Dual Schmitt-Trigger Inverter

The NLU2G14 MiniGate[™] is an advanced high-speed CMOS dual Schmitt-trigger inverter in ultra-small footprint.

The NLU2G14 input and output structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage.

The NLU2G14 can be used to enhance noise immunity or to square up slowly changing waveforms.

Features

- High Speed: $t_{PD} = 4.0 \text{ ns (Typ)} @ V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 1 \mu A$ (Max) at $T_A = 25^{\circ}C$
- Power Down Protection Provided on inputs
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input and Output Pins
- Ultra-Small Packages
- These are Pb-Free Devices




Figure 1. Pinout (Top View)




Figure 2. Logic Symbol

PIN ASSIGNMENT

| 1 | IN A1 |
|---|-----------------|
| 2 | GND |
| 3 | IN A2 |
| 4 | OUT ₹2 |
| 5 | V _{CC} |
| 6 | OUT Y1 |

FUNCTION TABLE

| Α | Y |
|---|---|
| L | H |
| H | L |



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



UDFN6 1.2 x 1.0 CASE 517AA





ULLGA6 1.0 x 1.0 CASE 613AD





ULLGA6 1.2 x 1.0 CASE 613AE





ULLGA6 1.45 x 1.0 CASE 613AF





UDFN6 1.0 x 1.0 CASE 517BX





UDFN6 1.45 x 1.0 CASE 517AQ



D = Device MarkingM = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS

| Symbol | Paramete | er | Value | Unit | | | |
|----------------------|---|-----------------------|--------------|------|--|--|--|
| V _{CC} | DC Supply Voltage | -0.5 to +7.0 | V | | | | |
| V _{IN} | DC Input Voltage | DC Input Voltage | | | | | |
| V _{OUT} | DC Output Voltage | | -0.5 to +7.0 | V | | | |
| I _{IK} | DC Input Diode Current | V _{IN} < GND | -20 | mA | | | |
| I _{OK} | DC Output Diode Current | ±20 | mA | | | | |
| Ιο | DC Output Source/Sink Current | ±12.5 | mA | | | | |
| I _{CC} | DC Supply Current Per Supply Pin | ±25 | mA | | | | |
| I _{GND} | DC Ground Current per Ground Pin | ±25 | mA | | | | |
| T _{STG} | Storage Temperature Range | -65 to +150 | °C | | | | |
| T_L | Lead Temperature, 1 mm from Case for 10 Se | conds | 260 | °C | | | |
| TJ | Junction Temperature Under Bias | 150 | °C | | | | |
| MSL | Moisture Sensitivity | Level 1 | | | | | |
| F _R | Flammability Rating Oxygen | UL 94 V-0 @ 0.125 in | | | | | |
| I _{LATCHUP} | Latchup Performance Above V _{CC} and Below 0 | GND at 125°C (Note 2) | ±500 | mA | | | |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.

2. Tested to EIA / JESD78.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------|--|--------|----------------------|------|
| V _{CC} | Positive DC Supply Voltage | 1.65 | 5.5 | V |
| V _{IN} | Digital Input Voltage | 0 | 5.5 | V |
| V _{OUT} | Output Voltage | 0 | 5.5 | V |
| T _A | Operating Free-Air Temperature | -55 | +125 | °C |
| Δt/ΔV | Input Transition Rise or Fall Rate $ \begin{array}{c} V_{CC} = 3.3 \ V \pm 0.3 \ V \\ V_{CC} = 5.0 \ V \pm 0.5 \ V \end{array} $ | 0 0 | No Limit No Limit | ns/V |

DC ELECTRICAL CHARACTERISTICS

| | | | V _{cc} | | T _A = 25 °C | | T _A = - | +85°C | _ ~ | 55°C to 5°C | |
|-----------------|----------------------------------|--|-------------------|----------------------|------------------------|----------------------|---------------------------|----------------------|----------------------|----------------------|------|
| Symbol | Parameter | Conditions | (V) | Min | Тур | Max | Min | Max | Min | Max | Unit |
| V _{T+} | Positive Threshold Voltage | | 3.0 4.5 5.5 | 1.85 2.86 3.50 | 2.0 3.0 3.6 | 2.2 3.15 3.85 | | 2.2 3.15 3.85 | | 2.2 3.15 3.85 | V |
| V _{T-} | Negative Threshold Voltage | | 3.0 4.5 5.5 | 0.9 1.35 1.65 | 1.5 2.3 2.9 | 1.65 2.46 3.05 | 0.9 1.35 1.65 | | 0.9 1.35 1.65 | | V |
| V _H | Hysteresis Voltage | | 3.0 4.5 5.5 | 0.30 0.40 0.50 | 0.57 0.67 0.74 | 1.20 1.40 1.60 | 0.30 0.40 0.50 | 1.20 1.40 1.60 | 0.30 0.40 0.50 | 1.20 1.40 1.60 | V |
| V _{OH} | Minimum High-Level Output | $V_{IN} \le V_{T-MIN}$ $I_{OH} = -50 \mu\text{A}$ | 2.0 3.0 4.5 | 1.9 2.9 4.4 | 2.0 3.0 4.5 | | 1.9 2.9 4.4 | | 1.9 2.9 4.4 | | V |
| | Voltage | $V_{IN} \le V_{T-MIN}$ $I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ | 3.0 4.5 | 2.58 3.94 | | | 2.48 3.80 | | 2.34 3.66 | | |
| V _{OL} | Maximum Low-Level Output | $V_{IN} \ge V_{T+MAX}$ $I_{OL} = 50 \mu A$ | 2.0 3.0 4.5 | | 0 0 0 | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | ٧ |
| | Voltage | $V_{IN} \ge V_{T+MAX}$ $I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$ | 3.0 4.5 | | | 0.36 0.36 | | 0.44 0.44 | | 0.52 0.52 | |
| I _{IN} | Input Leakage Current | $0 \le V_{IN} \le 5.5 V$ | 0 to 5.5 | | | ±0.1 | | ±1.0 | | ±1.0 | μΑ |
| I _{CC} | Quiescent Supply Current | $0 \le V_{IN} \le V_{CC}$ | 5.5 | | | 1.0 | | 10 | | 40 | μΑ |

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

| | | V _{CC} | Test | | T _A = 25 ° | С | T _A = | +85°C | T _A = -5 +12 | | |
|--------------------|---|-----------------|------------------------|-----|-----------------------|------|------------------|-------|----------------------------|------|------|
| Symbol | Parameter | (V) | Condition | Min | Тур | Max | Min | Max | Min | Max | Unit |
| t _{PLH} , | Propagation Delay, | 3.0 to | C _L = 15 pF | | 7.0 | 12.8 | 1.0 | 15 | 1.0 | 17 | ns |
| t _{PHL} | Input A to Output ₹ | 3.6 | C _L = 50 pF | | 8.5 | 16.3 | 1.0 | 18.5 | 1.0 | 20.5 | |
| | | 4.5 to | C _L = 15 pF | | 4.0 | 8.6 | 1.0 | 10 | 1.0 | 11.5 | |
| | | 5.5 | C _L = 50 pF | | 5.5 | 10.6 | 1.0 | 12 | 1.0 | 13.5 | |
| C _{IN} | Input Capacitance | | | | 5.0 | 10 | | 10 | | 10 | pF |
| C _{PD} | Power Dissipation Capacitance (Note 3) | 5.0 | | | 7.0 | | | | | | pF |

^{3.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption: $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.






Figure 3. Switching Waveforms




*Includes all probe and jig capacitance.

A 1-MHz square input wave is recommended for propagation delay tests.

Figure 4. Test Circuit





(a) A Schmitt-Trigger Squares Up Inputs With Slow Rise and Fall Times

(b) A Schmitt-Trigger Offers Maximum Noise Immunity

Figure 5. Typical Schmitt-Trigger Applications

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|----------------|---------------------------------------|-----------------------|
| NLU2G14MUTCG | UDFN6, 1.2 x 1.0, 0.4P (Pb-Free) | 3000 / Tape & Reel |
| NLU2G14AMX1TCG | ULLGA6, 1.45 x 1.0, 0.5P (Pb-Free) | 3000 / Tape & Reel |
| NLU2G14BMX1TCG | ULLGA6, 1.2 x 1.0, 0.4P (Pb-Free) | 3000 / Tape & Reel |
| NLU2G14CMX1TCG | ULLGA6, 1.0 x 1.0, 0.35P (Pb-Free) | 3000 / Tape & Reel |
| NLU2G14AMUTCG | UDFN6, 1.45 x 1.0, 0.5P (Pb-Free) | 3000 / Tape & Reel |
| NLU2G14CMUTCG | UDFN6, 1.0 x 1.0, 0.35P (Pb-Free) | 3000 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

UDFN6 1.45x1.0, 0.5P CASE 517AQ ISSUE O D Α NOTES: NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. В **DETAIL A** PIN ONE REFERENCE Ε OPTIONAL CONSTRUCTIONS MILLIMETERS | MILLIME | ENG | DIM | MIN | MAX | A | 0.45 | 0.55 | A1 | 0.00 | 0.05 | A2 | 0.07 | REF 0.10 C EXPOSED Cu MOLD CMPD **TOP VIEW** b 0.20 0.30 D 1.45 BSC |△| 0.10 | C 1.45 BSC 1.00 BSC Ē 0.50 BSC е DETAIL B **DETAIL B** L 0.30 0.40 L1 --- 0.15 OPTIONAL CONSTRUCTIONS 0.05 C **MOUNTING FOOTPRINT** 0.05 C **A1** C SEATING PLANE 6X 0.30 **A2** SIDE VIEW PACKAGE OUTLINE е 6X L 1.24 DETAIL A 0.53 0.50 **PITCH** DIMENSIONS: MILLIMETERS *For additional information on our Pb-Free strategy and soldering 0.10 C A B

0.05

BOTTOM VIEW


C NOTE 3

details, please download the ON Semiconductor Soldering and

Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UDFN6 1.0x1.0, 0.35P CASE 517BX ISSUE O



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 4. PACKAGE DIMENSIONS EXCLUSIVE OF BURRS AND MOLD FLASH.

| | MILLIMETERS | | | | | |
|-----|-------------|----------|--|--|--|--|
| DIM | MIN | MAX | | | | |
| Α | 0.45 | 0.55 | | | | |
| A1 | 0.00 | 0.05 | | | | |
| А3 | 0.13 REF | | | | | |
| b | 0.12 | 0.22 | | | | |
| D | 1.00 | BSC | | | | |
| E | 1.00 | BSC | | | | |
| е | 0.35 | 0.35 BSC | | | | |
| L | 0.25 | 0.35 | | | | |
| L1 | 0.30 | 0.40 | | | | |


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


UDFN6, 1.2x1.0, 0.4PCASE 517AA ISSUE C



BOTTOM VIEW

PACKAGE DIMENSIONS


ULLGA6 1.0x1.0, 0.35P CASE 613AD ISSUE A



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS A LI OWED.
 - PACKAGE IS ALLOWED.

| _ | MILLIMETERS | | | | |
|-----|-------------|------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | - | 0.40 | | | |
| A1 | 0.00 | 0.05 | | | |
| b | 0.12 | 0.22 | | | |
| D | 1.00 | BSC | | | |
| Е | 1.00 BSC | | | | |
| е | 0.35 BSC | | | | |
| L | 0.25 | 0.35 | | | |
| L1 | 0.30 | 0.40 | | | |

MOUNTING FOOTPRINT SOLDERMASK DEFINED*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA6 1.2x1.0, 0.4P CASE 613AE **ISSUE A**



BOTTOM VIEW


 \oplus

0.05 C NOTE 3

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. DIMENSION & APPLIES TO PLATED TERMINAL
 AND IS MEASURED BETWEEN 0,15 AND
- 0.30 mm FROM THE TERMINAL TIP.
 A MAXIMUM OF 0.05 PULL BACK OF THE
 PLATED TERMINAL FROM THE EDGE OF THE
 PACKAGE IS ALLOWED.

| | | MILLIMETERS | | | | | |
|----|---|--------------------|------|--|--|--|--|
| DI | M | MIN | MAX | | | | |
| - | ١ | | 0.40 | | | | |
| Α | 1 | 0.00 | 0.05 | | | | |
| k |) | 0.15 | 0.25 | | | | |
| |) | 1.20 BSC | | | | | |
| E | : | 1.00 BSC | | | | | |
| • | , | 0.40 BSC | | | | | |
| L | _ | 0.25 | 0.35 | | | | |
| L | 1 | 0.35 | 0.45 | | | | |

MOUNTING FOOTPRINT SOLDERMASK DEFINED*




DIMENSIONS: MILLIMETERS

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS


ULLGA6 1.45x1.0, 0.5P CASE 613AF **ISSUE A**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
- A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

| | MILLIMETERS | | | | |
|-----|-------------|----------|--|--|--|
| DIM | MIN | MAX | | | |
| Α | | 0.40 | | | |
| A1 | 0.00 | 0.05 | | | |
| b | 0.15 | 0.25 | | | |
| D | 1.45 | BSC | | | |
| E | 1.00 | 1.00 BSC | | | |
| е | 0.50 | BSC | | | |
| L | 0.25 | 0.35 | | | |
| L1 | 0.30 | 0.40 | | | |

MOUNTING FOOTPRINT SOLDERMASK DEFINED*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Inverters category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

5962-8550101CA E5-652Z NL17SGU04P5T5G NL17SZ14P5T5G NLX2G04BMX1TCG 412327H 022413E NL17SG14AMUTCG NLU2G04AMUTCG NLU2GU04BMX1TCG NLV14049UBDR2G NLV14069UBDTR2G NLV17SZ14DFT2G NLVVHC1G05DFT2G 74LVC2G17FW4-7 NLU2G04CMX1TCG NLV17SZ06DFT2G NLV27WZ04DFT2G NLV74HCT14ADTR2G NLX2G14CMUTCG NLU1G04AMX1TCG SNJ54ACT14W SNJ54AC04W NCV1729SN35T1G TC74VHC04FK(EL,K) NLV74HC04ADTR2G NLV17SZ04DFT2G 74AUP2G04FW3-7 NLU1G04AMUTCG NLX2G04CMUTCG NLX2G04AMUTCG NLV74ACT00DR2G NLV74AC14DR2G NLV37WZ14USG NLV27WZ04DFT1G NLV14106BDG NLU1GU04CMUTCG NLU1GT14AMUTCG NLU1G04CMUTCG NL17SZU04P5T5G NL17SG14DFT2G 74LVC06ADTR2G 74LVC04ADR2G TC7SZ04AFS,L3J NLU1GT04AMUTCG NLX3GV4VSG NLX3G14FMUTCG NL17SZ04P5T5G NL17SG14P5T5G NLV27WZU04DFT2G