Configurable Multifunction Gate


The NLX1G97 MiniGate^m is an advanced high-speed CMOS multifunction gate. The device allows the user to choose logic functions MUX, AND, OR, NAND, NOR, INVERT and BUFFER. The device has Schmitt-trigger inputs, thereby enhancing noise immunity.


The NLX1G97 input and output structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage.

Features

- High Speed: $t_{PD} = 3.3 \text{ ns} (Typ) @ V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation: $I_{CC} = 1 \ \mu A$ (Maximum) at $T_A = 25^{\circ}C$
- Power Down Protection Provided on inputs
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input and Output Pins
- Ultra-Small Packages
- These are Pb–Free Devices

PIN ASSIGNMENTS





See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.




Figure 1. Function Diagram

PIN ASSIGNMENT

1	IN B
2	GND
3	IN A
4	OUT Y
5	V _{CC}
6	IN C

FUNCTION TABLE*

	Input		
А	В	С	Y
L	L	L	L
L	L	Н	L
L	Н	L	Н
L	Н	Н	L
Н	L	L	L
Н	L	Н	Н
Н	Н	L	Н
Н	Н	Н	Н

*To select a logic function, please refer to "Logic Configurations section".

LOGIC CONFIGURATIONS




Figure 2. 2–Input MUX




Figure 4. 2–Input OR with Input C Inverted (When B = "H")




Figure 6. 2-Input OR (When A ="H")




Figure 3. 2–Input AND (When B = "L")




Figure 5. 2–Input AND with Input C Inverted (When A = "L")




Figure 7. Inverter (When A = "L" and B = "H")




Figure 8. Buffer (When A = C = "L")

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	DC Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage		-0.5 to +7.0	V
Ι _{ΙΚ}	DC Input Diode Current V _{IN} <	GND	-50	mA
I _{OK}	DC Output Diode Current V _{OUT} <	-50	mA	
Ι _Ο	DC Output Source/Sink Current		±50	mA
I _{CC}	DC Supply Current Per Supply Pin		±100	mA
I _{GND}	DC Ground Current per Ground Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction Temperature Under Bias		150	°C
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating Oxygen Index: 28	to 34	UL 94 V–0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage Human Body Model (No Machine Model (No Charged Device Model (No	ote 3)	>2000 >200 N/A	V
ILATCHUP	Latchup Performance Above V_{CC} and Below GND at 125°C (Note	5)	±500	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{CC}	Positive DC Supply Voltage		1.65	5.5	V
V _{IN}	Digital Input Voltage		0	5.5	V
V _{OUT}	Output Voltage		0	5.5	V
T _A	Operating Free–Air Temperature		-55	+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$\begin{array}{l} V_{CC} = 2.5 \; V \; \pm \; 0.2 \; V \\ V_{CC} = 3.3 \; V \; \pm \; 0.3 \; V \\ V_{CC} = 5.0 \; V \; \pm \; 0.5 \; V \end{array}$	0 0 0	No Limit No LImit No Limit	nS/V

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	-	T _A = 25°	c	T _A ≤	+85°C	T _A = -{ +12	55°C to 25°C		
Symbol	Parameter	Conditions	er Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{T+} Positive		1.65	0.79		1.16		1.16		1.16	V		
	Threshold Voltage		2.3	1.11		1.56		1.56		1.56		
	-		3.0	1.5		1.87		1.87		1.87		
			4.5	2.16		2.74		2.74		2.74		
			5.5	2.61		3.33		3.33		3.33		
V _{T-}	Negative		1.65	0.35		0.62	0.35		0.35		V	
	Threshold Voltage		2.3	0.58		0.87	0.58		0.58			
	voltage		3.0	0.84		1.19	0.84		0.84			
			4.5	1.41		1.9	1.41		1.41			
			5.5	1.78		2.29	1.78		1.78			
V _H	Hysteresis		1.65	0.30		0.62	0.30	0.62	0.30	0.62	V	
	Voltage		2.3	0.40		0.8	0.40	0.8	0.40	0.8		
			3.0	0.53		0.87	0.53	0.87	0.53	0.87		
			4.5	0.71		1.04	0.71	1.04	0.71	1.04		
			5.5	0.8		1.2	0.8	1.2	0.8	1.2		
V _{OH}	Minimum High–Level	$\label{eq:VIN} \begin{array}{l} V_{IN} = V_{T-MIN} \text{ or } V_{T+MAX} \\ I_{OH} = -50 \ \mu A \end{array}$	1.65 – 5.5	V _{CC} - 0.1			V _{CC} - 0.1		V _{CC} - 0.1		V	
	Output Voltage	$V_{IN} = V_{T-MIN} \text{ or } V_{T+MAX}$										
		I _{OH} = -4 mA	1.65	1.2			1.2		1.2			
		I _{OH} = -8 mA	2.3	1.9			1.9		1.9			
		I _{OH} = -16 mA	3.0	2.4			2.4		2.4			
		I _{OH} = -24 mA	3.0	2.3			2.3		2.3			
		I _{OH} = -32 mA	4.5	3.8			3.8		3.8			
V _{OL}	Maximum Low-Level	$V_{IN} = V_{T-MIN} \text{ or } V_{T+MAX}$ $I_{OL} = 50 \ \mu\text{A}$	1.65 – 5.5			0.1		0.1		0.1	V	
	Output Voltage	$V_{IN} = V_{T-MIN} \text{ or } V_{T+MAX}$										
		I _{OL} = 4 mA	1.65			0.45		0.45		0.45		
		I _{OL} = 8 mA	2.3			0.3		0.3		0.3		
		I _{OL} = 16 mA	3.0			0.4		0.4		0.4		
		I _{OL} = 24 mA	3.0			0.55		0.55		0.55		
		I _{OL} = 32 mA	4.5			0.55		0.55		0.55	1	
I _{IN}	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	0 to 5.5			±0.1		±1.0		±1.0	μΑ	
I _{CC}	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			1.0		10		10	μΑ	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

				1	T _A = 25°0	C	T _A ≤	+85°C		-55°C 25°C	
Symbol	Parameter	V _{CC} (V)	Test Condition	Min	Тур	Max	Min	Max	Min	Max	Unit
t _{PLH} ,	Propagation Delay,	1.65 – 1.95		3.2	8.6	14.4	3.2	14.4	3.2	14.4	ns
t _{PHL}	Any Input to Output Y (See Test Circuit)	2.3 – 2.7		2.0	5.1	8.3	2.0	8.3	2.0	8.3	
		3.0 – 3.6		1.5	3.9	6.3	1.5	6.3	1.5	6.3	
		4.5 – 5.5		1.1	3.3	5.1	1.1	5.1	1.1	5.1	
C _{IN}	Input Capacitance				3.5						pF
C _{PD}	Power Dissipation Capacitance (Note 6)	5.0	f = 10 MHz		22						pF

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

6. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no-load dynamic power consumption: $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

TEST CIRCUIT AND VOLTAGE WAVEFORMS



Test	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

 $^{\ast}\text{C}_{\text{L}}$ includes probes and jig capacitance.

Figure 9. Load Circuit

	Inj	outs					
v _{cc}	VI	t _r /t _f	V _M	V_{LOAD}	CL	RL	V_{Δ}
$1.8 \text{ V} \pm 0.15 \text{ V}$	V _{CC}	$\leq 2 \text{ ns}$	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 kΩ	0.15 V
2.5 V \pm 0.2 V	V _{CC}	$\leq 2 \text{ ns}$	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
3.3 V \pm 0.3 V	3 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
$5.5~V~\pm~0.5~V$	V _{CC}	\leq 2.5 ns	V _{CC} /2	$2 \times V_{CC}$	50 pF	500 Ω	0.3 V




Figure 10. Voltage Waveforms Pulse Duration




Figure 12. Voltage Waveforms Propagation Delay Times Inverting and Noninverting Outputs




Figure 11. Voltage Waveforms Setup and Hold Times




Figure 13. Voltage Waveforms Enable and Disable Times Low- and High-Level Enabling

7. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.

8. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control

9. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω .

10. The outputs are measured one at a time, with one transition per measurement.

11. All parameters are waveforms are not applicable to all devices.


ORDERING INFORMATION

Device	Package	Shipping [†]
NLX1G97AMX1TCG	ULLGA6 – 0.5P (Pb–Free)	3000 / Tape & Reel
NLX1G97BMX1TCG	ULLGA6 – 0.4P (Pb–Free)	3000 / Tape & Reel
NLX1G97CMX1TCG	ULLGA6 – 0.35P (Pb–Free)	3000 / Tape & Reel
NLX1G97MUTCG	UDFN6, 1.2 x 1.0, 0.4P (Pb–Free)	3000 / Tape & Reel
NLX1G97AMUTCG (In Development)	UDFN6, 1.45 x 1.0, 0.5P (Pb–Free)	3000 / Tape & Reel
NLX1G97CMUTCG (In Development)	UDFN6, 1.0 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS

UDFN6 1.2x1.0, 0.4P CASE 517AA ISSUE O




*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS


UDFN6 1.0x1.0, 0.35P CASE 517BX ISSUE O



- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
 PACKAGE DIMENSIONS EXCLUSIVE OF BUIDES AND MOLD EI ASH ASH.

BURF	BURRS AND MOLD FL					
	MILLIMETERS					
DIM	MIN MAX					
Α	0.45	0.55				
A1	0.00 0.05					
A3	0.13 REF					
b	0.12	0.22				
D	1.00	BSC				
E	1.00	BSC				
е	0.35 BSC					
L	0.25 0.35					
L1	0.30	0.40				


RECOMMENDED SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA6 1.0x1.0, 0.35P CASE 613AD **ISSUE A**




BOTTOM VIEW

CAB


0.10

Φ 0.05 С NOTE 3 NOTES:

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.



MOUNTING FOOTPRINT SOLDERMASK DEFINED*




DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA6 1.2x1.0, 0.4P CASE 613AE **ISSUE A**



BOTTOM VIEW

6X b

Φ


0.10 C A B

0.05 C NOTE 3

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. 4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS				
DIM	MIN	MAX			
Α		0.40			
A1	0.00	0.05			
b	0.15	0.25			
D	1.20	BSC			
Е	1.00	BSC			
е	0.40 BSC				
L	0.25	0.35			
L1	0.35	0.45			


MOUNTING FOOTPRINT SOLDERMASK DEFINED*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

ULLGA6 1.45x1.0, 0.5P CASE 613AF **ISSUE A**




NOTES DIMENSIONING AND TOLERANCING PER

- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS. 3.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. A MAXIMUM OF 0.05 PULL BACK OF THE
- PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS				
DIM	MIN	MAX			
Α		0.40			
A1	0.00	0.05			
b	0.15	0.25			
D	1.45	BSC			
Е	1.00	BSC			
е	0.50	BSC			
L	0.25	0.35			
L1	0.30	0.40			

MOUNTING FOOTPRINT SOLDERMASK DEFINED*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and the unage are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses and reasonable attorney fees arising out of directly or undirectly, any claim of personal injury or death may occur. expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

5962-8769901BCA 74HC85N NL17SG08P5T5G NL17SG32DFT2G NLU1G32AMUTCG NLV7SZ58DFT2G NLVHC1G08DFT1G NLVVHC1G14DTT1G NLX2G08DMUTCG NLX2G08MUTCG MC74HCT20ADR2G 091992B 091993X 093560G 634701C 634921A NL17SG32P5T5G NL17SG86DFT2G NLU1G32CMUTCG NLV14001UBDR2G NLVVHC1G132DTT1G NLVVHC1G86DTT1G NLX1G11AMUTCG NLX1G97MUTCG 746427X 74AUP1G17FW5-7 74LS38 74LVC1G08Z-7 74LVC32ADTR2G 74LVC1G125FW4-7 74LVC08ADTR2G MC74HCT20ADTR2G NLU1G08CMX1TCG NLV14093BDTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G NLV74HC08ADR2G NLVVHC1GT32DFT1G 74HC32S14-13 74LS133 74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 M38510/06202BFA NLV74HC08ADTR2G NLV74HC14ADR2G