## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## H8/3048B Group

Hardware Manual

Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300H Series

H8/3048B HD6433048B

HD6433048BV

H8/3048F-ONE HD64F3048B

HD64F3048BV

- Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology
  - 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of a party's rights, originating in the use of any product data, diagrams, charts, programs, algoriti circuit application examples contained in these materials.
  - 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, subject to change by Renesas Technology Corp. without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology C
  - an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.co

- 4. When using any or all of the information contained in these materials, including product data diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor
- considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater us 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduc-
- whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a
  - other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/o country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the production
- contained therein.

Rev. 3.00 Sep 27, 2006 page ii of xxvi



2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. In

are in their open states, intermediate levels are induced by noise in the vicinity through current flows internally, and a malfunction may occur.

## 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throug chip and a low level is input on the reset pin. During the period where the stat undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in undefined state. For those products which have a reset function, reset the LSI

1 Prohibition of Access to Undefined or Deserved Addresses

after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test may have been be allocated to these addresses. Do not access these registers; operation is not guaranteed if they are accessed.

Rev. 3.00 Sep 27, 2006 p

Rev. 3.00 Sep 27, 2006 page iv of xxvi

RENESAS

The on-chip emulator (E10T)\*2 has functions that allow it to emulate directly a micromounted on the user board. This makes possible on-board program debugging.

The on-chip supporting functions include ROM, RAM, a 16-bit integrated timer unit (programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial continterface (SCI), an A/D converter, a D/A converter, I/O ports, a direct memory access (DMAC), a refresh controller, and other facilities. Of the two SCI channels, one has be expanded to support the ISO/IEC7816-3 smart card interface. Functions have also been reduce power consumption in battery-powered applications: individual modules can be

The address space is divided into eight areas. The data bus width and access cycle len selected independently in each area, simplifying the connection of different types of n Seven operating modes (modes 1 to 7) are provided, offering a choice of data bus wid address space size.

standby, and the frequency of the system clock supplied to the chip can be divided do

With these features, the H8/3048B Group can be used to implement compact, high-pe systems easily.

Versions with either flash memory (F-ZTAT<sup>TM\*1</sup>) or mask ROM as the on-chip ROM

available. This enables users to respond quickly and flexibly to changing application s from the initial production stage through full-scale volume production.

software control.

products, please refer to the H8/3048 Group Hardware Manual. For details of the instreefer to the H8/300H Series Programming Manual.

Notes: 1. F-ZTAT (Flexible ZTAT) is a trademark of Renesas Technology Corp.

This manual describes the H8/3048B Group hardware. For information on H8/3048 G

2. An on-chip emulator (E10T) is not provided in the mask ROM version.



Rev. 3.00 Sep 27, 2006 p

- 1. Only programs in the on-chip flash memory can be developed and debugged. Conse emulation is not possible for programs in external memory or in the no-ROM mode
- emulation is not possible for programs in external memory or in the no-ROM mode 2. Refresh controller and DMAC operation are not supported, so settings should not b
- 3. During break mode of on-chip emulation, the watchdog timer stops counting. Acco counter value may be invalid after resuming from the break mode.
- 4. The FWE (BRK) pin and pins P91, P93, and P95 are reserved for the E10T, and caused.
- 5. Area H'F7000 to H'F7FFF in 1-M address mode (area H'FF7000 to H'FF77FF in 16 mode) is used by the E10T, and is not available to the user.6. The initial program instructions following a reset should be initialize stack pointer (area H'FF7000 to H'FF77FF in 16 mode).
- read mode register (MDCR). (After initializing SP using the MOV.L instruction, us MOV.B instruction to read the MDCR register.)

the registers for these modules.

7. Emulation of the hardware standby mode is not supported.

Rev. 3.00 Sep 27, 2006 page vi of xxvi

RENESAS

2. H8/3048F-ONE has single power supply with flash memory and E10T ins

H8/3048 Group

(Rev. 7.0)

Mask ROM

H8/3048 mask ROM

H8/3047 mask ROM

H8/3045 mask ROM

H8/3044 mask ROM

Mask ROM model

version

version

version

version

H8/3048B

F-ZTAT

H8/3048F

**Dual power** 

H8/3048F-ONE

Single power

(Rev. 3

Н

R

M

Hardware

**ROM Type** 

Model Type

Model Spec

**ZTAT** 

PROM model

H8/3048

Manual

·			supply, flash memory is installed	supply, flash memory installed, internal step- down (5 V operation model), high-speed operation model	me
			Refer to 1.4, Differences between H8/3048F and H8/3048F-ONE.	Refer to 1.4.3, Differences between H8/3048F and H8/3048F-ONE.	1
Model Type No.	HD6473048	HD6433048 HD6433047 HD6433045 HD6433044	HD64F3048	HD64F3048B (5 V operation model)	HI (5 m
		1100433044		HD64F3048BV (3 V operation model)	(3 m
Pin Assignment	Refer to figure H8/3048 Mask Version, H8/30	5-V operation models and an external capa connected.			
	ROM Version, View), in section	Refer to figure 1.3, He Pin Arrangement (FP 100B, Top View), in s			
	<u>,</u>		Rev. 3.0	00 Sep 27, 2006	ра

		H8/3044: 32 kbytes				
Flash Memory	_	_	19, Fla Memoi (H8/30		Refer to section 18, ROM (H8/3048F-ONE: Single Power Supply, H8/3048B Mask ROM Version)	
Clock Pulse Generator	Refer to section	Refer to section 19 Generator.	, Cl			
Power-Down State	Refer to section	Refer to section 20 State.	, Po			
	Clock oscillator states	Clock oscillator settling time of up to 262144 s				
Electrical Characteristics (Clock Rate)	Refer to table 22 Group Products	Refer to table 21.1 Characteristics of H and H8/3048B Gro section 21.	- 18/3			
	1 to 18 MHz	5 V operation mode 2 to 25 MHz, 3 V operation mode 2 to 25 MHz.				
List of Registers	Refer to table B appendix B.	.1, Comparison of H8/304	18 Grou	p Internal I	/O Register Specific	atic
	Refer to append	dix B.1, Addresses.				
Notes on Usage	_	_		_	Refer to section 1.4, Notes on H8/3048F-ONE (Single Power	

Rev. 3.00 Sep 27, 2006 page viii of xxvi

On-chip Emulator (E10T)



Supply)

On-chip emulator (E10T)

Arrangement Figure 1.3 H8/3048B Group Pin Arrangement (FP- 100B or TFP-100B, Top View)		Note: 1. F	or the 5	or the 3	V opera	tion mod	els, this
1.3.3 Pin Functions	18, 19	Table am	ended				
Table 1.4 Pin		Туре	Symbol	Pin No.	I/O	Name and I	Function
Functions		A/D and D/A converters	AV <sub>cc</sub>	76	Input	Power supp converters. supply (V <sub>cc</sub> ) D/A convert	Connect to the when not us
			AV <sub>ss</sub>	86	Input	Ground pin	
			V <sub>REF</sub>	77	Input	Reference v D/A convert power suppl and D/A cor	ers. Connectly (V <sub>cc</sub> ) when
1.4.2 Product Type	21	Sample m	narkings	amende	d		
Names and Markings			Dual Powe Model: H8/		Single I	Power Supply	Model: H8/
Table 1.5 Differences in H8/3048F and H8/3048F-ONE		Sample markings	H8/3 3J1 HD 64F304				64F H8/ PGM BK80

RENESAS

Rev. 3.00 Sep 27, 2006 p

Read Write IRQb Execution

RXI interrupt handler reads data in RDR and clears RDRF flag to 0

RXI request Read

Occurrence	condition	1
------------	-----------	---

											Clear
				Occur	rrence cond	lition 1	]			С	Occurren
10.2.3 Timer Mode	335	Table a	mei	nded							
Register (TMDR)		Counting [	Direct	ion	Down-Cou	unting	g		Up-	-Counti	ng
Bit 6—Phase Counting		TCLKA pin			↑ F	High	↓	Low	<u> </u>	Lo	ow .
Mode Flag (MDF)		TCLKB pin			Low ↑	1	High	<b>\</b>	Hig	h ↑	
13.2.8 Bit Rate	473,	Table a	mer	nded							
Register (BRR)	475		_				φ (MI	Hz)	1		
Table 13.3 Examples				3	,		3.68	64	T	25	
of Bit Rates and BRR Settings in		Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Erro (%)
Asynchronous Mode		110	1	212	0.03	2	64	0.70	3	110	-0.02
Asylicilionous Mouc		150	1	155	0.16	1	191	0.00	3	80	0.47
		300	1	77	0.16	1	95	0.00	2	162	-0.1
		600	0	155	0.16	0	191	0.00	2	80	0.47
		1200	0	77	0.16	0	95	0.00	1	162	-0.1
		2400	0	38	0.16	0	47	0.00	1	80	0.47
		4800	0	19	-2.34	0	23	0.00	0	162	-0.1
		9600	0	9	-2.34	0	11	0.00	0	80	0.47
		19200	0	4	-2.34	0	5	0.00	0	40	-0.7
		31250	0	2	0.00	0	3	<del>-</del> 7.84	0	24	0.00
		38400	0	1	22.07	0	2	0.00	0	19	1.73
13.3.2 Operation in Asynchronous Mode	492	Figure a	Sta	art			arity Stop			Dete	Parity
Figure 13.8 Example of SCI Receive		1_	bit		Data D1 %		0/1 1	bit 0 Di	0 D1	Data	bit 07 0/1

RDRF

Rev. 3.00 Sep 27, 2006 page x of xxvi


Operation (8-Bit Data

with Parity and One

Stop Bit)



1 frame



Rev. 3.00 Sep 27, 2006 p



		spec	шса	แบทธ	)			
B.1 Addresses (For	742	Note amended						
H8/3048F-ONE, H8/3048B Mask ROM		Note: 4. Byte data must be used to access FLMCR1 FLMCR2, EBR, and RAMCR.						
Version)						MCR2, EB		
						sh memory		
		RON	/I ver	sion	does not	have these	registe	ers.
B.3 Function	829	Tabl	e am	ende	ed			
ADCR		H8/30	)48F-C	NE		Not include the	is register	
		H8/30 H8/30 H8/30 H8/30	048B m 048ZT/ 048 ma 047 ma 045 ma	AT ask RO ask RO ask RO	OM version M version M version M version M version M version	Include this re	gister	
ADCR	829	Tabl	e am	ende	ed			
		H8/30	)48F-C	NE		Include this re	gister	
		H8/30 H8/30 H8/30 H8/30	048B m 048ZTA 048 ma 047 ma 045 ma	AT ask RO ask RO ask RO	OM version M version M version M version M version M version	Not include thi	s register	
SYSCR	833	Tabl	e am	ende	ed			
				r select	2 to 0			
		Bit 6	Bit 5	Bit 4	H9/20	Standb 048F-ONE	y Timer	
			STS1	STS0	H8/3048B ma	ask ROM version		*
		0	0	1		= 8,192 states = 16,384 states		ne = 8,192 states
			1	0		= 10,364 states = 32,768 states		ne = 16,384 state ne = 32,768 state
				1	Waiting time :	= 65,536 states	Waiting tin	ne = 65,536 state
		1	0	0		= 131,072 states		ne = 131,072 stat
			1	1		= 262,144 states = 1,024 states	Waiting tin	ne = 1,024 states
			'	1	Illegal setting		Illegal sett	-
		L .					1 094. 301	5

Rev. 3.00 Sep 27, 2006 page xii of xxvi



Note: \* H8/3048F H8/3048ZTAT H8/3048 mask ROM version H8/3047 mask ROM version H8/3045 mask ROM version H8/3044 mask ROM version

1	4.2 Product Type Names and Markings	
1	4.3 Differences between H8/3048F and H8/3048F-ONE	
1	4.4 V <sub>CL</sub> Pin	
1	4.5 Note on Changeover to H8/3048 Group Mask ROM Version	
1.5 S	etting Oscillation Settling Wait Time	
	otes on Crystal Resonator Connection	
Section	2 CPU	
	verview	
2	1.1 Features	
2	1.2 Differences from H8/300 CPU	
2.2	PU Operating Modes	
2.3 A	ddress Space	
2.4 F	egister Configuration	
	4.1 Overview	
2	4.2 General Registers	
2	4.3 Control Registers	•••••
2	4.4 Initial CPU Register Values	
2.5 I	ata Formats	
2	5.1 General Register Data Formats	
2	5.2 Memory Data Formats	
2.6 I	struction Set	
	6.1 Instruction Set Overview	
2	6.2 Instructions and Addressing Modes	
2	6.3 Tables of Instructions Classified by Function	
2	6.4 Basic Instruction Formats	
2	6.5 Notes on Use of Bit Manipulation Instructions	
2.7 A	ddressing Modes and Effective Address Calculation	
	7.1 Addressing Modes	
	Rev. 3.00 Sep 27,	2006 pa
	RENESAS	

1.3.3

1.4.1

1.4

Pin Functions .....

Voltage Application.....

Notes on H8/3048F-ONE (Single Power Supply) .....

	3.1.1	Operating Mode Selection							
	3.1.2	Register Configuration							
3.2	Mode Control Register (MDCR)								
3.3		n Control Register (SYSCR)							
3.4	Operating Mode Descriptions								
	3.4.1	Mode 1							
	3.4.2	Mode 2							
	3.4.3	Mode 3							
	3.4.4	Mode 4							
	3.4.5	Mode 5							
	3.4.6	Mode 6							
	3.4.7	Mode 7							
3.5	Pin Fu	nctions in Each Operating Mode							
3.6	Memo	ry Map in Each Operating Mode							
Sect		Exception Handling							
4.1	Overv	iew							
	4.1.1	Exception Handling Types and Priority							
	4.1.2	Exception Handling Operation							
	4.1.3	Exception Vector Table							
4.2	Reset.								
	4.2.1	Overview							
	4.2.2	Reset Sequence							
	4.2.3	Interrupts after Reset							
_									
Rev.	3.00 Se	ep 27, 2006 page xiv of xxvi							

2.9

2.9.1

2.9.2 2.9.3

2.9.4

Basic Operational Timing .....

Section 3 MCU Operating Modes ..... Overview.....

Overview..... On-Chip Memory Access Timing.....

On-Chip Supporting Module Access Timing .....

Access to External Address Space.....

RENESAS

	5.2.2	Interrupt Priority Registers A and B (IPRA, IPRB)
	5.2.3	IRQ Status Register (ISR)
	5.2.4	IRQ Enable Register (IER)
	5.2.5	IRQ Sense Control Register (ISCR)
5.3	Interru	ipt Sources
	5.3.1	External Interrupts
	5.3.2	Internal Interrupts
	5.3.3	Interrupt Vector Table
5.4	Interru	pt Operation
	5.4.1	Interrupt Handling Process
	5.4.2	Interrupt Sequence
	5.4.3	Interrupt Response Time
5.5	Usage	Notes
	5.5.1	Contention between Interrupt and Interrupt-Disabling Instruction
	5.5.2	Instructions That Inhibit Interrupts
	5.5.3	Interrupts during EEPMOV Instruction Execution
	5.5.4	Usage Notes on External Interrupts
	5.5.5	Notes on Non-Maskable Interrupts (NMI)
<b>a</b>		D. G II
		Bus Controller
6.1		iew
	6.1.1	Features
	6.1.2	Block Diagram
	6.1.3	Input/Output Pins
	6.1.4	Register Configuration
6.2	_	er Descriptions
	6.2.1	Bus Width Control Register (ABWCR)
	6.2.2	Access State Control Register (ASTCR)
		Rev. 3.00 Sep 27, 2006 p
		RENESAS
		-(2.423/23

Pin Configuration.....

Register Configuration.....

System Control Register (SYSCR)

Register Descriptions

5.1.3

5.1.4

5.2.1

5.2

	6.3.7	Bus Arbiter Operation
6.4	Usage	Notes
	6.4.1	Connection to Dynamic RAM and Pseudo-Static RAM
	6.4.2	Register Write Timing
	6.4.3	BREQ Input Timing
	6.4.4	Transition To Software Standby Mode
Sect	ion 7	Refresh Controller
7.1		
7.1		ew
	7.1.1	Features
	7.1.2	Block Diagram
	7.1.3	Input/Output Pins
	7.1.4	Register Configuration
7.2	Regist	er Descriptions
	7.2.1	Refresh Control Register (RFSHCR)
	7.2.2	Refresh Timer Control/Status Register (RTMCSR)
	7.2.3	Refresh Timer Counter (RTCNT)
	7.2.4	Refresh Time Constant Register (RTCOR)
7.3	Operat	ion
	7.3.1	Overview
	7.3.2	DRAM Refresh Control
	7.3.3	Pseudo-Static RAM Refresh Control
	7.3.4	Interval Timer
7.4	Interru	pt Source
7.5		Notes

6.3.5 6.3.6

8.1.1

8.1.2

Wait Modes.....

Interconnections with Memory (Example) .....

Rev. 3.00 Sep 27, 2006 page xvi of xxvi

RENESAS

Features.....

Block Diagram.....

	8.4.1	Overview
	8.4.2	I/O Mode
	8.4.3	Idle Mode
	8.4.4	Repeat Mode
	8.4.5	Normal Mode
	8.4.6	Block Transfer Mode
	8.4.7	DMAC Activation
	8.4.8	DMAC Bus Cycle
	8.4.9	DMAC Multiple-Channel Operation
	8.4.10	External Bus Requests, Refresh Controller, and DMAC
	8.4.11	NMI Interrupts and DMAC
	8.4.12	Aborting a DMA Transfer
	8.4.13	Exiting Full Address Mode
	8.4.14	DMAC States in Reset State, Standby Modes, and Sleep Mode
8.5	Interru	pts
8.6	Usage	Notes
	8.6.1	Note on Word Data Transfer
	8.6.2	DMAC Self-Access
	8.6.3	Longword Access to Memory Address Registers
	8.6.4	Note on Full Address Mode Setup
	8.6.5	Note on Activating DMAC by Internal Interrupts
	8.6.6	NMI Interrupts and Block Transfer Mode
	8.6.7	Memory and I/O Address Register Values
	8.6.8	Bus Cycle when Transfer Is Aborted
Sect	ion 9	I/O Ports
9.1		ew.
7.1	OVCIVI	CW
		Rev. 3.00 Sep 27, 2006 par
		RENESAS

8.3.1

8.3.2

8.3.3 8.3.4

8.4



Memory Address Registers (MAR).....

I/O Address Registers (IOAR)..... Execute Transfer Count Registers (ETCR).....

Data Transfer Control Registers (DTCR)

Operation .....

	9.7.2	Register Descriptions
9.8	Port 7.	
	9.8.1	Overview
	9.8.2	Register Description.
9.9	Port 8.	
	9.9.1	Overview
	9.9.2	Register Descriptions
9.10	Port 9	
	9.10.1	Overview
	9.10.2	Register Descriptions
9.11	Port A	
	9.11.1	Overview
	9.11.2	Register Descriptions
	9.11.3	Pin Functions
9.12	Port B	
	9.12.1	Overview
	9.12.2	Register Descriptions
	9.12.3	Pin Functions
Secti	on 10	16-Bit Integrated Timer Unit (ITU)
10.1	Overvi	ew
	10.1.1	Features
	10.1.2	Block Diagrams
	10.1.3	Input/Output Pins
	_	
Rev. 3	3.00 Se	p 27, 2006 page xviii of xxvi
		RENESAS

Port 4

Port 5.....

Port 6.....

Overview.....

Register Descriptions

Overview.....

9.5

9.6

9.7

9.5.1

9.5.2

9.6.1

9.6.2

	10.2.12	Timer Status Register (TSR)
		Timer Interrupt Enable Register (TIER)
10.3		terface
		16-Bit Accessible Registers
	10.3.2	8-Bit Accessible Registers
10.4	Operation	on
	10.4.1	Overview
	10.4.2	Basic Functions
	10.4.3	Synchronization
	10.4.4	PWM Mode
		Reset-Synchronized PWM Mode
	10.4.6	Complementary PWM Mode
		Phase Counting Mode
	10.4.8	Buffering
		ITU Output Timing
10.5	Interrup	ts
		Setting of Status Flags
		Timing of Clearing of Status Flags
		Interrupt Sources and DMA Controller Activation
10.6	Usage N	Notes
Secti	ion 11	Programmable Timing Pattern Controller
11.1	Overvie	w
	11.1.1	Features
	11.1.2	Block Diagram
	11.1.3	TPC Pins
	11.1.4	Registers
11.2	Register	r Descriptions
		Rev. 3.00 Sep 27, 2006 pa
		RENESAS
		- (2.1423.23

10.2.8 General Registers A, B (GRA, GRB)

10.2.9 Buffer Registers A, B (BRA, BRB)

10.2.10 Timer Control Registers (TCR)

10.2.11 Timer I/O Control Register (TIOR)

11.4	Usage	Notes
		Operation of TPC Output Pins
		Note on Non-Overlapping Output
Secti	ion 12	Watchdog Timer
12.1	Overvi	ew
	12.1.1	Features
	12.1.2	Block Diagram
		Pin Configuration
		Register Configuration
12.2		er Descriptions
		Timer Counter (TCNT)
		Timer Control/Status Register (TCSR)
		Reset Control/Status Register (RSTCSR)
		Notes on Register Rewriting
12.3		ion
	12.3.1	Watchdog Timer Operation
		Interval Timer Operation
		Timing of Setting of Overflow Flag (OVF)
		Timing of Setting of Watchdog Timer Reset Bit (WRST)
12.4	Interru	pts
12.5		Notes
12.6	_	
Rev.	3.00 Se	p 27, 2006 page xx of xxvi

11.2.10 TPC Output Mode Register (TPMR)

Operation

11.3.1 Overview

11.3.2 Output Timing

11.3.3 Normal TPC Output

11.3.4 Non-Overlapping TPC Output

11.3.5 TPC Output Triggering by Input Capture

RENESAS

	13.2.8	Bit Rate Register (BRR)	
13.3		on	
	_	Overview	
		Operation in Asynchronous Mode	
	13.3.3	•	
	13.3.4	Synchronous Operation	
13.4		errupts	
13.5		Notes	
	Č		
Secti	ion 14	Smart Card Interface	
14.1		ew	
	14.1.1	Features	
	14.1.2	Block Diagram	
	14.1.3	Input/Output Pins	
	14.1.4	Register Configuration	
14.2	Registe	r Descriptions	
	14.2.1	Smart Card Mode Register (SCMR)	
	14.2.2	Serial Status Register (SSR)	
	14.2.3	Serial Mode Register (SMR)	
	14.2.4	Serial Control Register (SCR)	
14.3	Operati	on	
	14.3.1	Overview	
	14.3.2	Pin Connections	
	14.3.3	Data Format	
	14.3.4	Register Settings	
	14.3.5	Clock	
	14.3.6	Transmitting and Receiving Data	
			Rev. 3.00 Sep 27, 2006 pa
		RENESA	5

13.2.3 Transmit Shift Register (TSR)
13.2.4 Transmit Data Register (TDR)
13.2.5 Serial Mode Register (SMR)
13.2.6 Serial Control Register (SCR)
13.2.7 Serial Status Register (SSR)



15.5	Interrupts
15.6	Usage Notes
Sec	tion 16 D/A Converter
16.1	Overview
	16.1.1 Features
	16.1.2 Block Diagram
	16.1.3 Input/Output Pins
	16.1.4 Register Configuration
16.2	
	16.2.1 D/A Data Registers 0 and 1 (DADR0, DADR1)
	16.2.2 D/A Control Register (DACR)
	16.2.3 D/A Standby Control Register (DASTCR)
16.3	
	D/A Output Control
	1
Sec	tion 17 RAM
17.1	
	17.1.1 Block Diagram
	17.1.2 Register Configuration
17.2	
17.3	•
Rev	. 3.00 Sep 27, 2006 page xxii of xxvi
	2chice ve
	RENESAS

15.3

15.4

15.2.1 A/D Data Registers A to D (ADDRA to ADDRD)..... 15.2.2 A/D Control/Status Register (ADCSR) 15.2.3 A/D Control Register (ADCR) .....

CPU Interface.....

Operation ..... 15.4.1 Single Mode (SCAN = 0) ...... 15.4.2 Scan Mode (SCAN = 1)..... 15.4.3 Input Sampling and A/D Conversion Time ...... 15.4.4 External Trigger Input Timing.....

18.5	Flash N	Memory Register Descriptions
	18.5.1	Flash Memory Control Register 1 (FLMCR1)
	18.5.2	Flash Memory Control Register 2 (FLMCR2)
	18.5.3	Erase Block Register (EBR)
		RAM Control Register (RAMCR)
18.6	Flash N	Memory On-Board Programming Modes
	18.6.1	Boot Mode
	18.6.2	User Program Mode
18.7		mming/Erasing Flash Memory
	18.7.1	Program Mode
		Program-Verify Mode
	18.7.3	Erase Mode
	18.7.4	Erase-Verify Mode
18.8	Flash N	Memory Protection
		Hardware Protection
	18.8.2	Software Protection
	18.8.3	Error Protection
	18.8.4	NMI Input Disable Conditions
18.9	Flash N	Memory Emulation in RAM
18.10	Flash N	Memory PROM Mode
		Socket Adapters and Memory Map
	18.10.2	2 Notes on Use of PROM Mode
18.11	Notes of	on Flash Memory Programming/Erasing
18.12	Mask I	ROM (H8/3048B Mask ROM Version) Overviews
	18.12.1	Block Diagram
18.13	Notes o	on Ordering Mask ROM Version Chips
		Rev. 3.00 Sep 27, 2006 pa
		RENESAS

18.3 18.4

Flash Memory Register Configuration.....

20.2	Registe	r Configuration
	20.2.1	System Control Register (SYSCR)
	20.2.2	Module Standby Control Register (MSTCR)
20.3	Sleep N	Mode
	20.3.1	Transition to Sleep Mode
	20.3.2	Exit from Sleep Mode
20.4	Softwa	re Standby Mode
	20.4.1	Transition to Software Standby Mode
	20.4.2	Exit from Software Standby Mode
	20.4.3	Selection of Waiting Time for Exit from Software Standby Mode
	20.4.4	Sample Application of Software Standby Mode
	20.4.5	Note
20.5	Hardwa	are Standby Mode
	20.5.1	Transition to Hardware Standby Mode
	20.5.2	Exit from Hardware Standby Mode
	20.5.3	Timing for Hardware Standby Mode
20.6	Module	e Standby Function
	20.6.1	Module Standby Timing
	20.6.2	Read/Write in Module Standby
	20.6.3	Usage Notes
20.7	System	Clock Output Disabling Function
	_	
Rev. 3	3.00 Se <sub>l</sub>	p 27, 2006 page xxiv of xxvi
		RENESAS

19.3

19.5

Duty Adjustment Circuit.....

Prescalers .....

2.	1.3 Operational Timing
	21.3.1 Bus Timing
	21.3.2 Refresh Controller Bus Timing
	21.3.3 Control Signal Timing
	21.3.4 Clock Timing
	21.3.5 TPC and I/O Port Timing
	21.3.6 ITU Timing
	21.3.7 SCI Input/Output Timing
	21.3.8 DMAC Timing
A	ppendix A Instruction Set
A	
A	
	3 Number of States Required for Execution
A	ppendix B Internal I/O Register
В	.1 Addresses (For H8/3048F-ONE, H8/3048B Mask ROM Version)
В	2 Addresses (For H8/3048F, H8/3048ZTAT, H8/3048 Mask-ROM, H8/3047 Ma
	H8/3045 Mask-ROM, and H8/3044 Mask-ROM Versions)
В	3 Function
	11 6 7/0 5 51 1 51
	ppendix C I/O Port Block Diagrams
C	
C	
C	
C	
C	5 Port 5 Block Diagram
	Rev. 3.00 Sep 27, 2006 pa
	RENESAS
	- (CINCSIAS

21.2.1 Absolute Maximum Ratings
21.2.2 DC Characteristics
21.2.3 AC Characteristics
21.2.4 A/D Conversion Characteristics
21.2.5 D/A Conversion Characteristics

Appendix E	Timing of Transition to and Recovery from Hardware Standby Mode
Appendix F	Product Code Lineup
Appendix G	Package Dimensions

Pin States at Reset.....

Rev. 3.00 Sep 27, 2006 page xxvi of xxvi

D.2

RENESAS

The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general regist space. Its instruction set is upward-compatible at the object-code level with the H8/30

concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear

enabling easy porting of software from the H8/300 Series.

The on-chip system supporting functions include ROM, RAM, a 16-bit integrated tim (ITU), a programmable timing pattern controller (TPC), a watchdog timer (WDT), a s communication interface (SCI), an A/D converter, a D/A converter, I/O ports, a direct access controller (DMAC), a refresh controller, and other facilities.

The H8/3048B Group has 128 kbytes of on-chip ROM and 4 kbytes of on-chip RAM.

Seven MCU operating modes offer a choice of data bus width and address space size. (modes 1 to 7) include one single-chip mode and six expanded modes.

In addition to mask ROM products, the H8/3048B Group includes F-ZTAT<sup>TM\*1</sup> version with on-chip user-programmable flash memory. It enables users to respond quickly ar changing application specifications as well as to conditions when ramping up from in volume production. The on-chip emulator (E10T)\*2 is capable of direct emulation of t microcontroller when mounted in the user's system, thereby making possible on-board debugging.

Table 1.1 summarizes the features of the H8/3048B Group.

Notes: 1. F-ZTAT (Flexible ZTAT<sup>TM</sup>) is a trademark of Renesas Technology Corp.

2. An on-chip emulator (E10T) is not provided in the mask ROM version.



bits) Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 b bits) - Bit accumulator function Bit manipulation instructions with register-indirect specification positions Memory ROM: 128 kbytes RAM: 4 kbytes Seven external interrupt pins: NMI, IRQ to IRQ Interrupt controller 30 internal interrupts Three selectable interrupt priority levels Bus controller Address space can be partitioned into eight areas, with independ specifications in each area Chip select output available for areas 0 to 7 8-bit access or 16-bit access selectable for each area Two-state or three-state access selectable for each area Selection of four wait modes

High-speed operation (flash memory version)

8/16/32-bit data transfer, arithmetic, and logic instructions
 Signed and unsigned multiply instructions (8 bits × 8 bits, 16 bits)

Maximum clock rate: 25 MHz

— Add/subtract: 80 ns— Multiply/divide: 560 ns— 16-Mbyte address space

Instruction features

Bus arbitration function

Rev. 3.00 Sep 27, 2006 page 2 of 872

(DMAC)		Maximum four channels available
		<ul> <li>Selection of I/O mode, idle mode, or repeat mode</li> </ul>
		<ul> <li>Can be activated by compare match/input capture A interrup channels 0 to 3, transmit-data-empty and receive-data-full in SCI channel 0, or external requests</li> </ul>
	•	Full address mode
		<ul> <li>Maximum two channels available</li> </ul>
		<ul> <li>Selection of normal mode or block transfer mode</li> </ul>
		<ul> <li>Can be activated by compare match/input capture A interrup channels 0 to 3, external requests, or auto-request</li> </ul>
16-bit integrated timer unit (ITU)	•	Five 16-bit timer channels, capable of processing up to 12 pulse 10 pulse inputs
	•	One 16-bit timer counter (channels 0 to 4)
	•	Two multiplexed output compare/input capture pins (channels 0
	•	Operation can be synchronized (channels 0 to 4)
	•	PWM mode available (channels 0 to 4)
	•	Phase counting mode available (channel 2)
	•	Buffering available (channels 3 and 4)
	•	Reset-synchronized PWM mode available (channels 3 and 4)
	•	Complementary PWM mode available (channels 3 and 4)

(channels 0 to 3)

Usable as an interval timer

Short address mode

DMA controller

(DMAC)

• DMAC can be activated by compare match/input capture A inter

Serial	<ul> <li>Selection of asynchronous or synchronous mode</li> </ul>							
communication interface (SCI),	<ul> <li>Full duplex: can transmit and receive simultaneously</li> </ul>							
2 channels	On-chip baud-rate generator							
	• Smar	t card interface fur	nctions added (S	CI0 only)				
A/D converter	• Reso	lution: 10 bits						
	<ul> <li>Eight</li> </ul>	channels, with sel	ection of single	or scan mode				
	<ul><li>Varia</li></ul>	ble analog convers	sion voltage ranç	ge				
	• Samp	ole-and-hold function	on					
	• A/D c	conversion can be	externally trigger	red				
D/A converter	Resolution: 8 bits							
	Two channels							
	• D/A o	outputs can be sus	tained in softwar	re standby mode				
I/O ports	70 input/output pins							
	8 input-only pins							
Operating	Seven MCU operating modes							
modes	Mode	Address Space	Address Pins	Initial Bus Width	Max			
	Mode 1	1 Mbyte	A <sub>19</sub> to A <sub>0</sub>	8 bits	16 b			
	Mode 2	1 Mbyte	A <sub>19</sub> to A <sub>0</sub>	16 bits	16 b			
	Mode 3	16 Mbytes	A <sub>23</sub> to A <sub>0</sub>	8 bits	16 b			
	Mode 4	16 Mbytes	A <sub>23</sub> to A <sub>0</sub>	16 bits	16 b			
	Mode 5	1 Mbyte	A <sub>19</sub> to A <sub>0</sub>	8 bits	16 b			
	Mode 6	16 Mbytes	A <sub>23</sub> to A <sub>0</sub>	8 bits	16 b			
	Mode 7	1 Mbyte	_	_	_			

• On-chip ROM is disabled in modes 1 to 4

Rev. 3.00 Sep 27, 2006 page 4 of 872 REJ09B0325-0300

RENESAS

Model (3 V)

HD64F3048BVF

HD6433048BVF

HD64F3048BTE HD64F3048BVTE

HD6433048BTE HD6433048BVTE

Раскаде

100-pin TQFP (TFP-100B)

100-pin TQFP (TFP-100B)

100-pin QFP (FP-100B)

100-pin QFP (FP-100B)

KOM

Flash memor

Mask ROM

Product lineup

Model (5 V)

HD64F3048BF

HD6433048BF

Rev. 3.00 Sep 27, 2006 p

REJ0




Figure 1.1 Block Diagram

Rev. 3.00 Sep 27, 2006 page 6 of 872

REJ09B0325-0300



power supply pin. See section 1.4, Notes on H8/3048F-ONE (Single Power Supply). It the differences shown in table 1.2, the pin arrangements are the same.

Table 1.2 Comparison of H8/3048B Group and H8/3048 Group Pin Arrangem

		H8/3048	BF-ONE		048B M Version		H8/3048 ZTAT	H8/3048 Mask ROM Version	H8/3047 Mask ROM Version
Package	Pin Number	5 V Operation Model	3 V Operation Model	5 V Operation Model	3 V Operation Model	H8/3048F			
FP-100B	1	V <sub>CL</sub>	V <sub>cc</sub>	V <sub>CL</sub>	V <sub>cc</sub>	V <sub>CC</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>
(TFP-100B)	10	FWE	FWE	RESO	RESO	V <sub>PP</sub> / RESO	V <sub>PP</sub> / RESO	RESO	RESO




Figure 1.2 Connection of Pin 1




Figure 1.3 H8/3048B Group Pin Arrangement (FP-100B or TFP-100B, Top

H8/3048B Group mask ROM products as the chip will be destroyed.

Rev. 3.00 Sep 27, 2006 page 8 of 872

REJ09B0325-0300

RENESAS

V <sub>cc</sub>	V <sub>cc</sub>	V <sub>c</sub>						
PB <sub>0</sub> /TP <sub>8</sub> / TIOCA <sub>3</sub>	NC	N						
PB <sub>1</sub> /TP <sub>9</sub> / TIOCB <sub>3</sub>	PB₁/TP₅/ TIOCB₃	PB₁/TP₅/ TIOCB₃	PB <sub>1</sub> /TP <sub>9</sub> / TIOCB <sub>3</sub>		PB₁/TP₅/ TIOCB₃	PB <sub>1</sub> /TP <sub>9</sub> / TIOCB <sub>3</sub>	NC	NC
PB <sub>2</sub> /TP <sub>10</sub> / TIOCA <sub>4</sub>	NC	NO						
PB <sub>3</sub> /TP <sub>11</sub> / TIOCB <sub>4</sub>		PB <sub>3</sub> /TP <sub>11</sub> / TIOCB <sub>4</sub>	PB <sub>3</sub> /TP <sub>11</sub> / TIOCB <sub>4</sub>	NC	NO			
PB <sub>4</sub> /TP <sub>12</sub> / TOCXA <sub>4</sub>		PB <sub>4</sub> /TP <sub>12</sub> / TOCXA <sub>4</sub>					NC	NO
PB <sub>5</sub> /TP <sub>13</sub> /		PB <sub>s</sub> /TP <sub>13</sub> /TOCXB <sub>4</sub>		PB <sub>5</sub> /TP <sub>13</sub> /TOCXB <sub>4</sub>			NC	NO

 $1^{*_3} \quad V_{\scriptscriptstyle CL}(V_{\scriptscriptstyle CC}) \quad V_{\scriptscriptstyle CL}(V_{\scriptscriptstyle CC})$ 

Rev. 3.00 Sep 27, 2006 p

	RESO	RESO	RESO	RESO	RESO	RESO	RESO	$V_{pp}$	$V_{pp}$
11	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>
12	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>	P9 <sub>0</sub> /TxD <sub>0</sub>		P9 <sub>0</sub> /TxD <sub>0</sub>	NC	NC
13	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	P9 <sub>1</sub> /TxD <sub>1</sub>	NC	NC
14	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	P9 <sub>2</sub> /RxD <sub>0</sub>	NC	NC
15	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	P9 <sub>3</sub> /RxD <sub>1</sub>	NC	NC
16	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	P9 <sub>4</sub> /SCK <sub>0</sub> /IRQ <sub>4</sub>	$\frac{\mathrm{P9_4}/\mathrm{SCK_0}}{\mathrm{IRQ_4}}$	$\frac{\mathrm{P9_4/SCK_0/}}{\mathrm{IRQ_4}}$	$\frac{\mathrm{P9_4}/\mathrm{SCK_0}}{\mathrm{IRQ_4}}$	$\frac{\mathrm{P9_4/SCK_0/}}{\mathrm{IRQ_4}}$	$\frac{\mathrm{P9_4/SCK_0/}}{\mathrm{IRQ_4}}$	NC	NC
17	P9 <sub>5</sub> /SCK <sub>1</sub> / IRQ <sub>5</sub>	P9 <sub>5</sub> /SCK <sub>1</sub> /IRQ <sub>5</sub>	P9 <sub>5</sub> /SCK <sub>1</sub> /IRQ <sub>5</sub>	P9 <sub>5</sub> /SCK <sub>1</sub> /IRQ <sub>5</sub>	$\overline{IRQ}_{\scriptscriptstyle{5}}$	P9 <sub>5</sub> /SCK <sub>1</sub> /IRQ <sub>5</sub>	P9₅/SCK₁/ IRQ₅	NC	NC
18	P4 <sub>0</sub> /D <sub>0</sub> *1	P4 <sub>0</sub> /D <sub>0</sub> *2	P4 <sub>0</sub> /D <sub>0</sub> *1	P4 <sub>0</sub> /D <sub>0</sub> *2	P4 <sub>0</sub> /D <sub>0</sub> *1	P4 <sub>0</sub> /D <sub>0</sub> *1	P4 <sub>o</sub>	NC	NC
19	P4 <sub>1</sub> /D <sub>1</sub> *1	P4 <sub>1</sub> /D <sub>1</sub> *2	P4 <sub>1</sub> /D <sub>1</sub> *1	P4 <sub>1</sub> /D <sub>1</sub> *2	P4 <sub>1</sub> /D <sub>1</sub> *1	P4 <sub>1</sub> /D <sub>1</sub> *1	P4 <sub>1</sub>	NC	NC
20	P4 <sub>2</sub> /D <sub>2</sub> *1	P4 <sub>2</sub> /D <sub>2</sub> *2	P4 <sub>2</sub> /D <sub>2</sub> *1	P4 <sub>2</sub> /D <sub>2</sub> *2	P4 <sub>2</sub> /D <sub>2</sub> *1	P4 <sub>2</sub> /D <sub>2</sub> *1	P4 <sub>2</sub>	NC	NC
21	P4 <sub>3</sub> /D <sub>3</sub> *1	P4 <sub>3</sub> /D <sub>3</sub> *2	P4 <sub>3</sub> /D <sub>3</sub> *1	P4 <sub>3</sub> /D <sub>3</sub> *2	P4 <sub>3</sub> /D <sub>3</sub> *1	P4 <sub>3</sub> /D <sub>3</sub> *1	P4 <sub>3</sub>	NC	NC

Rev. 3.00 Sep 27, 2006 page 10 of 872 REJ09B0325-0300

V<sub>ss</sub>

V<sub>ss</sub>

V<sub>ss</sub>

22

10\*4 FWE

FWE

FWE

FWE

FWE

FWE

FWE

FWE

RENESAS

V<sub>ss</sub>

V<sub>ss</sub>

V<sub>ss</sub>

V<sub>ss</sub>

 $V_{ss}$ 

V<sub>ss</sub>

38	A <sub>2</sub>	$A_2$	$A_{2}$	$A_{2}$	P1 <sub>2</sub> /A <sub>2</sub>	P1 <sub>2</sub> /A <sub>2</sub>
39	$A_3$	A <sub>3</sub>	A <sub>3</sub>	A <sub>3</sub>	P1 <sub>3</sub> /A <sub>3</sub>	P1 <sub>3</sub> /A <sub>3</sub>
40	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	A <sub>4</sub>	P1,/A,	P1 <sub>4</sub> /A <sub>4</sub>
41	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	A <sub>5</sub>	P1 <sub>5</sub> /A <sub>5</sub>	P1 <sub>5</sub> /A <sub>5</sub>
42	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	A <sub>6</sub>	P1 <sub>6</sub> /A <sub>6</sub>	P1 <sub>6</sub> /A <sub>6</sub>
43	A,	A,	A <sub>7</sub>	A,	P1,/A,	P1,/A,
44	V <sub>ss</sub>	V <sub>ss</sub>				
45	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	A <sub>8</sub>	P2 <sub>0</sub> /A <sub>8</sub>	P2 <sub>0</sub> /A <sub>8</sub>
46	$A_9$	A <sub>9</sub>	$A_9$	A <sub>9</sub>	P2 <sub>1</sub> /A <sub>9</sub>	P2 <sub>1</sub> /A <sub>9</sub>
46 47	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	A <sub>9</sub>	P2 <sub>1</sub> /A <sub>9</sub> P2 <sub>2</sub> /A <sub>10</sub>	P2 <sub>1</sub> /A <sub>9</sub>
47	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	A <sub>10</sub>	P2 <sub>2</sub> /A <sub>10</sub>	P2 <sub>2</sub> /A <sub>10</sub>

 $\boldsymbol{A}_{\scriptscriptstyle{13}}$ 

 $A_{14}$ 

 $A_{15}$ 

 $\boldsymbol{A}_{\scriptscriptstyle{16}}$ 

 $A_{17}$ 

 $D_9$ 

D<sub>10</sub>

D<sub>11</sub>

 $D_{12}$ 

 $D_{13}$ 

 $D_{14}$ 

 $D_{15}$ 

 $\rm V_{\rm cc}$ 

 $A_0$ 

 $A_{1}$ 

 $D_9$ 

D<sub>10</sub>

D<sub>11</sub>

 $D_{12}$ 

D<sub>13</sub>

D<sub>14</sub>

D<sub>15</sub>

 $V_{cc}$ 

 $A_{0}$ 

 $A_{1}$ 

 $A_{13}$ 

A<sub>14</sub>

 $A_{15}$ 

 $A_{16}$ 

A<sub>17</sub>

D<sub>9</sub>

 $\mathsf{D}_{\scriptscriptstyle{10}}$ 

 $D_{11}$ 

 $D_{12}$ 

 $\mathsf{D}_{\scriptscriptstyle{13}}$ 

D<sub>14</sub>

D<sub>15</sub>

 $V_{cc}$ 

P1<sub>0</sub>/A<sub>0</sub>

P1,/A,

D<sub>9</sub>

D<sub>10</sub>

D<sub>11</sub>

D<sub>12</sub>

D<sub>13</sub>

D<sub>14</sub>

 $D_{15}$ 

 $V_{\rm cc}$ 

P1<sub>0</sub>/A<sub>0</sub>

P1,/A,

P3,

P3,

P3<sub>3</sub>

P3<sub>4</sub>

P3<sub>5</sub>

P3<sub>6</sub>

P3,

 $V_{\rm cc}$ 

P1<sub>0</sub>

P1,

P1, P1<sub>3</sub>

P1,

P1<sub>5</sub>

P1<sub>6</sub>

P1,

 $V_{\rm ss}$ 

P2<sub>0</sub>

P2,

P2, P2<sub>3</sub>

P2,

P2,

P2<sub>6</sub>

P2,

P5<sub>0</sub>

P5₁

P2,/A13

P2<sub>6</sub>/A<sub>14</sub>

P2,/A,5

P5<sub>0</sub>/A<sub>16</sub>

P5<sub>1</sub>/A<sub>17</sub>

I/O

I/O

I/O

I/O

I/O,

I/O

I/O.

 $\rm V_{\rm cc}$ 

 $A_{0}$ 

 $A_{1}$ 

 $A_2$ 

 $A_3$ 

 $A_4$ 

 $A_5$ 

 $A_6$ 

 $A_7$ 

 $V_{\rm ss}$ 

 $A_{_{8}}$ 

ŌE

A<sub>10</sub>

 $A_{11}$ 

 $A_{12}$ 

 $A_{13}$ 

 $A_{_{14}}$ 

CE

 $V_{\rm cc}$ 

 $\rm V_{\rm cc}$ 

EO,

EO,

EO<sub>3</sub>

EO,

EO,

EO.

EO,

 $V_{\rm cc}$ 

EA.

EA,

EA,

EA,

 $\mathsf{EA}_4$ 

EA,

EA,

EA,

 $V_{\rm ss}$ 

EA.

OE

EA<sub>10</sub>

EA,,

 $\mathsf{EA}_{\scriptscriptstyle{12}}$ 

EA<sub>13</sub>

EA<sub>14</sub>

CE

 $V_{\rm cc}$ 

 $V_{\rm cc}$ 

 $D_9$ 

 $D_{10}$ 

D<sub>11</sub>

D<sub>12</sub>

D<sub>13</sub>

D<sub>14</sub>

D<sub>15</sub>

 $\rm V_{\rm cc}$ 

 $A_0$ 

 $A_{1}$ 

 $A_{13}$ 

 $A_{14}$ 

 $\boldsymbol{A}_{\scriptscriptstyle{15}}$ 

A<sub>16</sub>

 $A_{17}$ 

50

51

52

53

54

 $D_9$ 

D<sub>10</sub>

D<sub>11</sub>

 $D_{12}$ 

 $D_{13}$ 

 $D_{14}$ 

 $D_{15}$ 

 $V_{cc}$ 

 $A_0$ 

 $A_{\scriptscriptstyle 1}$ 

 $\boldsymbol{A}_{\scriptscriptstyle{13}}$ 

 $\boldsymbol{A}_{_{14}}$ 

 $\boldsymbol{A}_{\scriptscriptstyle{15}}$ 

 $\boldsymbol{A}_{\scriptscriptstyle{16}}$ 

A<sub>17</sub>

28

29

30

31

32

33

34

35

36

37

P2<sub>5</sub>/A<sub>13</sub>

P2<sub>6</sub>/A<sub>14</sub>

P2,/A15

P5<sub>0</sub>/A<sub>16</sub>

P5<sub>1</sub>/A<sub>17</sub>

66	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL	EXTAL
67	XTAL	XTAL	XTAL	XTAL	XTAL	XTAL
68	V <sub>cc</sub>					
69	ĀS	ĀS	ĀS	ĀS	ĀS	ĀS
70	RD	RD	RD	RD	RD	RD
71	HWR	HWR	HWR	HWR	HWR	HWR
72	LWR	LWR	LWR	LWR	LWR	LWR
73	MD <sub>o</sub>	MD₀				
74	MD <sub>1</sub>					
75	MD <sub>2</sub>					
76	$AV_cc$	$AV_cc$	$AV_cc$	$AV_cc$	$AV_cc$	$AV_cc$
77	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$
78	P7 <sub>0</sub> /AN <sub>0</sub>					
79	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>	P7 <sub>1</sub> /AN <sub>1</sub>	P7,/AN,	P7,/AN,	P7 <sub>1</sub> /AN <sub>1</sub>
80	P7 <sub>2</sub> /AN <sub>2</sub>					
81	P7 <sub>3</sub> /AN <sub>3</sub>					
82	P7 <sub>4</sub> /AN <sub>4</sub>					

P7<sub>5</sub>/AN<sub>5</sub>

P7<sub>5</sub>/AN<sub>5</sub>

P7<sub>5</sub>/AN<sub>5</sub>

P7<sub>5</sub>/AN<sub>5</sub>

P7<sub>5</sub>/AN<sub>5</sub>

P7<sub>5</sub>/AN<sub>5</sub>

83

P6,/

P6./

φ

**BREQ** 

**BACK** 

STBY

RES

NMI

 $V_{\rm ss}$ 

59

60

61

62

63

64

65

P6,/

P6./

φ

**BREQ** 

BACK

STBY

RES

NMI

 $V_{ss}$ 

P6,/

P6./

φ

**BREQ** 

BACK

STBY

RES

NMI

 $V_{ss}$ 

P6,/

P6./

φ

**BREQ** 

BACK

STBY

RES

NMI

 $V_{\rm ss}$ 

P6,/

P6./

φ

**BREQ** 

BACK

STBY

RES

NMI

 $\mathrm{V}_{\mathrm{ss}}$ 

P6,/

P6./

φ

BACK

STBY

RES

NMI

 $V_{ss}$ 

**BREQ** 

P6₁

P6<sub>2</sub>

φ

STBY

RES

NMI

 $\mathsf{V}_{\mathrm{ss}}$ 

**EXTAL** 

XTAL

 $V_{cc}$ 

P6,

P6,

P6,

P6<sub>6</sub>

MD<sub>o</sub>

MD,

 $MD_{2}$ 

 $AV_{cc}$ 

 $V_{\mathsf{REF}}$ 

P7<sub>0</sub>/AN<sub>0</sub>

P7,/AN,

P7,/AN,

P7<sub>2</sub>/AN<sub>2</sub>

P7,/AN,

P7<sub>5</sub>/AN<sub>5</sub>

NC

NC

NC

 $V_{ss}$ 

NC

EA.

 $V_{\rm ss}$ 

NC

NC

 $V_{cc}$ 

NC

NC

NC

NC

 $V_{\rm ss}$ 

 $V_{\rm ss}$ 

 $V_{\rm ss}$ 

 $V_{\rm cc}$ 

 $V_{cc}$ 

NC

NC

NC

NC

NC

NC

NC

NC

NC

 $V_{cc}$ 

RES

 $A_9$ 

 $\mathsf{V}_{\mathrm{ss}}$ 

EXT

V<sub>cc</sub>

A<sub>16</sub>

NC

 $V_{cc}$ 

NC

 $\mathrm{V}_{\mathrm{ss}}$ 

 $V_{ss}$ 

 $\mathsf{V}_{\mathrm{ss}}$ 

 $V_{cc}$ 

 $\rm V_{\rm cc}$ 

NC

NC

NC

NC

NC

NC

	$\overline{IRQ}_{\scriptscriptstyle 2}$								
90	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub>	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub>	P8₃/ <del>CS</del> ₁/ IRQ₃	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub>	P8₃/CS₁/ IRQ₃	P8 <sub>3</sub> /CS <sub>1</sub> /IRQ <sub>3</sub>	P8 <sub>3</sub> /IRQ <sub>3</sub>	NC	WE
91	P8 <sub>4</sub> /CS <sub>0</sub>	P8₄/ <del>CS</del> ₀	P8 <sub>4</sub> /CS <sub>0</sub>	P8 <sub>4</sub>	NC	NC			
92	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	$V_{\rm ss}$					
93	PA,/TP,/ TEND,/ TCLKA	PA,/TP,/ TEND,/ TCLKA	PA,/TP,/ TEND,/ TCLKA	PA,/TP,/ TEND,/ TCLKA	PA,/TP,/ TEND,/ TCLKA	PA,/TP,/ TEND,/ TCLKA	PA,/TP,/ TEND,/ TCLKA	NC	NC
94	PA,/TP,/ TEND,/ TCLKB	PA,/TP,/ TEND,/ TCLKB	PA,/TP,/ TEND,/ TCLKB	PA,/TP,/ TEND,/ TCLKB	PA,/TP,/ TEND,/ TCLKB	PA,/TP,/ TEND,/ TCLKB	PA,/TP,/ TEND,/ TCLKB	NC	NC
95	PA/TP/ TIOCA/ TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>3</sub> / TCLKC	PA <sub>2</sub> /TP <sub>2</sub> / TIOCA <sub>3</sub> / TCLKC	NC	NC				
96	PA,/TP,/ TIOCB,/ TCLKD	PA,/TP,/ TIOCB,/ TCLKD	PA,/TP,/ TIOCB,/ TCLKD	PA,/TP,/ TIOCB,/ TCLKD	PA,/TP,/ TIOCB,/ TCLKD	PA,/TP,/ TIOCB,/ TCLKD	PA,/TP,/ TIOCB,/ TCLKD	NC	NC
97	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / CS <sub>6</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / CS <sub>6</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / CS <sub>6</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / CS <sub>6</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / CS <sub>6</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub> / A <sub>23</sub> /CS <sub>6</sub>	PA <sub>4</sub> /TP <sub>4</sub> / TIOCA <sub>1</sub>	NC	NC
98	PA <sub>s</sub> /TP <sub>s</sub> / TIOCB <sub>1</sub> / CS <sub>5</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / CS <sub>5</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / CS <sub>5</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / CS <sub>5</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / CS <sub>5</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> / A <sub>22</sub> /CS <sub>5</sub>	PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub>	NC	NC
99	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub> / CS <sub>4</sub>	PA <sub>e</sub> /TP <sub>e</sub> / TIOCA <sub>2</sub> / CS <sub>4</sub>	PA <sub>e</sub> /TP <sub>e</sub> / TIOCA <sub>2</sub> / CS <sub>4</sub>	PA <sub>e</sub> /TP <sub>e</sub> / TIOCA <sub>2</sub> / CS <sub>4</sub>	PA,/TP,/ TIOCA,/ CS,	PA <sub>e</sub> /TP <sub>e</sub> / TIOCA <sub>2</sub> / A <sub>21</sub> /CS <sub>4</sub>	PA <sub>6</sub> /TP <sub>6</sub> / TIOCA <sub>2</sub>	NC	NC
100	PA/TP/ TIOCB <sub>2</sub>	PA/TP/ TIOCB <sub>2</sub>	A <sub>20</sub>	A <sub>20</sub>	PA/TP/ TIOCB <sub>2</sub>	A <sub>20</sub>	PA <sub>7</sub> /TP <sub>7</sub> / TIOCB <sub>2</sub>	NC	NC
				-	-	-			

87

88

89

P8<sub>.</sub>/

 $\overline{\mathsf{IRQ}}_{\scriptscriptstyle{0}}$ 

ĪRQ,

RFSH/

P8<sub>1</sub>/CS<sub>3</sub>/

P8<sub>2</sub>/CS<sub>2</sub>/

P8₀/

 $\overline{\mathsf{IRQ}}_{\scriptscriptstyle{0}}$ 

ĪRQ,

RFSH/

P8<sub>1</sub>/CS<sub>3</sub>/

P8<sub>2</sub>/CS<sub>2</sub>/

P8<sub>.</sub>/

 $\overline{\mathsf{IRQ}}_{\scriptscriptstyle{0}}$ 

ĪRQ,

RFSH/

P8<sub>1</sub>/CS<sub>3</sub>/

P8<sub>2</sub>/CS<sub>2</sub>/

P8<sub>₀</sub>/

 $\overline{\mathsf{IRQ}}_{\scriptscriptstyle{0}}$ 

ĪRQ,

RFSH/

P8<sub>1</sub>/CS<sub>3</sub>/

P8<sub>2</sub>/CS<sub>2</sub>/

P8<sub>0</sub>/

RFSH/

P8<sub>1</sub>/CS<sub>3</sub>/

P8<sub>2</sub>/CS<sub>2</sub>/

 $\overline{\mathsf{IRQ}}_{\scriptscriptstyle{0}}$ 

ĪRQ,

P8<sub>0</sub>/

 $\overline{\mathsf{IRQ}}_{\scriptscriptstyle{0}}$ 

ĪRQ,

RFSH/

P8<sub>1</sub>/CS<sub>3</sub>/

P8<sub>2</sub>/CS<sub>2</sub>/

P8<sub>0</sub>/IRQ<sub>0</sub> EA<sub>16</sub>

P8<sub>1</sub>/IRQ<sub>1</sub> PGM

NC

P8<sub>2</sub>/IRQ<sub>2</sub>

REJ0

Rev. 3.00 Sep 27, 2006 pa

NC

NC

 $V_{cc}$ 

H8/3048 mask ROM version, H8/3047 mask ROM version, H8/3045 mask R version, and H8/3044 mask ROM version, this pin is also used as the V<sub>cc</sub> ter

version. Under no circumstances should 12 V be applied to the single power chip flash memory version (H8/3048F-ONE), or to H8/3048 Group or H8/304 mask ROM products. Doing so will destroy the chip. This pin functions as an control signal in modes 5, 6, and 7. The pin functions as the RESO pin in on ROM versions, on-chip PROM versions, and dual power supply flash memo

4. This pin functions as the FWE pin on the single power supply on-chip flash r

Rev. 3.00 Sep 27, 2006 page 14 of 872 REJ09B0325-0300

RENESAS

Internal step- down pin	V <sub>CL</sub>	1*2	Output	The external capacitor must be between the $V_{cL}$ and GND (0 V) connect to $V_{cc}$ .
Clock	XTAL	67	Input	For connection to a crystal resormation for examples of crystal resonate external clock input, see section Pulse Generator.
	EXTAL	66	Input	For connection to a crystal rescinput of an external clock signal examples of crystal resonator a clock input, see section 19, Clo Generator.
	ф	61	Output	System clock: Supplies the sy to external devices.

11, 22, 44,

57, 65, 92

Input

 $V_{ss}$ 

REJ09

Rev. 3.00 Sep 27, 2006 pa

Connect all V<sub>cc</sub>pins to the syste

Ground: For connection to gro

Connect all V<sub>ss</sub> pins to the 0-V

supply.

power supply.

				, ,
	FWE*3	10	Input	Write enable signal: Write-cont for writing to flash memory for th memory version with single pow
	STBY	62	Input	<b>Standby:</b> When driven low, this transition to hardware standby m
	BREQ	59	Input	<b>Bus request:</b> Used by an exterr master to request the bus right
	BACK	60	Output	Bus request acknowledge: Ind the bus has been granted to an omaster
Interrupts	NMI	64	Input	Nonmaskable interrupt: Requently nonmaskable interrupt
	ĪRQ₅ to IRQ₀	17, 16, 90 to 87	Input	Interrupt request 5 to 0: Maska interrupt request pins
Address bus	$A_{23}$ to $A_0$	97 to 100, 56 to 45, 43 to 36	Output	Address bus: Outputs address
Data bus	D <sub>15</sub> to D <sub>0</sub>	34 to 23,	Input/	Data bus: Bidirectional data bus

63

10

System control

RES

**RESO** 

Rev. 3.00 Sep 27, 2006 page 16 of 872

REJ09B0325-0300

(RESO/V<sub>DD</sub>)



output

0

1

1

1

1

Input

Output

1

0

0

1

resets the chip

1

0

1

0

Reset input: When driven low, t

Reset output: For the mask RC outputs a reset signal to externa Also used as a power supply for

programming of the flash memo

with dual power supply.

Mode

Mode

Mode

Mode

Mode

21 to 18

				· · · · · · · · · · · · · · · · · · ·
controller	$\overline{\text{CS}}_{_3}$	88	Output	Row address strobe RAS: Rostrobe signal for DRAM connections
	RD	70	Output	Column address strobe CAS: address strobe signal for DRAN to area 3; used with 2WE DRAN
				Write enable WE: Write enable DRAM connected to area 3; us 2CAS DRAM.
	HWR	71	Output	<b>Upper write  UW:</b> Write enable DRAM connected to area 3; us DRAM.
				Upper column address strobe Column address strobe signal to connected to area 3; used with DRAM.
	LWR	72	Output	<b>Lower write LW</b> : Write enable DRAM connected to area 3; us DRAM.
				Lower column address strob Column address strobe signal to connected to area 3; used with DRAM.

LWR

WAIT

RFSH

Refresh

72

58

87

Output

Input

Output

the external address space; inc data on the upper data bus (D<sub>1</sub>

Low write: Goes low to indicat the external address space; inc data on the lower data bus (D,

Wait: Requests insertion of wa

bus cycles during access to the

Refresh: Indicates a refresh cy

address space

Serial communication	TxD <sub>1</sub> , TxD <sub>0</sub>	13, 12	Output	Transmit data (channels 0 and SCI data output
interface (SCI)	RxD <sub>1</sub> , RxD <sub>0</sub>	15, 14	Input	Receive data (channels 0 and SCI data input
	SCK <sub>1</sub> , SCK <sub>0</sub>	17, 16	Input/ output	Serial clock (channels 0 and 1 SCI clock input/output
A/D converter	AN <sub>7</sub> to AN <sub>0</sub>	85 to 78	Input	Analog 7 to 0: Analog input pin
	ADTRG	9	Input	A/D trigger: External trigger inpostarting A/D conversion
D/A converter	DA <sub>1</sub> , DA <sub>0</sub>	85, 84	Output	Analog output: Analog output to converter
A/D and D/A converters	AV <sub>cc</sub>	76	Input	Power supply pin for the A/D an converters. Connect to the syste supply (V <sub>cc</sub> ) when not using the D/A converters.
	AV <sub>ss</sub>	86	Input	Ground pin for the A/D and D/A Connect to system ground (V <sub>ss</sub> )

Rev. 3.00 Sep 27, 2006 page 18 of 872

REJ09B0325-0300

HOCA, to

TIOCB, to

TIOCB

TOCXA,

TOCXB,

TP<sub>15</sub> to TP<sub>0</sub>

Programmable

timing pattern controller (TPC) TIOCA

4, 2, 99,

5, 3, 100,

97, 95

98, 96

9 to 2,

100 to 93

6

7

input/

output

Input/

output

Output

Output

Output

capture

input capture/output compare

GRA4 to GRA0 output compare capture, or PWM output

Input capture/output compare GRB4 to GRB0 output compare

Output compare XA4: PWM ou

Output compare XB4: PWM ou

TPC output 15 to 0: Pulse outp

RENESAS

						data direction register (PoDDR)
		P9,	<sub>5</sub> to P9 <sub>0</sub>	17 to 12	Input/ output	Port 9: Six input/output pins. To of each pin can be selected in to data direction register (P9DDR)
		PA	<sub>7</sub> to PA <sub>0</sub>	100 to 93	Input/ output	Port A: Eight input/output pins. direction of each pin can be sel port A data direction register (P
		РВ	to PB <sub>0</sub>	9 to 2	Input/ output	<b>Port B:</b> Eight input/output pins. direction of each pin can be sel port B data direction register (P
Notes:	1.	For H8/3	048 Group	products and	H8/3048	B Group models operating at 3 V
	2.	For the H	18/3048B	Group which c	perates a	t 5 V.
	3.	Do NOT	apply 12 \	to the H8/30	48B Group	o as the chip will be destroyed.

P3, to P3,

P4, to P4,

P5, to P5,

P6 to P6

P7, to P7

P8, to P8,

34 to 27

26 to 23.

21 to 18

56 to 53

72 to 69,

60 to 58

85 to 78

91 to 87

The direction of each pin can b

the port 2 data direction registe

Port 3: Eight input/output pins.

The direction of each pin can b the port 3 data direction registe

Port 4: Eight input/output pins.

The direction of each pin can b

the port 4 data direction registe

**Port 5:** Four input/output pins. of each pin can be selected in t

data direction register (P5DDR

Port 6: Seven input/output pins

direction of each pin can be se port 6 data direction register (P

Port 8: Five input/output pins. of each pin can be selected in t

Rev. 3.00 Sep 27, 2006 pa

REJ09

Port 7: Eight input pins

output

Input/

output

Input/

output

Input/

output

Input/

output

Input

Input/

output

RENESAS

12 V must not be applied to the H8/3048F-ONE (single power supply), as this will peri damage the device.

The flash memory programming power source for the H8/3048F-ONE (single power su  $V_{cc}$ .

The programming power source for the dual power supply model was the  $V_{pp}$  pin (12 V is no  $V_{pp}$  pin in the single power supply models. In the H8/3048F-ONE the FWE pin is the same pin position as the  $V_{pp}$  pin in the dual power supply model, but FWE is not a p source pin-it is used to control flash memory write enabling.

Also, in boot mode, 12 V must be applied to the MD, pin in the dual power supply model. is not necessary in the H8/3048F-ONE (single power supply).

The maximum rating of the FWE and MD, pins in the H8/3048F-ONE (single power states)  $V_{cc}$  +0.3 V. Applying a voltage in excess of the maximum rating will permanently dam device.

this setting is made by mistake, 12.0 V may be applied to the FWE pin, causing perman damage to the device.

Do not select the HN28F101 programmer setting for the H8/3048F-ONE (single power

When using a PROM programmer to program the on-chip flash memory in the H8/304 model (single power supply), use a PROM programmer that supports Renesas Technolmicrocomputer device types with 128-kbyte on-chip flash memory.

Product type name	HD64F3048F16	HD64F3048BF25	HD64F3048B\
Sample markings	H8/3048 3J1 HD 64F3048F16	64F3048F25 H8/3048F-ONE PGM 5.0 B 0021 BK80090	64F3048VF H8/3048F-0 PGM 3.3 B BK80090
Flash memory programming power source	V <sub>PP</sub> power source (12.0 ±0.6 V)	V <sub>cc</sub> power source (5.0 ±10%)	V <sub>cc</sub> power sou (3.0 to 3.6 V)

# 1.4.3 Differences between H8/3048F and H8/3048F-ONE

Model: H8/3048F

Table 1.6 shows the differences between the H8/3048F (dual power supply model) an

ONE (single power supply model).

Single Power Supply Model: H8/3048F-

	Cancelled	by rese		Set to mode 1 in mode 5 Set to mode 2 in mode 6 Set to mode 3 in mode 7 Cancelled by reset						
Settings for	RESO =	12 V				FWE = 1				
user program mode		MD2	MD1	MD0	]		MD2	MD1	MD0	
mode	Mode 5	1	0	1		Mode 5	1	0	1	
	Mode 6	1	1	0	]	Mode 6	1	1	0	
	Mode 7	1	1	1	1	Mode 7	1	1	1	
	Cancelled	by rese	et	Cancelled	d by rese	et				
Prewrite processing	Necessa	ry befo	re eras	ing		Not necessary				
Erasing blocks	s More than one block can be erased at the same time (verifies in block units and erases only the unerased blocks)				k units	Erases in one block units. Mone block cannot be erased time (the erasing flow is different block)				
	and eras	es only	tne un	erased	DIOCKS)	time (the	erasın	g flow is	s aitt	

Pin 10: V<sub>PP</sub>/RESO

V<sub>PP</sub> pin functions Multiplexes with RESO

Mode 5

Mode 6

Mode 7

Rev. 3.00 Sep 27, 2006 page 22 of 872

REJ09B0325-0300

RESO = 12 V

Writing in 1-byte units

MD2

12 V

12 V

12 V

128-kbyte flash memory with dual power supply, RAM: 4 kbytes

12 V is externally applied from V<sub>PP</sub> pin

MD1

0

1

1

MD0

1

0

1

RENESAS

ROM/RAM

Units of on-

voltage

Boot mode

settings

board writing Write/erase

Pin 10: FWE

FWE = 1

Mode 5

Mode 6

Mode 7

128-kbyte flash memory with

power supply, RAM: 4 kbyte:

Application of 12 V is not rec

FWE function only (no RESC

MD1

0

1

1

MD(

0

1

Writing in 128-byte units

V<sub>cc</sub> single power supply

MD2

0

0

0

EBR	EBR1 (H'FF42)	EBR (H'FF42)			
	LB7 LB6 LB5 LB4 LB3 LB2	LB1 LB0	EB7 EB6 EB5 EB4	EB3 EE	
	EBR2 (H'FF43)		Only one block car	n be sele	
	SB7 SB6 SB5 SB4 SB3 SB2	SB1 SB0	for erasing)		
	More than one block can be (setting for writing/erasing)	selected			
RAMCR	RAMCR (H'FF48)		RAMCR (H'FF47)		
		2 RAM1 RAM0		RAMS RAI	
Division of	Division in 16 blocks		Division in 8 blocks	3	
flash memory	16 kbytes $\times$ 7: LB0 to LB6		1 kbyte × 4: EB0 to	EB3	
block	12 kbytes × 1: LB7	28 kbytes × 1: EB4			
	512 kbytes × 8: SB0 to SB7	32 kbytes $\times$ 3: EB5 to EB7			
	Flash memory		Flash memory	H'00000	
	LB0 (16 kbytes)		EB0 (1 kbyte)		
	LB1 (16 kbytes)		EB1 (1 kbyte)		
	LB2 (16 kbytes)		EB2 (1 kbyte)		
	LB3 (16 kbytes)		EB3 (1 kbyte)		
	LB4 (16 kbytes)		EB4 (28 kbytes)		
	LB5 (16 kbytes)		EB5 (32 kbytes)		
	LB6 (16 kbytes)		EB6 (32 kbytes)		
	LB7 (12 kbytes)		EB7 (32 kbytes)		
	SB0 (512 bytes)			H'1FFF	
	SB1 (512 bytes)				
	SB2 (512 bytes)				
	SB3 (512 bytes)				
	SB4 (512 bytes)				
	SB5 (512 bytes)				
	SB6 (512 bytes)				
	SB7 (512 bytes)				

EBR

. \_\_\_\_

Rev. 3.00 Sep 27, 2006 pa REJ09

	H'FF0F H'1F400 H'1F600 H'1F800 H'1FA00 H'1FC00 H'1FE00 H'1FFFF	H'FF0F
Reset during operation	The RES signal must be kept low during at least 6 system clock (6 $\phi$ ) cycles. (RES pulse width $t_{RESW}$ = min. 6.0 $t_{cyc}$ )	The RES signal must be kep at least 20 system clock (20d (RES pulse width $t_{\text{RESW}} = \text{min}$
A/D ADCR	ADCR (H'FFE9)	ADCR (H'FFE9)
	Initial value: H'7F	Initial value: H'7E
	Only bit 7 can be read or written.	Only bit 7 can be read or writ
	Other bits are reserved and always read as 1; writing to these bits is invalid.	Bit 0 is reserved and must no 1.
		Other bits are reserved and a as 1; writing to these bits is i

RSTCSR (H'FFAB)

Initial value: H'3F

as 1; writing to these bits is invalid.

WDT RSTCSR

H'1F000 H'1F200

Rev. 3.00 Sep 27, 2006 page 24 of 872 REJ09B0325-0300

RENESAS

Only bits 7 and 6 can be read or written. Only bit 7 can be read or wri Other bits are reserved and always read Bit 6 is reserved and must no

1.

RSTCSR (H'FFAB)

Other bits are reserved and as 1; writing to these bits is i

Initial value: H'3F

			1	1,024 states				1	262,14
		1	_	Illegal setting			1	0	1,024
·								1	Illegal
Refer to section 19, Flash Memory (H8/3048F, Dual Power Supply).						ONE: S	o section Single F ROM Ve	Power S	`
Clock rate: 1 to 16 MHz						Clock r	ate: 2 t	o 25 M	Hz
Refer to section 22, Table 22.1 Electrical Characteristics of H8/3048 Group Products.*2						Electric	o section cal Cha and H8	racteris	stics of
(	Compa	rison o	f H8/30	Table B.1 )48 Group Interna ations*2	ıl	Compa	o appei arison o gister S	f H8/30	)48 Gr

Refer to appendix B.2, Addresses

H8/3048 Mask-ROM, H8/3047 Mask-ROM, H8/3045 Mask-ROM, and H8/3044 Mask-ROM Versions)\*2

Notes: 1. Refer to the "H8/3048 Group, H8/3048F-ZTAT™ Hardware Manual" for info

2. H8/3048F and H8/3048F-ONE can be referred to also on this manual.

(For H8/3048F, H8/3048ZTAT,

0

Details on flash

characteristics

List of registers

memory

Electrical

(clock rate)

On-chip

emulator

00,000 states

131,072 states

1

0

Refer to appendix B.1, Add

(For H8/3048F-ONE, H8/30

On-chip emulator (E10T)

ROM Version)\*2

0

about H8/3048F.

RENESAS

REJ09

Rev. 3.00 Sep 27, 2006 pa

00,00

131,0

H8/3048F, H8/3048ZTAT and on-chip mask ROM models (H8/3048, H8/3047, H8/30 H8/3044).




Figure 1.4 Method of Connecting H8/3048B Group V<sub>CL</sub> Capacitor

the H8/3048F-ONE.

The 3 V operation models of the H8/3048B Group do not have a V<sub>CL</sub> pin. The 3 V oper models have a V<sub>CC</sub> power supply pin at the location of the V<sub>CL</sub> pin in the 5 V operation Therefore, 3 V operation models do not require connection of an external capacitor, and should be connected to the power supply in the same way as other  $V_{cc}$  pins.

supply to other V<sub>CC</sub> pins as usual.)

Place the capacitor close to the pin.

# Figure 1.5 Difference between 5 V and 3 V Operation Models

### 1.4.5 Note on Changeover to H8/3048 Group Mask ROM Version

Care is required when changing from the H8/3048F-ONE with on-chip flash memory with on-chip H8/3048 Group mask ROM (H8/3048, H8/3047, H8/3045, or H8/3044).

An external capacitor must be connected to the  $V_{\rm CL}$  pin of the H8/3048F-ONE (5 V moverup V pin occupies the same location as a  $V_{\rm CC}$  pin in the on-chip mask ROM versions. Capa mask ROM version must therefore be taken into account when undertaking pattern of in the board design stage.




Figure 1.6 Example of Board Pattern Providing for External Capacit

Rev. 3.00 Sep 27, 2006 pa

27, 2006 pa REJ09



operating on an external clock.

For setting details, see section 20.4.3, Selection of Waiting Time for Exit from Softwar Mode.

# 1.6 Notes on Crystal Resonator Connection

The H8/3048B Group support an operating frequency of up to 25 MHz. If a crystal resonant a frequency higher than 20 MHz is connected, attention must be paid to circuit constant external load capacitance values. For details see section 19.2.1, Connecting a Crystal R

Rev. 3.00 Sep 27, 2006 page 28 of 872

REJ09B0325-0300



#### 2.1.1 **Features**

The H8/300H CPU has the following features.

- Upward compatibility with H8/300 CPU
  - Can execute H8/300 Series object programs
- General-register architecture
  - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-b
- Sixty-two basic instructions
  - 8/16/32-bit data transfer and arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- · Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16, ERn) or @(d:24, ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, or @aa:24]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8, PC) or @(d:16, PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte linear address space
- High-speed operation
  - All frequently-used instructions execute in two to four states
  - Maximum clock frequency: 25 MHz (H8/3048B Group)

  - 8/16/32-bit register-register add/subtract: 80 ns @ 25 MHz/125 ns @ 16 MHz  $-8 \times 8$ -bit register-register multiply: 560 ns @ 25 MHz/875 ns @ 16 MH
  - 16 ÷ 8-bit register-register divide: 560 ns @ 25 MHz/875 ns @ 16 MH

Rev. 3.00 Sep 27, 2006 pa REJ09



#### 2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8/300H has the following enhancements.

- More general registers
  - Eight 16-bit registers have been added.
- Expanded address space
  - Advanced mode supports a maximum 16-Mbyte address space.
  - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
     (Normal mode is not available in the H8/3048B Group.)
- Enhanced addressing

The addressing modes have been enhanced to make effective use of the 16-Mbyte a space.

- Enhanced instructions
  - Data transfer, arithmetic, and logic instructions can operate on 32-bit data.
  - Signed multiply/divide instructions and other instructions have been added.

Rev. 3.00 Sep 27, 2006 page 30 of 872

REJ09B0325-0300

RENESAS




Figure 2.1 CPU Operating Modes

The 1-Mbyte operating modes use 20-bit addressing. The upper 4 bits of effective addr ignored.




Figure 2.2 Memory Map

	oral regions (Erm)				
	15	0	7	0	7
ER0	E0		F	R0H	R0L
ER1	E1		F	R1H	R1L
ER2	E2		F	R2H	R2L
ER3	E3		F	R3H	R3L
ER4	E4		F	R4H	R4L
ER5	E5		F	R5H	R5L
ER6	E6		F	R6H	R6L
ER7	E7	(S	P) F	R7H	R7L
Cont	erol Registers (CR)				
	PC				
					7 6 5 4 3
				CCR	I UI H U N
Lege SP: PC: CCR I: UI: H: U: N: Z: V: C:	stack pointer Program counter : Condition code register Interrupt mask bit User bit or interrupt mask bit Half-carry flag User bit Negative flag Zero flag Overflow flag Carry flag Carry flag				

Figure 2.3 CPU Internal Registers

Rev. 3.00 Sep 27, 2006 pa REJ09 (R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 1 registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to RL (R0L to R7L). These registers are functionally equivalent, providing a maximum si registers.

Figure 2.4 illustrates the usage of the general registers. The usage of each register can be independently.




Figure 2.4 Usage of General Registers



Figure 2.5 Stack

# 2.4.3 Control Registers

The control registers are the 24-bit program counter (PC) and the 8-bit condition code (CCR).

# **Program Counter (PC)**

This 24-bit counter indicates the address of the next instruction the CPU will execute. of all CPU instructions is 2 bytes (one word) or a multiple of 2 bytes, so the least sign bit is ignored. When an instruction is fetched, the least significant PC bit is regarded a

## **Condition Code Register (CCR)**

This 8-bit register contains internal CPU status information, including the interrupt m and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

- **Bit 7—Interrupt Mask Bit (I):** Masks interrupts other than NMI when set to 1. N accepted regardless of the I bit setting. The I bit is set to 1 at the start of an except sequence.
- Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by softwar LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an mask bit. For details see section 5, Interrupt Controller.
- **Bit 5—Half-Carry Flag (H):** When the ADD.B, ADDX.B, SUB.B, SUBX.B, CN NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at be cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction

Rev. 3.00 Sep 27, 2006 pa



- other times.
- Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. U
   Add instructions, to indicate a carry
  - Subtract instructions, to indicate a borrow
  - Shift and rotate instructions, to store the value shifted out of the end bit
  - The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave flag bits unchanged. Operations can be performed on CCR by

branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List. For UI bits, see section 5, Interrupt Controller.

STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used by cond

# 2.4.4 Initial CPU Register Values

In reset exception handling, PC is initialized to a value loaded from the vector table, an in CCR is set to 1. The other CCR bits and the general registers are not initialized. In p the stack pointer (ER7) is not initialized. The stack pointer must therefore be initialized MOV.L instruction executed immediately after a reset.

Rev. 3.00 Sep 27, 2006 page 36 of 872

REJ09B0325-0300



Figures 2.6 and 2.7 show the data formats in general registers.

Data Type	General Register	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 Don't care 7 6 5 4 3 2 1
4-bit BCD data	RnH	7 4 3 0 Upper digit Lower digit Don't care
4-bit BCD data	RnL	7 4 3  Don't care Upper digit Lower dig
Byte data	RnH	7 0 Don't care MSB LSB
Byte data	RnL	7 Don't care MSB L

Figure 2.6 General Register Data Formats (1)

	MOD	LOD
	31	16 15
Longword data ERn		
	MSB	
Legend: ERn: General register En: General register E Rn: General register R RnH: General register RH RnL: General register RL MSB: Most significant bit LSB: Least significant bit		

Figure 2.7 General Register Data Formats (2)

Rev. 3.00 Sep 27, 2006 page 38 of 872 REJ09B0325-0300

RENESAS




Figure 2.8 Memory Data Formats

When ER7 (SP) is used as an address register to access the stack, the operand size sho size or longword size.

Rev. 3.00 Sep 27, 2006 pa

REJ0

Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, MULXS, DIVXU, DIVXS, CMP, NEG, EXTS, EXTU
Logic operations	AND, OR, XOR, NOT
Shift operations	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST
Branch	Bcc*3, JMP, BSR, JSR, RTS
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP
Block data transfer	EEPMOV
	7

Data transfer

MOV, PUSH\*1, POP\*1, MOVTPE\*2, MOVFPE\*2

Tot

Notes: 1. POP.W Rn is identical to MOV.W @SP+, Rn.

2. Not available in the H8/3048B Group. 3. Bcc is a generic branching instruction.

PUSH.W Rn is identical to MOV.W Rn, @-SP. POP.L ERn is identical to MOV.L @SP+, Rn. PUSH.L ERn is identical to MOV.L Rn, @-SP.

REJ09B0325-0300 RENESAS

Rev. 3.00 Sep 27, 2006 page 40 of 872

		жх#	Rn	@ERn	@(d:16,	@(d:24,	@ERn+/	@aa:8	@aa:16	@aa:24	@(d:8,P	@(d:16
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	BWL	_	_
transfer	POP, PUSH	_	_	_	_	_	_	_	_	_	_	_
	MOVFPE*, MOVTPE*	_	_	_	_	_	_		В	_	_	-
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	_
operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	_
	ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_
	ADDS, SUBS	_	L	_	_	_	_		_	_	_	_
	INC, DEC	_	BWL	_	_	_	_	_	_	_	_	_
	DAA, DAS	_	В	_	_	_	_		_	_	_	_
	MULXU, MULXS, DIVXU, DIVXS	_	BW	_	_	_	_	1	_	_	_	-
	NEG	_	BWL	_	_	_	_		_	_	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_
Logic	AND, OR, XOR	BWL	BWL	_	_	_	_	-	_	_	_	_
operations	NOT	_	BWL	_	_	_	_	_	_	_	_	_
Shift instruc	tions	_	BWL	_	_	_	_	l	_	_	_	_
Bit manipula	ation	_	В	В	_	_	_	В	_	_	_	_
Branch	Bcc, BSR	_	_	_	_	_	_	_	_	_	0	C
	JMP, JSR	_	_	0	_	_	_	_	_	0	_	_
	RTS	_	_	_	_	_	_	l	_	_	_	_
System	TRAPA	_	_	_	_	_	_	-	_	_	_	_
control	RTE	_	_	_	_	_	_	-	_	_	_	_
	SLEEP	_	_	_	_	_	_	_	_	_	_	_
	LDC	В	В	W	W	W	W	_	W	W	_	_
	STC	_	В	W	W	W	W	_	W	W	_	_
	ANDC, ORC, XORC	В	_	_	_	_	_	_	_	_	_	-
	NOP	_	_	_	_	_	_	_	_	_	_	_
Block data t	ransfer	_	_	_	_	_	_	_	_	_	_	_

Legend:

B: Byte

W: Word

L: Longword Note: \* Not availabe in the H8/3048B Group.

Rev. 3.00 Sep 27, 2006 pa

REJ0



V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
۸	AND logical
V	OR logical
$\oplus$	Exclusive OR logical
$\rightarrow$	Move
7	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length
	ral registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit re , E0 to E7), and 32-bit data or address registers (ER0 to ER7).

Rev. 3.00 Sep 27, 2006 page 42 of 872

General register\*

Destination operand

Condition code register

N (negative) flag of CCR

Z (zero) flag of CCR

Source operand

General register (32-bit register or address register)

Rn ERn

(EAd)

(EAs)

CCR

Ν

Ζ

REJ09B0325-0300 RENESAS

POP	W/L	$@SP+ \rightarrow Rn$
		Pops a general register from the stack. POP.W Rn is ide MOV.W @SP+, Rn. Similarly, POP.L ERn is identical to @SP+, ERn.
PUSH	W/L	$Rn \rightarrow @-SP$
		Pushes a general register onto the stack. PUSH.W Rn is MOV.W Rn, @-SP. Similarly, PUSH.L ERn is identical to ERn, @-SP.
Note:	* Size refers to the	operand size.

Cannot be used in the H8/3048B Group.

 $Rs \rightarrow (EAs)$ 

B: Byte

MOVTPE

В

W: Word L: Longword

		Performs addition or subtraction with carry or borrow on d general registers, or on immediate data and data in a gen register.
INC, DEC	B/W/L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$
		Increments or decrements a general register by 1 or 2. (B operands can be incremented or decremented by 1 only.)
ADDS, SUBS	L	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd, Rd \pm 4 \rightarrow Rd$
		Adds or subtracts the value 1, 2, or 4 to or from data in a register.
DAA, DAS	В	Rd decimal adjust → Rd
		Decimal-adjusts an addition or subtraction result in a general by referring to CCR to produce 4-bit BCD data.

,		,
		Decimal-adjusts an addition or subtraction result in a gene by referring to CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$
		Performs unsigned multiplication on data in two general reeither 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits
MULXS	B/W	$Rd \times Rs \rightarrow Rd$
		Performs signed multiplication on data in two general regiether 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits

		·
DIVXS	B/W	$Rd \div Rs \rightarrow Rd$
		Performs signed division on data in two general registers: bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder, or 32 bit $\rightarrow$ 16-bit quotient and 16-bit remainder.

 $Rd \div Rs \rightarrow Rd$ 

Rev. 3.00 Sep 27, 2006 page 44 of 872 REJ09B0325-0300

B/W

DIVXU

RENESAS

Performs unsigned division on data in two general registe 16 bits  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder or 32

bits  $\rightarrow$  16-bit quotient and 16-bit remainder.

		or extends word data in the lower 16 bits of a 32-bit registlengword data, by extending the sign bit.
EXTU	W/L	Rd (zero extension) $\rightarrow$ Rd
		Extends byte data in the lower 8 bits of a 16-bit register or extends word data in the lower 16 bits of a 32-bit register longword data, by padding with zeros.
Note: *	Size refers to the	e onerand size

Rd (sign extension)  $\rightarrow Rd$ 

Extends byte data in the lower 8 bits of a 16-bit register

Note: \* Size refers to the operand size.

B: Byte W: Word

W/L

W: Word L: Lona\

**EXTS** 

XOR	B/W/L	$Rd \oplus Rs \to Rd, Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general reanother general register or immediate data.
NOT	B/W/L	$\neg Rd \rightarrow Rd$
		Takes the one's complement of general register contents.
Note: *	Size refers to the	operand size.
	B: Byte	
	W: Word	

general register of infinediate data.

#### **Table 2.6 Shift Instructions**

Instruction

SHAL,

L: Longword

Size\*

B/W/L

- ,		
SHAR		Performs an arithmetic shift on general register contents
SHLL,	B/W/L	$Rd$ (shift) $\rightarrow Rd$
SHLR		Performs a logical shift on general register contents.
ROTL,	B/W/L	Rd (rotate) → Rd
ROTR		Rotates general register contents.
ROTXL,	B/W/L	Rd (rotate) → Rd
ROTXR		Rotates general register contents through the carry hit

**Function** 

Rd (shift)  $\rightarrow Rd$ 

Size refers to the operand size. Note: \* B: Byte

W: Word

L: Longword

Rotates general register contents through the carry bit.

		register or memory operand and stores the result in the
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (\;of\;) \to C$
		ORs the carry flag with a specified bit in a general regist memory operand and stores the result in the carry flag.
BIOR	В	$C \vee [\neg \ (\ of\ )] \to C$
		ORs the carry flag with the inverse of a specified bit in a register or memory operand and stores the result in the
		The bit number is specified by 3-bit immediate data.

**BNOT** 

**BTST** 

**BAND** 

**BIAND** 

В

В

В

В

RENESAS

Clears a specified bit in a general register of memory op The bit number is specified by 3-bit immediate data or th

Inverts a specified bit in a general register or memory op bit number is specified by 3-bit immediate data or the lov

Tests a specified bit in a general register or memory ope sets or clears the Z flag accordingly. The bit number is s 3-bit immediate data or the lower 3 bits of a general regi

ANDs the carry flag with a specified bit in a general regis memory operand and stores the result in the carry flag.

ANDs the carry flag with the inverse of a specified bit in

Rev. 3.00 Sep 27, 2006 pa

 $\neg$  (<bit-No.> of <EAd>)  $\rightarrow$  (<bit-No.> of <EAd>)

bits of a general register.

 $\neg$  (<bit-No.> of <EAd>)  $\rightarrow$  Z

 $C \land (<bit-No.> of <EAd>) \rightarrow C$ 

 $C \wedge [\neg (\langle bit-No. \rangle of \langle EAd \rangle)] \rightarrow C$ 

a general register.

REJ09

BLD	В	$($ bit-No. $>$ of <ead<math>&gt;<math>) <math>\rightarrow</math> C</math></ead<math>
		Transfers a specified bit in a general register or memory of the carry flag.
BILD	В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> C</ead></bit-no.>
		Transfers the inverse of a specified bit in a general registed memory operand to the carry flag.
		The bit number is specified by 3-bit immediate data.
BST	В	$C \to ( of } )$
		Transfers the carry flag value to a specified bit in a general

The bit number is specified by 3-bit immediate data.

general register or memory operand.

The bit number is specified by 3-bit immediate data.

Size refers to the operand size.

Note: \* Size refers t

B: Byte

Rev. 3.00 Sep 27, 2006 page 48 of 872

RENESAS

BCS (BLO)	Carry set (low)	(
BNE	Not equal	;
BEQ	Equal	;
BVC	Overflow clear	,
BVS	Overflow set	,
BPL	Plus	I
BMI	Minus	I
BGE	Greater or equal	I
BLT	Less than	
BGT	Greater than	;
BLE	Less or equal	
Branches uncond	litionally to a specified address	,
Branches to a sul	broutine at a specified address	,
Branches to a sul	broutine at a specified address	,

Returns from a subroutine

BHI

BLS

**JMP BSR** 

JSR

**RTS** 

Bcc (BHS)

High

Low or same

Carry clear (high or same)

 $C \vee Z =$ 

C ∨ Z =

C = 0

C = 1

Z = 0

Z = 1V = 0

V = 1 N = 0N = 1

N⊕V=

N⊕V=

 $Z \vee (N \in$ 

 $Z \vee (N \in$ 

REJ0

		ne condition code register size is one byte, but in transfermemory, data is read by word access.
STC	B/W	CCR  o (EAd)
		Transfers the CCR contents to a destination location. The code register size is one byte, but in transfer to memory, of written by word access.
ANDC	В	$CCR \land \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immediate
ORC	В	$CCR \lor \#IMM \to CCR$
		Logically ORs the condition code register with immediate

 $\mathsf{CCR} \oplus \mathsf{\#IMM} \to \mathsf{CCR}$ 

Logically exclusive-ORs the condition code register with in

NOP — PC + 2  $\rightarrow$  PC Only increments the program counter.

В

\* Size refers to the operand size.

B: Byte W: Word

**XORC** 

Note:

Rev. 3.00 Sep 27, 2006 page 50 of 872

repeat @ER5+ → @ER6+, R4-1 → R4until R4 = 0else next;

Transfers a data block according to parameters set in ge

registers R4L or R4, ER5, and ER6. R4L or R4: Size of block (bytes)

ER5: Starting source address

ER6: Starting destination address

Execution of the next instruction begins as soon as the t completed.

**Register Field:** Specifies a general register. Address registers are specified by 3 bits, d by 3 bits or 4 bits. Some instructions have two register fields. Some have no register fields.

**Effective Address Extension:** Eight, 16, or 32 bits specifying immediate data, an abso address, or a displacement. A 24-bit address or displacement is treated as 32-bit data in first 8 bits are 0 (H'00).

**Condition Field:** Specifies the branching condition of Bcc instructions.

Figure 2.9 shows examples of instruction formats.

Operation field or	nly				
	ор				
Operation field ar	nd register fields				
	op	rn	rm	ADD.B Rn, Rn	
Operation field, re	egister fields, and	effective address	s extension		
	ор	rn	rm	MOV.B @(d:10	
	1010 V.D @ (d. 10				
Operation field, e	ffective address	extension, and co	ndition field		
ор	СС	EA (	disp)	BRA d:8	

Figure 2.9 Instruction Formats

Rev. 3.00 Sep 27, 2006 page 52 of 872

REJ09B0325-0300



Step		Description
1	Read	Read data (byte unit) at the specified address
2	Bit manipulation	Modify the specified bit in the read data
3	Write	Write the modified data (byte unit) to the specified ad

In the following example, a BCLR instruction is executed on the data direction registe port 4.

P4, and P46 are set as input pins, and are inputting low-level and high-level signals, re

 $P4_5$  to  $P4_0$  are set as output pins, and are in the low-level output state.

In this example, the BCLR instruction is used to make P4<sub>0</sub> an input port.

## **Before Execution of BCLR Instruction**

	P4,	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>
Input/output	Input	Input	Output	Output	Output	Output	Outpu
DDR	0	0	1	1	1	1	1
DR	1	0	0	0	0	0	0

## **Execution of BCLR Instruction**

; Execute BCLR instruction on DDR BCLR #0, @P4DDR



REJ09

### Explanation of BCLR Instruction

To execute the BCLR instruction, the CPU begins by reading P4DDR. Since P4DDR is only register, it is read as H'FF, even though its true value is H'3F.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to DDR to complete the BCLR instruction

As a result,  $P4_0DDR$  is cleared to 0, making  $P4_0$  an input pin. In addition,  $P4_7DDR$  and are set to 1, making  $P4_7$  and  $P4_6$  output pins.

The BCLR instruction can be used to clear flags in the internal I/O registers to 0. In an handling routine, for example, if it is known that the flag is set to 1, it is not necessary flag ahead of time.

# 2.7 Addressing Modes and Effective Address Calculation

### 2.7.1 Addressing Modes

number in the operand.

a subset of these addressing modes. Arithmetic and logic instructions can use the regist and immediate modes. Data transfer instructions can use all addressing modes except p counter relative and memory indirect. Bit manipulation instructions use register direct, indirect, or absolute (@aa:8) addressing mode to specify an operand, and register direct BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify

The H8/300H CPU supports the eight addressing modes listed in table 2.11. Each instru

Rev. 3.00 Sep 27, 2006 page 54 of 872

REJ09B0325-0300



Absolute address	@aa:8/@aa:16/@aa:24
Immediate	#xx:8/#xx:16/#xx:32
Program-counter relative	@(d:8, PC)/@(d:16, PC)
Memory indirect	@@aa:8

# 1. Register Direct—Rn

5

7

The register field of the instruction code specifies an 8-, 16-, or 32-bit register contain operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

The register field of the instruction code specifies an address register (ERn), the lower

## 2. Register Indirect—@ERn

which contain the address of the operand.

### 3. Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn)

A 16-bit or 24-bit displacement contained in the instruction code is added to the conteaddress register (ERn) specified by the register field of the instruction, and the lower as sum specify the address of a memory operand. A 16-bit displacement is sign-extended added.

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the re in the instruction code, and the lower 24 bits of the result become the address of a n operand. The result is also stored in the address register. The value subtracted is 1 f access, 2 for word access, or 4 for longword access. For word or longword access, t

# 5. Absolute Address—@aa:8, @aa:16, or @aa:24

register value should be even.

Register indirect with pre-decrement—@-ERn

The instruction code contains the absolute address of a memory operand. The absolute may be 8 bits long (@aa:8), 16 bits long (@aa:16), or 24 bits long (@aa:24). For an 8-1 address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address Table 2.12 indicates the accessible address ranges.

Table 2.12 Absolute Address Access Ranges

Absolute Address	1-Mbyte Modes	16-Mbyte Modes
8 bits (@aa:8)	H'FFF00 to H'FFFFF (1048320 to 1048575)	H'FFFF00 to H'FFFFFF (16776960 to 16777215)
16 bits (@aa:16)	H'00000 to H'07FFF, H'F8000 to H'FFFFF (0 to 32767, 1015808 to 1048575)	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF (0 to 32767, 16744448 to
24 bits (@aa:24)	H'00000 to H'FFFFF (0 to 1048575)	H'000000 to H'FFFFFF (0 to 16777215)

Rev. 3.00 Sep 27, 2006 page 56 of 872

REJ09B0325-0300

### 7. Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement of the instruction code is sign-extended to 24 bits and added to the 24-bit PC contents to 24-bit branch address. The PC value to which the displacement is added is the address byte of the next instruction, so the possible branching range is -126 to +128 bytes (-6 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction value should be an even number.

### 8. Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains absolute address specifying a memory operand. This memory operand contains a brain. The memory operand is accessed by longword access. The first byte of the memory of ignored, generating a 24-bit branch address. See figure 2.10. The upper bits of the 8-b address are assumed to be 0 (H'0000), so the address range is 0 to 255 (H'000000 to H Note that the first part of this range is also the exception vector area. For further details 5, Interrupt Controller.




Figure 2.10 Memory-Indirect Branch Address Specification

Rev. 3.00 Sep 27, 2006 pa


REJ09

RENESAS


1-Mbyte operating modes the upper 4 bits of the calculated address are ignored in order generate a 20-bit effective address.

Rev. 3.00 Sep 27, 2006 page 58 of 872 REJ09B0325-0300


RENESAS




3



- Register indirect with post-increment 4. or pre-decrement
  - Register indirect with post-increment @ERn+




Register indirect with pre-decrement @-ERn




RENESAS

Rev. 3.00 Sep 27, 2006 pa REJ09



Rev. 3.00 Sep 27, 2006 page 60 of 872 REJ09B0325-0300

RENESAS



## Legend:

r, rm, rn: Register field Operation field op:

disp: Displacement

IMM: Immediate data Absolute address abs:

REJ0




Figure 2.11 Processing States

## 2.8.2 Program Execution State

In this state the CPU executes program instructions in normal sequence.

Rev. 3.00 Sep 27, 2006 page 62 of 872

REJ09B0325-0300



**Types of Exception Handling and Their Priority:** Exception handling is performed interrupts, and trap instructions. Table 2.14 indicates the types of exception handling a priority. Trap instruction exceptions are accepted at all times in the program execution

Table 2.14 Exception Handling Types and Priority

Priority	Type of Exception	Detection Timing	Start of Exception Handli
High	Reset	Synchronized with clock	Exception handling starts in when RES changes from lo
	Interrupt	End of instruction execution or end of	When an interrupt is requesexception handling starts a

exception handling\*

or immediately after reset exception handling.

Trap instruction When TRAPA instruction
Low is executed

Note:

Figure 2.12 classifies the exception sources. For further details about exception source numbers, and vector addresses, see section 4, Exception Handling, and section 5, Inter-

Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC

Controller.

Reset

External interrupts

Figure 2.12 Classification of Exception Sources

the current instruction or cuexception-handling sequen

Exception handling starts v

(TRAPA) instruction is exe




Figure 2.13 State Transitions

2. From any state, a transition to hardware standby mode occurs when STBY goes low.


## 2.8.4 Exception-Handling Sequences

**Reset Exception Handling:** Reset exception handling has the highest priority. The resentered when the  $\overline{RES}$  signal goes low. Reset exception handling starts after that, when changes from low to high. When reset exception handling starts the CPU fetches a start from the exception vector table and starts program execution from that address. All interincluding NMI, are disabled during the reset exception-handling sequence and immediatends.

**Interrupt Exception Handling and Trap Instruction Exception Handling:** When the exception-handling sequences begin, the CPU references the stack pointer (ER7) and p program counter and condition code register on the stack. Next, if the UE bit in the syst register (SYSCR) is set to 1, the CPU sets the I bit in the condition code register to 1. I

Rev. 3.00 Sep 27, 2006 page 64 of 872 REJ09B0325-0300

RENESAS



Stack pointer SP:

Notes: 1. PC is the address of the first instruction executed after the return from the exception-handling routine.

2. Registers must be saved and restored by word access or longword access starting at an even address.

Figure 2.14 Stack Structure after Exception Handling

#### 2.8.5 **Bus-Released State**

In this state the bus is released to a bus master other than the CPU, in response to a bu The bus masters other than the CPU are the DMA controller, the refresh controller, and bus master. While the bus is released, the CPU halts except for internal operations. In requests are not accepted. For details see section 6.3.7, Bus Arbiter Operation.

> Rev. 3.00 Sep 27, 2006 pa REJ09



### 2.8.7 Power-Down State

In the power-down state the CPU stops operating to conserve power. There are three m mode, software standby mode, and hardware standby mode.

**Sleep Mode:** A transition to sleep mode is made if the SLEEP instruction is executed v SSBY bit is cleared to 0 in the system control register (SYSCR). CPU operations stop immediately after execution of the SLEEP instruction, but the contents of CPU register retained.

**Software Standby Mode:** A transition to software standby mode is made if the SLEEI instruction is executed while the SSBY bit is set to 1 in SYSCR. The CPU and clock has on-chip supporting modules stop operating. The on-chip supporting modules are reset, as a specified voltage is supplied the contents of CPU registers and on-chip RAM are retrieved. The I/O ports also remain in their existing states.

**Hardware Standby Mode:** A transition to hardware standby mode is made when the S goes low. As in software standby mode, the CPU and all clocks halt and the on-chip su modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents retained.

For further information see section 20, Power-Down State.

Rev. 3.00 Sep 27, 2006 page 66 of 872

REJ09B0325-0300



controlled by the bus controller.

#### 2.9.2 **On-Chip Memory Access Timing**

On-chip memory is accessed in two states. The data bus is 16 bits wide, permitting bo word access. Figure 2.15 shows the on-chip memory access cycle. Figure 2.16 indicat states.




Figure 2.15 On-Chip Memory Access Cycle

Rev. 3.00 Sep 27, 2006 pa

REJ09

D 40 D		High-impedance	
D <sub>15</sub> to D <sub>0</sub>	1		

Figure 2.16 Pin States during On-Chip Memory Access

## 2.9.3 On-Chip Supporting Module Access Timing

The on-chip supporting modules are accessed in three states. The data bus is 8 or 16 bit depending on the register being accessed. Figure 2.17 shows the on-chip supporting motiming. Figure 2.18 indicates the pin states.




Figure 2.17 Access Cycle for On-Chip Supporting Modules

Rev. 3.00 Sep 27, 2006 page 68 of 872

REJ09B0325-0300



High-impedance  $D_{15}$  to  $D_0$ 

Figure 2.18 Pin States during Access to On-Chip Supporting Module

#### 2.9.4 **Access to External Address Space**

The external address space is divided into eight areas (areas 0 to 7). Bus-controller set determine whether each area is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via an 8-bit or 16-bit bus, and whether it is accessed via a 16-bit bus, and whether it is accessed via a 16-bit bus, and accessed via a 16-bit bus, accessed via a 16-bit two or three states. For details see section 6, Bus Controller.

Rev. 3.00 Sep 27, 2006 pa

REJ09

Rev. 3.00 Sep 27, 2006 page 70 of 872 REJ09B0325-0300



pins (MD<sub>2</sub> to MD<sub>0</sub>) as indicated in table 3.1. The input at these pins determines the siz address space and the initial bus mode.

Table 3.1 **Operating Mode Selection** 

Mode 6

Mode 7

1

1

1

1

0

1

	Mode Pins			Description				
Operating Mode			MD₀	Address Space	Initial Bus Mode <sup>*1</sup>	On-Chip ROM		
_	0	0	0	_	<del>_</del>	_		
Mode 1	0	0	1	Expanded mode	8 bits	Disabled		
Mode 2	0	1	0	Expanded mode	16 bits	Disabled		
Mode 3	0	1	1	Expanded mode	8 bits	Disabled		
Mode 4	1	0	0	Expanded mode	16 bits	Disabled		
Mode 5	1	0	1	Expanded mode	8 bits	Enabled		

settings made in the area bus width control register (ABWCR). For details 6, Bus Controller.

Notes: 1. In modes 1 to 6, an 8-bit or 16-bit data bus can be selected on a per-area by

mode

Expanded mode

Single-chip advanced

8 bits

Enabled

Enabled

If the RAME bit in SYSCR is cleared to 0, these addresses become externa

For the address space size there are two choices: 1 Mbyte or 16 Mbytes. The external

either 8 or 16 bits wide depending on ABWCR settings. If 8-bit access is selected for

external data bus is 8 bits wide. For details see section 6, Bus Controller.

Modes 1 to 4 are externally expanded modes that enable access to external memory at devices and disable access to the on-chip ROM. Modes 1 and 2 support a maximum a of 1 Mbyte. Modes 3 and 4 support a maximum address space of 16 Mbytes.

## 3.1.2 Register Configuration

The H8/3048B Group has a mode control register (MDCR) that indicates the inputs at pins (MD, to MD<sub>0</sub>), and a system control register (SYSCR). Table 3.2 summarizes thes


Table 3.2 Registers

Address*	Name	Abbreviation	R/W	Initial \
H'FFF1	Mode control register	MDCR	R	Undete
H'FFF2	System control register	SYSCR	R/W	H'0B

Note: \* The lower 16 bits of the address are indicated.

## 3.2 Mode Control Register (MDCR)

MDCR is an 8-bit read-only register that indicates the current operating mode of the Hi-Group.



Note: \* Determined by pins MD<sub>2</sub> to MD<sub>0</sub>.

Rev. 3.00 Sep 27, 2006 page 72 of 872

REJ09B0325-0300

RENESAS

Note: For the flash memory version with single power supply (H8/3048F-ONE), fla can be written to in the boot mode. In the boot mode, the inverted value of the

#### 3.3 **System Control Register (SYSCR)**

is set to bit MDS2.

SYSCR is an 8-bit register that controls the operation of the H8/3048B Group.

Bit	7	6	5	4	3	2	1
	SSBY	STS2	STS1	STS0	UE	NMIEG	_
Initial value	0	0	0	0	1	0	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	
			-	Se as select 2 to	ser bit ena elects whet a user bit	IMI edge selects the If the NMI i	valid edge input the UI bit
These bits select the waiting time at recovery from software standby mode							
Software standby Enables transition to software standby mode							

REJ09

OLLET Instruction causes transition to software standby mode

**Bits 6 to 4—Standby Timer Select (STS2 to STS0):** These bits select the length of tin and on-chip supporting modules wait for the internal clock oscillator to settle when sof standby mode is exited by an external interrupt. When using a crystal oscillator, set the that the waiting time will be at least 7 ms at the system clock rate. For further informat waiting time selection, see section 20.4.3, Selection of Waiting Time for Exit from Sof Standby Mode.

Bit 5: STS1	Bit 4: STS0	Description
0	0	Waiting time = 8,192 states
	1	Waiting time = 16,384 states
1	0	Waiting time = 32,768 states
	1	Waiting time = 65,536 states
0	0	Waiting time = 131,072 states
	1	Waiting time = 262,144 states
1	0	Waiting time = 1,024 states
	1	Illegal setting
	0	0 0 1 1 0 1

user bit or an interrupt mask bit.

Bit 3: UE Description

Bit 3: UE	Description	
0	UI bit in CCR is used as an interrupt mask bit	
1	UI bit in CCR is used as a user bit	(

Bit 3—User Bit Enable (UE): Selects whether to use the UI bit in the condition code

Rev. 3.00 Sep 27, 2006 page 74 of 872 REJ09B0325-0300

00\_0 000

<b>Bit 0—RAM Enable (RAME):</b> Enables or disables the on-chip RAM. The RAM	E bi
initialized by the rising edge of the RES signal. It is not initialized in software star	ıdby

1	On-chip RAM is enabled

Description

# **3.4** Operating Mode Descriptions

### 3.4.1 Mode 1

Bit 0: RAME

0

Ports 1, 2, and 5 function as address pins  $A_{19}$  to  $A_{0}$ , permitting access to a maximum 1 address space. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas

On-chip RAM is disabled

### 3.4.2 Mode 2

Ports 1, 2, and 5 function as address pins  $A_{19}$  to  $A_0$ , permitting access to a maximum 1 address space. The initial bus mode after a reset is 16 bits, with 16-bit access to all are areas are designated for 8-bit access in ABWCR, the bus mode switches to 8 bits.

one area is designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

### 3.4.3 Mode 3

Ports 1, 2, and 5 and part of port A function as address pins  $A_{23}$  to  $A_0$ , permitting access maximum 16-Mbyte address space. The initial bus mode after a reset is 8 bits, with 8-all areas. If at least one area is designated for 16-bit access in ABWCR, the bus mode 16 bits.  $A_{23}$  to  $A_{21}$  are valid when 0 is written in bits 7 to 5 of the bus release control re (BRCR). (In this mode  $A_{20}$  is always used for address output.)

#### 3.4.5 Mode 5

address space, but following a reset they are input ports. To use ports 1, 2, and 5 as an a the corresponding bits in their data direction registers (P1DDR, P2DDR, and P5DDR) to 1. The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. If at least designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

3.4.6 Mode 6

Ports 1, 2, and 5 and part of port A function as address pins  $A_{23}$  to  $A_{0}$ , permitting access

Ports 1, 2, and 5 can function as address pins  $A_{19}$  to  $A_{0}$ , permitting access to a maximum

maximum 16-Mbyte address space, but following a reset they are input ports. To use per and 5 as an address bus, the corresponding bits in their data direction registers (P1DDR and P5DDR) must be set to 1. For  $A_{23}$  to  $A_{21}$  output, clear bits 7 to 5 of BRCR to 0. (In  $A_{20}$  is always used for address output.)

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. If at least one a designated for 16-bit access in ABWCR, the bus mode switches to 16 bits.

### 3.4.7 Mode 7

This mode operates using the on-chip ROM, RAM, and internal I/O registers. All I/O pavailable. Mode 7 supports a 1-Mbyte address space.

Rev. 3.00 Sep 27, 2006 page 76 of 872

REJ09B0325-0300

RENESAS

Port 3	$D_{15}$ to $D_8$	$D_{15}$ to $D_8$	$D_{15}$ to $D_8$	$D_{15}$ to $D_8$	$D_{15}$ to $D_8$	$D_{15}$ to $D_8$		
Port 4	P4, to P4,*1	D <sub>7</sub> to D <sub>0</sub> *1	P4, to P4,*1	D, to D,*1	P4, to P4,*1	P4, to P4,*1		
Port 5	$A_{19}$ to $A_{16}$	A <sub>19</sub> to A <sub>16</sub>	A <sub>19</sub> to A <sub>16</sub>	A <sub>19</sub> to A <sub>16</sub>	P5 <sub>3</sub> to P5 <sub>0</sub> *2	P5 <sub>3</sub> to P5 <sub>0</sub> *2		
Port A	PA, to PA,	PA <sub>7</sub> to PA <sub>4</sub>	PA, to PA,*3,	PA, to PA, *3,		PA, to PA,		
			A <sub>20</sub>	A <sub>20</sub>		A <sub>20</sub> *3		
Notes: 1. Initial state. The bus mode can be switched by settings in ABWCR. These								

 $A_{15}$  to  $A_8$   $A_{15}$  to  $A_8$ 

as P4, to P4 in 8-bit bus mode, and as D, to D in 16-bit bus mode. 2. Initial state. These pins become address output pins when the correspondi data direction registers (P1DDR, P2DDR, P5DDR) are set to 1. 3. Initial state. A<sub>20</sub> is always an address output pin. PA<sub>2</sub> to PA<sub>5</sub> are switched ov

A<sub>21</sub> output by writing 0 in bits 7 to 5 of BRCR.

#### 3.6 **Memory Map in Each Operating Mode**

Port 2

differs.

Figure 3.1 shows a memory map of the H8/3048B Group. The address space is divide

areas.

The initial bus mode differs between modes 1 and 2, and also between modes 3 and 4.

The address locations of the on-chip RAM and internal I/O registers differ between th modes (modes 1, 2, 5, and 7) and 16-Mbyte modes (modes 3, 4, and 6). The address ra specifiable by the CPU in the 8- and 16-bit absolute addressing modes (@aa:8 and @a




Figure 3.1 H8/3048B Group Memory Map in Each Operating Mode

Rev. 3.00 Sep 27, 2006 page 78 of 872 REJ09B0325-0300

2ENE



								H'1FFFF	
H'1FFFF H'20000		Area 0		H'01FFFF H'020000 H'1FFFFF		Area 0			
H'3FFFF		Area 1		H'200000					
H'40000 H'5FFFF		Area 2				Area 1			
H'60000 H'7FFFF	External address space	Area 3		H'3FFFFF H'400000		Alea I			
H'80000 H'9FFFF		Area 4							
H'A0000 H'BFFFF		Area 5		H'5FFFFF H'600000	External	Area 2			
H'C0000 H'DFFFF		Area 6			address				
H'E0000		Area 7		H'7FFFFF H'800000	space	Area 3			
H'F8000			<b>^</b>	H'9FFFFF H'A00000		Area 4		H'F8000	
H'FEF0F			w						
H'FEF10	On-chip RAM*	se	16-bit absolute addresses	H'BFFFFF H'C00000		Area 5		H'FEF10	On-chip RAM
H'FFF00 H'FFF0F		8-bit absolute addresses	e add	H'DFFFFF		Area 6		H'FFF00 H'FFF0F	
H'FFF10	External address	ite ad	solut	H'E00000					
H'FFF1B	space	nloso	oit ak			Area 7			
H'FFF1C	Internal I/O	oit ab	16-	H'FF8000				H'FFF1C	Internal I/O
H'FFFFF	registers	₺ ,					1	H'FFFFF	registers
				H'FFEF0F H'FFEF10			ses	·	
				2	On-chip RAM*	es	ress		
				H'FFFF00 H'FFFF0F		ress	ado		
				H'FFFF10	External	add	olute		
					address space	lute	apsc		
				H'FFFF1B H'FFFF1C		absc	16-bit absolute addresses		
					Internal I/O registers	8-bit absolute addresses	16		
				H'FFFFFF		L <b>t</b>	J		
Noto: * F	External address	oc can h	0 0000	secod by die	abling on chin D	\ N.A			

Figure 3.1 H8/3048B Group Memory Map in Each Operating Mode (co

\_\_

Rev. 3.00 Sep 27, 2006 pa REJ0



Rev. 3.00 Sep 27, 2006 page 80 of 872 REJ09B0325-0300



Exception handling is prioritized as shown in table 4.1. If two or more exceptions occ simultaneously, they are accepted and processed in priority order. Trap instruction exc accepted at all times in the program execution state.

**Table 4.1 Exception Types and Priority** 

**Exception Type** 

**Priority** 

Low

		otali oi =xioopiioii italiaiiig
High •	Reset	Starts immediately after a low-to-high transition RES pin
	Interrupt	Interrupt requests are handled when execution current instruction or handling of the current of completed

Start of Exception Handling

Started by execution of a trap instruction (TR

### 4.1.2 **Exception Handling Operation**

Trap instruction (TRAPA)

Exceptions originate from various sources. Trap instructions and interrupts are handle

- 1. The program counter (PC) and condition code register (CCR) are pushed onto the
- 2. The CCR interrupt mask bit is set to 1.
- 3. A vector address corresponding to the exception source is generated, and program starts from the address indicated in that address.

Note: For a reset exception, steps 2 and 3 above are carried out.



Sources Internal interrupts: 30 interrupts from on-supporting modules • Trap instruction

Figure 4.1 Exception Sources

Rev. 3.00 Sep 27, 2006 page 82 of 872 REJ09B0325-0300

RENESAS

External interrupt (NMI)	7	
Trap instruction (4 sources)	8	
	9	
	10	
	11	
External interrupt IRQ <sub>0</sub>	12	
External interrupt IRQ <sub>1</sub>	13	
External interrupt IRQ <sub>2</sub>	14	
External interrupt IRQ <sub>3</sub>	15	
External interrupt IRQ <sub>4</sub>	16	
External interrupt IRQ <sub>5</sub>	17	
Reserved for system use	18	
	19	
Internal interrupts*2	20	
	to	
	60	
Notes: 1. Lower 16 bits of the	address.	

5

6

2. For the internal interrupt vectors, see section 5.3.3, Interrupt Vector Table.

H'0014 to H'0017

H'0018 to H'001B

H'001C to H'001F

H'0020 to H'0023 H'0024 to H'0027 H'0028 to H'002B H'002C to H'002F

H'0030 to H'0033 H'0034 to H'0037 H'0038 to H'003B H'003C to H'003F

H'0040 to H'0043

H'0044 to H'0047

H'0048 to H'004B H'004C to H'004F

H'0050 to H'0053

H'00F0 to H'00F3

The chip can also be reset by overflow of the watchdog timer. For details see section 12 Watchdog Timer.

# 4.2.2 Reset Sequence

The chip enters the reset state when the  $\overline{RES}$  pin goes low.

To ensure that the chip is reset properly, hold the  $\overline{RES}$  pin low for at least 20 ms at pow reset the chip during operation, hold the  $\overline{RES}$  pin low for at least 20 system clock ( $\phi$ ) crappendix D.2, Pin States at Reset, for the states of the pins in the reset state.

When the  $\overline{RES}$  pin goes high after being held low for the necessary time, the chip starts exception handling as follows.

- The internal state of the CPU and the registers of the on-chip supporting modules at initialized, and the I bit is set to 1 in CCR.
  - The contents of the reset vector address (H'0000 to H'0003) are read, and program estarts from the address indicated in the vector address.

Figure 4.2 shows the reset sequence in modes 1 and 3. Figure 4.3 shows the reset sequence modes 2 and 4. Figure 4.4 shows the reset sequence in modes 5, 6, and 7.





Figure 4.2 Reset Sequence (Modes 1 and 3)



- (1), (3) Address of reset vector: (1) = H'000000, (3) = H'000002
- (2), (4) Start address (contents of reset vector)
- (5) Start address
- (6) First instruction of program

Note: After a reset, the wait-state controller inserts three wait states in every bus cycle.

Figure 4.3 Reset Sequence (Modes 2 and 4)

Rev. 3.00 Sep 27, 2006 page 86 of 872

REJ09B0325-0300






Figure 4.4 Reset Sequence (Modes 5, 6, and 7)


# 4.2.3 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, I will not be saved correctly, leading to a program crash. To prevent this, all interrupt reincluding NMI, are disabled immediately after a reset. The first instruction of the program always executed immediately after the reset state ends. This instruction should initiality pointer (example: MOV.L #xx:32, SP).

NMI is the highest-priority interrupt and is always accepted\*. Interrupts are controlled interrupt controller. The interrupt controller can assign interrupts other than NMI to two levels, and arbitrate between simultaneous interrupts. Interrupt priorities are assigned in priority registers A and B (IPRA and IPRB) in the interrupt controller.

For details on interrupts see section 5, Interrupt Controller.

Note: \* For the H8/3048F-ONE (single power supply with flash memory), the NMI be prohibited. For details, refer to section 18.8.4, NMI Input Disable Condition




Notes: Numbers in parentheses are the number of interrupt sources.

- When the watchdog timer is used as an interval timer, it generates an inrequest at every counter overflow.
- When the refresh controller is used as an interval timer, it generates an i request at compare match.

Figure 4.5 Interrupt Sources and Number of Interrupts

### 4.5 Stack Status after Exception Handling

Figure 4.6 shows the stack after completion of trap instruction exception handling and exception handling.



Legend:

PCE: Bits 23 to 16 of program counter (PC) PCH: Bits 15 to 8 of program counter (PC)

PCL: Bits 7 to 0 of program counter (PC) CCR: Condition code register

SP: Stack pointer

Notes: 1. PC indicates the address of the first instruction that will be executed after return.

2. Registers must be saved in word or longword size at even addresses.

Figure 4.6 Stack after Completion of Exception Handling

Use the following instructions to restore registers:

POP.W Rn (or MOV.W @SP+, Rn) POP.L ERn (or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4.7 shows an example of happens when the SP value is odd.




Figure 4.7 Operation when SP Value Is Odd

Rev. 3.00 Sep 27, 2006 page 90 of 872

REJ09B0325-0300



- Interrupt priority registers (IPRs) for setting interrupt priorities
- Interrupts other than NMI can be assigned to two priority levels on a module-by-n in interrupt priority registers A and B (IPRA and IPRB).
- Three-level masking by the I and UI bits in the CPU condition code register (CCR
- Independent vector addresses
   All interrupts are independently vectored; the interrupt service routine does not ha
  identify the interrupt source.
- Seven external interrupt pins

NMI has the highest priority and is always accepted\*; either the rising or falling ed selected. For each of IRQ<sub>0</sub> to IRQ<sub>5</sub>, sensing of the falling edge or level sensing can independently.

Note: \* For the H8/3048F-ONE (single power supply with flash memory), the NM be prohibited. For details, refer to section 18.8.4, NMI Input Disable Cond




Figure 5.1 Interrupt Controller Block Diagram

Rev. 3.00 Sep 27, 2006 page 92 of 872

REJ09B0325-0300



External interrupt request 5 to 0	$\overline{IRQ}_{\scriptscriptstyle{5}}$ to $\overline{IRQ}_{\scriptscriptstyle{0}}$	Input	Maskable interrupts, falling level sensing selectable
	\ J	117	vith flash memory), the NMI in NMI Input Disable Conditions

# 5.1.4 Register Configuration

Table 5.2 lists the registers of the interrupt controller.

**Table 5.2** Interrupt Controller Registers


Address*1	Name	Abbreviation	R/W	Ir
H'FFF2	System control register	SYSCR	R/W	Н
H'FFF4	IRQ sense control register	ISCR	R/W	Н
H'FFF5	IRQ enable register	IER	R/W	Н
H'FFF6	IRQ status register	ISR	R/(W)*2	Н
H'FFF8	Interrupt priority register A	IPRA	R/W	Н
H'FFF9	Interrupt priority register B	IPRB	R/W	Н

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear flags.

(5 Y 5 C K).

SYSCR is initialized to H'0B by a reset and in hardware standby mode. It is not initialized software standby mode.



DIL Z. INIVILEG	Description	
0	Interrupt is requested at falling edge of NMI input	(
1	Interrupt is requested at rising edge of NMI input	
-		_

# 5.2.2 Interrupt Priority Registers A and B (IPRA, IPRB)

IPRA and IPRB are 8-bit readable/writable registers that control interrupt priority.

Rev. 3.00 Sep 27, 2006 pa

REJ0

lev Se pri of I cha inte rec **Priority level** Selects the pr of ITU channe interrupt requi **Priority level A2** Selects the priority leve ITU channel 0 interrupt **Priority level A3** Selects the priority level of WDT refresh controller interrupt reque **Priority level A4** Selects the priority level of IRQ<sub>4</sub> and IRQ interrupt requests **Priority level A5** Selects the priority level of IRQ2 and IRQ3 interrupt **Priority level A6** Selects the priority level of IRQ<sub>1</sub> interrupt requests

Pri

**Priority level A7**Selects the priority level of IRQ<sub>0</sub> interrupt requests

IPRA is initialized to H'00 by a reset and in hardware standby mode.

Rev. 3.00 Sep 27, 2006 page 96 of 872

REJ09B0325-0300



Bit 5: IPRA5	Description
0	IRQ <sub>2</sub> and IRQ <sub>3</sub> interrupt requests have priority level 0 (low priori
1	IRQ <sub>2</sub> and IRQ <sub>3</sub> interrupt requests have priority level 1 (high prior
Bit 4—Priority Bit 4: IPRA4	<b>Level A4 (IPRA4):</b> Selects the priority level of $IRQ_4$ and $IRQ_5$ into <b>Description</b>
Bit 4: IPRA4	Description
•	

IRQ, interrupt requests have priority level 0 (low priority)

IRQ, interrupt requests have priority level 1 (high priority)

Bit 6: IPRA6

Bit 3: IPRA3

0

1

0

1

Description

**Description** 

priority)


WDT and refresh controller interrupt requests have priority level 0

WDT and refresh controller interrupt requests have priority level 1

Bit 1: IPRA1	Description
0	ITU channel 1 interrupt requests have priority level 0 (low priority) (I
1	ITU channel 1 interrupt requests have priority level 1 (high priority)
Bit 0—Priority L	evel A0 (IPRA0): Selects the priority level of ITU channel 2 interrup

Bit 0: IPRA0 Description

Description
ITU channel 2 interrupt requests have priority level 0 (low priority) (I
ITU channel 2 interrupt requests have priority level 1 (high priority)



Priority level B7

Selects the priority level of ITU channel 3 interrupt requests

IPRB is initialized to H'00 by a reset and in hardware standby mode.

- . -

Rev. 3.00 Sep 27, 2006 pa REJ09

RENESAS

0	ITU channel 4 interrupt requests have priority level 0 (low priority) (l
1	ITU channel 4 interrupt requests have priority level 1 (high priority)
Bit 5—Prio	ority Level B5 (IPRB5): Selects the priority level of DMAC interrupt request and 1).

Bit 5: IPRB5	Description
0	DMAC interrupt requests (channels 0 and 1) have priority level 0 (lo
4	DMAC intermed to succeed (about also conside) become initial and 4 (b)

Description

Bit 6: IPRB6

	(1
DMAC interrupt requests (channels 0 and 1) have priority level 1	(h

Bit 4—Reserved: This bit can be written and read, but it does not affect interrupt prior

REJ09B0325-0300

Rev. 3.00 Sep 27, 2006 page 100 of 872

RENESAS

0	SCI1 interrupt requests have priority level 0 (low priority) (
1	SCI1 interrupt requests have priority level 1 (high priority)
Bit 1—P	riority Level B1 (IPRB1): Selects the priority level of A/D converter interru

Description

Bit 2: IPRB2

Bit 1: IPRB1 Description A/D converter interrupt requests have priority level 0 (low priority)

1	A/D converter interrupt requests have priority level 1 (high priority)
Bit 0—Reserved:	This bit can be written and read, but it does not affect interrupt price

В

Rev. 3.00 Sep 27, 2006 pag REJ09

Read/Write	_	_	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
	Reserv	ed bits			IRQ <sub>5</sub> to I	0 0	IRQ <sub>5</sub> to IR

interrupt request status

Note: \* Only 0 can be written, to clear flags.

ISR is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 and 6—Reserved:** Read-only bits, always read as 0.

Bits 5 to 0—IRQ, to IRQ, Flags (IRQ5F to IRQ0F): These bits indicate the status of IRQ<sub>0</sub> interrupt requests.

Bits 5 to 0:	
IRQ5F to IRQ0F	Description
0	[Clearing conditions] (In
	0 is written in IRQnF after reading the IRQnF flag when IRQnF = 1.
	IRQnSC = 0, IRQn input is high, and interrupt exception handling is
	IRQnSC = 1 and IRQn interrupt exception handling is carried out.
1	[Setting conditions]
	IRQnSC = 0 and $\overline{IRQn}$ input is low.
	IRQnSC = 1 and $\overline{IRQn}$ input changes from high to low.
Note: $n = 5 \text{ to } 0$	

REJ09B0325-0300



Reserved bits

 $\operatorname{IRQ}_5$  to  $\operatorname{IRQ}_0$  enable

These bits enable or disable IRQ $_5$  to IRO

IER is initialized to H'00 by a reset and in hardware standby mode.

**Bits 7 and 6—Reserved:** These bits can be written and read, but they do not enable o interrupts.

Bits 5 to 0—IRQ $_5$  to IRQ $_0$  Enable (IRQ5E to IRQ0E): These bits enable or disable IRQ $_0$  interrupts.

Bits 5 to 0: IRQ5E to IRQ0E	Description
0	IRQ₅ to IRQ₀ interrupts are disabled
1	IRQ <sub>5</sub> to IRQ <sub>0</sub> interrupts are enabled

Reserved bits	IRQ <sub>5</sub> to IRQ <sub>0</sub> sense control
	These bits select level sensing or fall
	sensing for IRQ <sub>5</sub> to IRQ <sub>0</sub> interrupts

R/W

R/W

R/W

R/W

R/W

ISCR is initialized to H'00 by a reset and in hardware standby mode.

R/W

Bits 7 and 6—Reserved: These bits can be written and read, but they do not select lev falling-edge sensing.

Bits 5 to 0—IRQ, to IRQ, Sense Control (IRQ5SC to IRQ0SC): These bits select w interrupts IRQ<sub>5</sub> to IRQ<sub>0</sub> are requested by level sensing of pins  $\overline{IRQ}_5$  to  $\overline{IRQ}_0$ , or by fallir

sensing.		
Bits 5 to 0: IRQ5SC to IRQ0SC	Description	
0	Interrupts are requested when $\overline{IRQ}_{\scriptscriptstyle{5}}$ to $\overline{IRQ}_{\scriptscriptstyle{0}}$ inputs are low	(1

Interrupts are requested by falling-edge input at  $\overline{IRQ}_5$  to  $\overline{IRQ}_0$ 

Read/Write

R/W



## **NMI**

NMI is the highest-priority interrupt and is always accepted, regardless of the states o bits in CCR. The NMIEG bit in SYSCR selects whether an interrupt is requested by the falling edge of the input at the NMI pin\*. NMI interrupt exception handling has vector

Note: \* For the H8/3048F-ONE (single power supply with flash memory), the NM be prohibited. For details, refer to section 18.8.4, NMI Input Disable Cond

## IRQ<sub>0</sub> to IRQ<sub>5</sub> Interrupts

These interrupts are requested by input signals at pins  $\overline{IRQ}_0$  to  $\overline{IRQ}_5$ . The IRQ<sub>0</sub> to IRQ have the following features.

- ISCR settings can select whether an interrupt is requested by the low level of the i
   IRQ<sub>0</sub> to IRQ<sub>s</sub>, or by the falling edge.
- IER settings can enable or disable the IRQ<sub>0</sub> to IRQ<sub>5</sub> interrupts. Interrupt priority le assigned by four bits in IPRA (IPRA7 to IPRA4).
- The status of IRQ₀ to IRQ₅ interrupt requests is indicated in ISR. The ISR flags can to 0 by software.

Figure 5.2 shows a block diagram of interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub>.

Rev. 3.00 Sep 27, 2006 pag

REJ0



Note: n = 5 to 0

Figure 5.2 Block Diagram of Interrupts IRQ, to IRQ,

Figure 5.3 shows the timing of the setting of the interrupt flags (IRQnF).




Figure 5.3 Timing of Setting of IRQnF

Interrupts IRQ<sub>0</sub> to IRQ<sub>5</sub> have vector numbers 12 to 17. These interrupts are detected reg whether the corresponding pin is set for input or output. When using a pin for external input, clear its DDR bit to 0 and do not use the pin for chip select output, refresh output input or output.

Rev. 3.00 Sep 27, 2006 page 106 of 872

REJ09B0325-0300



sent to the interrupt controller, and the I and OI bits are disregarded.

### 5.3.3 **Interrupt Vector Table**

Table 5.3 lists the interrupt sources, their vector addresses, and their default priority o default priority order, smaller vector numbers have higher priority. The priority of into than NMI can be changed in IPRA and IPRB. The priority order after a reset is the deshown in table 5.3.

Rev. 3.00 Sep 27, 2006 pag

REJ0

IRQ <sub>3</sub>		15	H'003C to H'003F	
IRQ₄		16	H'0040 to H'0043	IPRA4
IRQ₅		17	H'0044 to H'0047	<del></del>
Reserved	_	18	H'0048 to H'004B	<del></del>
		19	H'004C to H'004F	<del></del>
WOVI (interval timer)	Watchdog timer	20	H'0050 to H'0053	IPRA3
CMI (compare match)	Refresh controller	21	H'0054 to H'0057	
Reserved	_	22	H'0058 to H'005B	<del></del>
		23	H'005C to H'005F	<del></del>
IMIA0 (compare match/ input capture A0)	ITU channel 0	24	H'0060 to H'0063	IPRA2
IMIB0 (compare match/ input capture B0)	_	25	H'0064 to H'0067	_
OVI0 (overflow 0)	<u> </u>	26	H'0068 to H'006B	<del></del>
Reserved	_	27	H'006C to H'006F	<del></del>
IMIA1 (compare match/ input capture A1)	ITU channel 1	28	H'0070 to H'0073	IPRA1
IMIB1 (compare match/ input capture B1)	_	29	H'0074 to H'0077	_
OVI1 (overflow 1)	<del>_</del>	30	H'0078 to H'007B	

31

Rev. 3.00 Sep 27, 2006 page 108 of 872 REJ09B0325-0300

Reserved

RENESAS

H'007C to H'007F

IMIA4 (compare match/ input capture A4)	ITU channel 4	40	H'00A0 to H'00A
IMIB4 (compare match/ input capture B4)	_	41	H'00A4 to H'00A
OVI4 (overflow 4)	<u> </u>	42	H'00A8 to H'00A
Reserved	_	43	H'00AC to H'00A
DEND0A	DMAC	44	H'00B0 to H'00B
DEND0B	<del></del>	45	H'00B4 to H'00B
DEND1A	<del></del>	46	H'00B8 to H'00B
DEND1B	<del></del>	47	H'00BC to H'00E
Reserved	_	48	H'00C0 to H'00C
		49	H'00C4 to H'00C
		50	H'00C8 to H'00C
		51	H'00CC to H'000

Reserved

(compare match/input capture A3)

(compare match/input capture B3)

OVI3 (overflow 3)

IMIA3

IMIB3

Reserved

H'008C to H'008F

H'0090 to H'0093

H'0094 to H'0097

H'0098 to H'009B

H'009C to H'009F

IPRB7

IPRB6

IPRB5

Rev. 3.00 Sep 27, 2006 pag

REJ0

35

36

37

38

39

ITU channel 3

(transmit end 0)		ວວ	H 00DC to H 00DF	
ERI1 (receive error 1)	SCI channel 1	56	H'00E0 to H'00E3	IPRB2
RXI1 (receive data full 1)	_	57	H'00E4 to H'00E7	_
TXI1 (transmit data empty 1)	_	58	H'00E8 to H'00EB	_
TEI1 (transmit end 1)	_	59	H'00EC to H'00EF	=
ADI (A/D end)	A/D	60	H'00F0 to H'00F3	IPRB1
Note: * Lower 16	hite of the address	c		

Note: \* Lower 16 bits of the address.

NMI interrupts are always accepted except in the reset and hardware standby states\*. interrupts and interrupts from the on-chip supporting modules have their own enable by

requests are ignored when the enable bits are cleared to 0.

Note: \* For the H8/3048F-ONE (single power supply with flash memory), the NM

be prohibited. For details, refer to section 18.8.4, NMI Input Disable Cond

Table 5.4 UE, I, and UI Bit Settings and Interrupt Handling

SYSCR		CCR	
UE	I	UI	Description
1	0	_	All interrupts are accepted. Interrupts with priority level 1 priority.
	1	_	No interrupts are accepted except NMI.
0	0	_	All interrupts are accepted. Interrupts with priority level 1 priority.
_	1	0	NMI and interrupts with priority level 1 are accepted.
		1	No interrupts are accepted except NMI.

## UE = 1

Interrupts  $IRQ_0$  to  $IRQ_5$  and interrupts from the on-chip supporting modules can all be the I bit in the CPU's CCR. Interrupts are masked when the I bit is set to 1, and unmathe I bit is cleared to 0. Interrupts with priority level 1 have higher priority. Figure 5.4

flowchart showing how interrupts are accepted when UE = 1.




Figure 5.4 Process Up to Interrupt Acceptance when UE = 1

Rev. 3.00 Sep 27, 2006 page 112 of 872

REJ09B0325-0300

RENESAS

- pending. When an interrupt request is accepted, interrupt exception handling starts after exe
- current instruction has been completed. In interrupt exception handling, PC and CCR are saved to the stack area. The PC v
  - saved indicates the address of the first instruction that will be executed after the re interrupt service routine.
  - Next the I bit is set to 1 in CCR, masking all interrupts except NMI.
  - The vector address of the accepted interrupt is generated, and the interrupt service starts executing from the address indicated by the contents of the vector address.

### UE = 0

The I and UI bits in the CPU's CCR and the IPR bits enable three-level masking of IF interrupts and interrupts from the on-chip supporting modules.

Interrupt requests with priority level 0 are masked when the I bit is set to 1, and ar when the I bit is cleared to 0.

H'20, and IPRB is set to H'00 (giving IRQ, and IRQ, interrupt requests priority ov

• Interrupt requests with priority level 1 are masked when the I and UI bits are both are unmasked when either the I bit or the UI bit is cleared to 0. For example, if the interrupt enable bits of all interrupt requests are set to 1, IPRA

interrupts), interrupts are masked as follows: a. If I = 0, all interrupts are unmasked (priority order: NMI > IRQ<sub>3</sub> > IRQ<sub>3</sub> > IRQ<sub>4</sub> b. If I = 1 and UI = 0, only NMI,  $IRQ_3$ , and  $IRQ_3$  are unmasked.

- c. If I = 1 and UI = 1, all interrupts are masked except NMI.

Figure 5.5 shows the transitions among the above states.




Figure 5.5 Interrupt Masking State Transitions (Example)

Figure 5.6 is a flowchart showing how interrupts are accepted when UE = 0.

controller follows the priority order shown in table 5.3.

- If an interrupt condition occurs and the corresponding interrupt enable bit is set to 1 interrupt request is sent to the interrupt controller.
- When the interrupt controller receives one or more interrupt requests, it selects the priority request, following the IPR interrupt priority settings, and holds other request two or more interrupts with the same IPR setting are requested simultaneously, the
- The interrupt controller checks the I bit. If the I bit is cleared to 0, the selected inter is accepted regardless of its IPR setting, and regardless of the UI bit. If the I bit is so the UI bit is cleared to 0, only NMI and interrupts with priority level 1 are accepted requests with priority level 0 are held pending. If the I bit and UI bit are both set to NMI is accepted; all other interrupt requests are held pending.
- When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.
- In interrupt exception handling, PC and CCR are saved to the stack area. The PC vasaved indicates the address of the first instruction that will be executed after the retrieve interrupt service routine.
- The I and UI bits are set to 1 in CCR, masking all interrupts except NMI.
- The vector address of the accepted interrupt is generated, and the interrupt service r starts executing from the address indicated by the contents of the vector address.

Rev. 3.00 Sep 27, 2006 page 114 of 872 REJ09B0325-0300

RENESAS





Figure 5.6 Process Up to Interrupt Acceptance when UE = 0

Rev. 3.00 Sep 27, 2006 pag

REJO



Ξ

(6)

(7)

(12)

9

8

Interrupt Sequence (Mode 2, Two-State Access, Stack in External M Figure 5.7

Rev. 3.00 Sep 27, 2006 page 116 of 872 REJ09B0325-0300

Pre

Internal ser processing inst

Vector fetch

2.	Prefetch after the interrupt is accepted and prefetch of the first instruction ir interrupt service routine.
3.	Internal processing after the interrupt is accepted and internal processing a
4.	The number of states increases if wait states are inserted in external memo
5.	Example for DIVXS.W Rs,ERd and MULXS.W Rs,ERd
6.	Example for MOV.L @(d:24,ERs),ERd and MOV.L ERs,@(d:24,ERd)

No.

1

2

3

4

5

6

Total

Item

to stack

Vector fetch

Interrupt priority decision

Maximum number of states until end of current instruction

Saving PC and CCR

Instruction prefetch\*2

Internal processing\*3

Notes: 1. 1 state for internal interrupts.

2 States

1 to 27\*5 \*6

2\*1

8

8

8

4

31 to 57

Memory 2\*1

1 to 23\*5

4

4

4

4

19 to 41

3 States

1 to 41\*6

2\*1

12\*4

12\*4

12\*4

43 to 83

4

2 States

1 to 23\*5

2\*1

4

4

4

4

19 to 41

Rev. 3.00 Sep 27, 2006 pag

REJ09

handling is carried out. If a higher-priority interrupt is also requested, however, interrupt handling for the higher-priority interrupt is carried out, and the lower-priority interrupt This also applies to the clearing of an interrupt flag.

Figure 5.8 shows an example in which an IMIEA bit is cleared to 0 in TIER of the ITU




Figure 5.8 Contention between Interrupt and Interrupt-Disabling Instruc

This type of contention will not occur if the interrupt is masked when the interrupt enal flag is cleared to 0.

The EEPMOV.B and EEPMOV.W instructions differ in their reaction to interrupt req

When the EEPMOV.B instruction is executing a transfer, no interrupts are accepted u transfer is completed, not even NMI.

When the EEPMOV.W instruction is executing a transfer, interrupt requests other than not accepted until the transfer is completed. If NMI is requested, NMI exception hand a transfer cycle boundary. The PC value saved on the stack is the address of the next i Programs should be coded as follows to allow for NMI interrupts during EEPMOV.W

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

## 5.5.4 Usage Notes on External Interrupts

The IRQnF flag specification calls for the flag to be cleared by writing 0 to it after it I while set to 1. However, it is possible for the IRQnF flag to be cleared by mistake simulating 0 to it, irrespective of whether it has been read while set to 1, with the result the exception handling is not executed. This occurs when the following conditions are full

- Setting conditions
  - 1. Multiple external interrupts (IRQa, IRQb) are being used.
  - 2. Different clearing methods are being used: clearing by writing 0 for the IRQaF clearing by hardware for the IRQbF flag.
  - 3. A bit manipulation instruction is used on the IRQ status register to clear the IR else ISR is read as a byte unit, the IRQaF flag bit is cleared, and the values rea bits are written as a byte unit.



clears in error during ISR write for occurrence condition 2 and interrupt processing is n out. However, if IRQbF flag reaches 0 between occurrence conditions 1 and 2, IRQbF not clear in error.




Figure 5.9 IRQnF Flag When Interrupt Processing Is Not Conducted

MOV.B ROL,@ISR

**Countermeasure 2:** During IRQb interrupt exception processing, carry out IRQbF fladummy processing.

For example, if b = 1

```
IRQB MOV.B #HFD,R0L
MOV.B R0L,@ISR
:
```

## 5.5.5 Notes on Non-Maskable Interrupts (NMI)

NMI is an exception processing that can be executed by the interrupt controller and C chip internal circuits are operating normally under a specified electrical characteristics is executed when the circuits are not operating normally due to some factors such as abnormal interrupt of input to the pins (runaway execution), the operation will not be

## **Incorrect NMI Operation Factors: Software**

system may not operate as expected.

- When an interrupt exception processing is executed in an H8/300H CPU, it is assustance stack pointer (SP(ER7)) has already been set by software, and that the stack pointer points to the stack area set in a system such as RAM. If the program is in a runawathe stack pointer may be overflowed and updated illegally. Therefore, normal open not be guaranteed.
- 2. Requests for NMIs can be accepted on the rising or falling edge of a pin. Acceptar rising or falling edge depends on the setting of the bit NMIEG in the system control (SYSCR). It is necessary for the customer to set the bit according to the designated When the program is in a runaway execution, this bit may be rewritten illegally. T

Rev. 3.00 Sep 27, 2006 pag REJ0



execution will resume after the reset exception processing has been executed.

## **Incorrect NMI Operation Factors: Abnormal Interrupts Input to the Chip Pins**

If an abnormal interrupt which was not specified in the electrical characteristics is inpuduring a chip operation, the chip may be destroyed. In this case, the operation of the chip be guaranteed.

When an abnormal interrupt has been input to a pin, the chip may not be destroyed; how internal circuits of the chip may partially or wholly malfunction, and the CPU may enter unimagined undefined state when the CPU was designed. If this occurs, it will be important to operation of the chip by external pins other than the external reset and stand and the operation of the NMI will not be guaranteed. In this case, after some specified seen input to the pins, input an external reset so that the chip can enter the normal progression state again.

Rev. 3.00 Sep 27, 2006 page 122 of 872

REJ09B0325-0300

A bus arbitration function of the bus controller controls the operation of the DMA cor (DMAC) and refresh controller. The bus controller can also release the bus to an extended at the controller can be used to be used to

## **6.1.1** Features

Features of the bus controller are listed below.

- Independent settings for address areas 7 to 0
  - 128-kbyte areas in 1-Mbyte modes; 2-Mbyte areas in 16-Mbyte modes.
  - Chip select signals ( $\overline{CS}_7$  to  $\overline{CS}_0$ ) can be output for areas 7 to 0.
  - Areas can be designated for 8-bit or 16-bit access.
  - Areas can be designated for two-state or three-state access.
- Four wait modes
  - Programmable wait mode, pin auto-wait mode, and pin wait modes 0 and 1 can
  - Zero to three wait states can be inserted automatically.
- Bus arbitration function
  - A built-in bus arbiter arbitrates the bus right to the CPU, DMAC, refresh contrexternal bus master.




Figure 6.1 Block Diagram of Bus Controller

Rev. 3.00 Sep 27, 2006 page 124 of 872

REJ09B0325-0300

High write	HWR	Output	Strobe signal indicating writing to external address space, with val the upper data bus (D <sub>15</sub> to D <sub>8</sub> )
Low write	LWR	Output	Strobe signal indicating writing to external address space, with val the lower data bus $(D_7 \text{ to } D_0)$
Wait	WAIT	Input	Wait request signal for access to three-state-access areas
Bus request	BREQ	Input	Request signal for releasing the external device

Output

Output

RD

BACK

Read

Bus acknowledge

on the address bus

Strobe signal indicating reading external address space

Acknowledge signal indicating th released to an external device

Rev. 3.00 Sep 27, 2006 pag REJ09

H'FFEC	Bus width control register	ABWCR	R/W
H'FFED	Access state control register	ASTCR	R/W
H'FFEE	Wait control register	WCR	R/W
H'FFEF	Wait state controller enable register	WCER	R/W
H'FFF3	Bus release control register	BRCR	R/W
H'FF5F	Chip select control register	CSCR	R/W

### 6.2 **Register Descriptions**

Note:

#### 6.2.1 **Bus Width Control Register (ABWCR)**

Lower 16 bits of the address.

Bit	_	7	6	5	4	3	2	1
		ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1
Initial Mod	es 1, 3, 5, 6	3 1	1	1	1	1	1	1
value \ Mod	es 2, 4, 7	0	0	0	0	0	0	0
Read/Write		R/W						

ABWCR is an 8-bit readable/writable register that selects 8-bit or 16-bit access for each

H'FF H'FF H'F3 H'FF

H'FE H'0F

Bits selecting bus width for each area

When ABWCR contains H'FF (selecting 8-bit access for all areas), the chip operates in mode: the upper data bus (D<sub>15</sub> to D<sub>8</sub>) is valid, and port 4 is an input/output port. When a

bit is cleared to 0 in ABWCR, the chip operates in 16-bit bus mode with a 16-bit data b D<sub>0</sub>). In modes 1, 3, 5, and 6 ABWCR is initialized to H'FF by a reset and in hardware s mode. In modes 2, 4, and 7 ABWCR is initialized to H'00 by a reset and in hardware st mode. ABWCR is not initialized in software standby mode.

Rev. 3.00 Sep 27, 2006 page 126 of 872 REJ09B0325-0300

ABWCR specifies the bus width of external memory areas. The bus width of on-chip internal I/O registers is fixed and does not depend on ABWCR settings. These settings therefore meaningless in single-chip mode (mode 7).

# 6.2.2 Access State Control Register (ASTCR)

ASTCR is an 8-bit readable/writable register that selects whether each area is accessed states or three states.

Bit	7	6	5	4	3	2	1
	AST7	AST6	AST5	AST4	AST3	AST2	AST1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

Bits selecting number of states for access to each area

ASTCR is initialized to HFF by a reset and in hardware standby mode. It is not initial software standby mode.

Bits 7 to 0—Areas 7 to 0 Access State Control (AST7 to AST0): These bits select v corresponding area is accessed in two or three states.

Bits 7 to 0: AST7 to AST0	Description	
0	Areas 7 to 0 are accessed in two states	
1	Areas 7 to 0 are accessed in three states	(

ASTCR specifies the number of states in which external areas are accessed. On-chip r internal I/O registers are accessed in a fixed number of states that does not depend on settings. These settings are therefore meaningless in single-chip mode (mode 7).



Rev. 3.00 Sep 27, 2006 pag REJ09

Reserved bits	

Read/Write

software standby mode.

WCR is initialized to H'F3 by a reset and in hardware standby mode. It is not initialized

R/W

Wait mode select 1/0

These bits select the wait mode

R/W

R/W

Wait count These bits s number of w inserted

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bit 3: WMS1	Bit 2: WMS0	Description	
0	0	Programmable wait mode	(
	1	No wait states inserted by wait-state	controller
1	0	Pin wait mode 1	
	1	Pin auto-wait mode	

Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1, WMS0): These bits select the wai

Bits 1 and 0—Wait Count 1 and 0 (WC1, WC0): These bits select the number of wa inserted in access to external three-state-access areas.

Bit 1: WC1	Bit 0: WC0	Description
0	0	No wait states inserted by wait-state controller
	1	1 state inserted
1	0	2 states inserted
	1	3 states inserted (li
	·	

Rev. 3.00 Sep 27, 2006 page 128 of 872 REJ09B0325-0300

Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Wait-state	e controll	or onablo	7 to 0	

These bits enable or disable wait-state control

software standby mode.

Bits 7 to 0—Wait-State Controller Enable 7 to 0 (WCE7 to WCE0): These bits e

WCER is initialized to H'FF by a reset and in hardware standby mode. It is not initiali

Bits 7 to 0—Wait-State Controller Enable 7 to 0 (WCE7 to WCE0): These bits en disable wait-state control of external three-state-access areas.

Bits 7 to 0: WCE7 to WCE0	Description	
0	Wait-state control disabled (pin wait mode 0)	
1	Wait-state control enabled	(

Since WCER enables or disables wait-state control of external three-state-access areas settings are meaningless in single-chip mode (mode 7).

Read/	Modes 1, 2, 5, 7	_	_	_	_	_
Write	Modes 3, 4, 6	R/W	R/W	R/W	_	_
		Address : These bits PA <sub>4</sub> to be A <sub>21</sub> addre	enable Pused for A	A <sub>6</sub> to	Reserve	ed bits

BRCR is initialized to H'FE by a reset and in hardware standby mode. It is not initialize software standby mode.

**Bus rele** 

Enables of release o an extern

(Ir

Bit 7: A23E

Bit 7—Address 23 Enable (A23E): Enables PA<sub>4</sub> to be used as the A<sub>23</sub> address output p 0 in this bit enables A<sub>23</sub> address output from PA<sub>4</sub>. In modes other than 3, 4, and 6 this bit

		Į.
0	PA <sub>4</sub> is the A <sub>23</sub> address output pin	
1	PA, is the PA,/TP,/TIOCA, input/output pin	(Ir
Bit 6—Addres	ss 22 Enable (A22E): Enables PA <sub>5</sub> to be used as the A <sub>22</sub> add	dress output r

0 in this bit enables A<sub>22</sub> address output from PA<sub>5</sub>. In modes other than 3, 4, and 6 this bit

modified and PA, has its ordinary input/output functions. Bit 6: A22E Description

modified and PA<sub>4</sub> has its ordinary input/output functions.

Description

0	$PA_5$ is the $A_{22}$ address output pin
1	PA <sub>5</sub> is the PA <sub>5</sub> /TP <sub>5</sub> /TIOCB <sub>1</sub> input/output pin

Rev. 3.00 Sep 27, 2006 page 130 of 872 REJ09B0325-0300



Bits 4 to 1—Reserved: Read-only bits, always read as 1.

Bit 0—Bus Release Enable (BRLE): Enables or disables release of the bus to an ext

Bit 0: BRLE	Description
0	The bus cannot be released to an external device; $\overline{\text{BREQ}}$ and $\overline{\text{BA}}$ used as input/output pins
1	The bus can be released to an external device

Bit	7	6	5	4	3	2	1
	CS7E	CS6E	CS5E	CS4E	_	_	_
Initial value	0	0	0	0	1	1	1
Read/Write	R/W	R/W	R/W	R/W	_	_	_
Chip select 7 to 4 enable						Reserv	ed bits

CSCR is initialized to H'0F by a reset and in hardware standby mode. It is not initialize software standby mode.

These bits enable or disable chip select signal output

Bits 7 to 4—Chip Select 7 to 4 Enable (CS7E to CS4E): These bits enable or disable the corresponding chip select signal.

Bit n: CSnE	Description	
0	Output of chip select signal CS <sub>n</sub> is disabled	(1
1	Output of chip select signal CS <sub>n</sub> is enabled	
Note: $n = 7 \text{ to } 4$		

Bits 3 to 0—Reserved: Read-only bits, always read as 1.




Figure 6.2 Access Area Map for Modes 1 to 6

				1	16
			1	0	16
				1	16
	0	_	_	_	8
	1	0	_	_	8
		1	0	0	8
				1	8
			1	0	8
				1	8
ote:	n = 0 to 7				

Pin wait mode

Programmable

Pin wait mode

Pin auto-wait r

Pin wait mode

Programmable Disabled

Pin wait mode Pin auto-wait r

Disabled

Disabled

16

16

0

3

3

3

3

3

2

3

3

3

3

No

1

1

0

Rev. 3.00 Sep 27, 2006 page 134 of 872 REJ09B0325-0300

In the expanded modes with on-chip ROM disabled, a reset leaves pin  $\overline{CS}_0$  in the outp pins  $\overline{CS}_3$  to  $\overline{CS}_1$  in the input state. To output chip select signals  $\overline{CS}_3$  to  $\overline{CS}_1$ , the corresp bits must be set to 1. In the expanded modes with on-chip ROM enabled, a reset leave  $\overline{CS}_0$  in the input state. To output chip select signals  $\overline{CS}_3$  to  $\overline{CS}_0$ , the corresponding DD be set to 1. For details see section 9, I/O Ports.

**Output of \overline{CS}\_7 to \overline{CS}\_4:** Output of  $\overline{CS}_7$  to  $\overline{CS}_4$  is enabled or disabled in the chip select c register (CSCR). A reset leaves pins  $\overline{CS}_7$  to  $\overline{CS}_4$  in the input state. To output chip select to  $\overline{CS}_4$ , the corresponding CSCR bits must be set to 1. For details see section 9, I/O Po




Figure 6.3  $\overline{CS}_n$  Output Timing (n = 7 to 0)

When the on-chip ROM, on-chip RAM, and internal I/O registers are accessed,  $\overline{CS}_7$  are remain high. The  $\overline{CS}_n$  signals are decoded from the address signals. They can be used select signals for SRAM and other devices.

Table 6.4 indicates how the two parts of the data bus are used under different access co

Table 6.4 Access Conditions and Data Bus Usage

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D <sub>15</sub> to D <sub>8</sub> )	Lower D
8-bit-access	_	Read	_	RD	Valid	Invalid
area		Write		HWR	_	Undeter
16-bit-access	Byte	Read	Even	RD	Valid	Invalid
area			Odd	_	Invalid	Valid
		Write	Even	HWR	Valid	Undeter
			Odd	LWR	Undetermined data	Valid
	Word	Read	_	RD	Valid	Valid
		Write	_	HWR, LWR	Valid	Valid

Note: Undetermined data means that unpredictable data is output.

Invalid means that the bus is in the input state and the input is ignored.

Rev. 3.00 Sep 27, 2006 page 136 of 872 REJ09B0325-0300






Figure 6.4 Bus Control Signal Timing for 8-Bit, Three-State-Access An

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure 6.5 Bus Control Signal Timing for 8-Bit, Two-State-Access Are

Rev. 3.00 Sep 27, 2006 page 138 of 872

REJ09B0325-0300




Figure 6.6 Bus Control Signal Timing for 16-Bit, Three-State-Access Are (Byte Access to Even Address)

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure 6.7 Bus Control Signal Timing for 16-Bit, Three-State-Access Area (Byte Access to Odd Address)

Rev. 3.00 Sep 27, 2006 page 140 of 872

REJ09B0325-0300




Figure 6.8 Bus Control Signal Timing for 16-Bit, Three-State-Access Are (Word Access)




Figure 6.9 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (Byte Access to Even Address)

Rev. 3.00 Sep 27, 2006 page 142 of 872

REJ09B0325-0300




Figure 6.10 Bus Control Signal Timing for 16-Bit, Two-State-Access Are (Byte Access to Odd Address)




Figure 6.11 Bus Control Signal Timing for 16-Bit, Two-State-Access Area (Word Access)

Rev. 3.00 Sep 27, 2006 page 144 of 872

REJ09B0325-0300

1	0	0	Enabled	Programmable w
		1	Enabled	No wait states
	1	0	Enabled	Pin wait mode 1
		1	Enabled	Pin auto-wait mo
N			•	-

Disabled

Note: n = 7 to 0

0

## Wait Mode in Areas Where Wait-State Controller is Disabled

External three-state access areas in which the wait-state controller is disabled (ASTn = 0) operate in pin wait mode 0. The other wait modes are unavailable. The settings of be and WMS0 are ignored in these areas.

**Pin Wait Mode 0:** Wait states can only be inserted by  $\overline{WAIT}$  pin control. During acceexternal three-state-access area, if the  $\overline{WAIT}$  pin is low at the fall of the system clock state, a wait state  $(T_w)$  is inserted. If the  $\overline{WAIT}$  pin remains low, wait states continue tuntil the  $\overline{WAIT}$  signal goes high. Figure 6.12 shows the timing.

Pin wait mode 0




Figure 6.12 Pin Wait Mode 0

## Wait Modes in Areas Where Wait-State Controller is Enabled

External three-state access areas in which the wait-state controller is enabled (ASTn = 1) can operate in pin wait mode 1, pin auto-wait mode, or programmable wait mode, as bits WMS1 and WMS0. Bits WMS1 and WMS0 apply to all areas, so all areas in which state controller is enabled operate in the same wait mode.

**Pin Wait Mode 1:** In all accesses to external three-state-access areas, the number of w  $(T_w)$  selected by bits WC1 and WC0 are inserted. If the WAIT pin is low at the fall of t clock  $(\phi)$  in the last of these wait states, an additional wait state is inserted. If the WAIT remains low, wait states continue to be inserted until the WAIT signal goes high.

Pin wait mode 1 is useful for inserting four or more wait states, or for inserting differer of wait states for different external devices.

If the wait count is 0, this mode operates in the same way as pin wait mode 0.

Rev. 3.00 Sep 27, 2006 page 146 of 872

REJ09B0325-0300




Figure 6.13 Pin Wait Mode 1




Figure 6.14 Pin Auto-Wait Mode

Rev. 3.00 Sep 27, 2006 page 148 of 872

REJ09B0325-0300




Figure 6.15 Programmable Wait Mode




Figure 6.16 Wait Mode Settings (Example)

Rev. 3.00 Sep 27, 2006 page 150 of 872

REJ09B0325-0300



A 256-kword × 16-bit EPROM is connected to area 0. This device is accessed in three 16-bit bus.

Two 32-kword × 8-bit SRAM devices (SRAM1 and SRAM2) are connected to area 1 devices are accessed in two states via a 16-bit bus.

One 32-kword  $\times$  8-bit SRAM (SRAM3) is connected to area 2. This device is accesse bus, using three-state access with an additional wait state inserted in pin auto-wait mo




Figure 6.17 Memory Map (Example)

Rev. 3.00 Sep 27, 2006 pag REJ09






Figure 6.18 Interconnections with Memory (Example)

Rev. 3.00 Sep 27, 2006 page 152 of 872

REJ09B0325-0300

The bus arbiter checks whether the bus request signal from a bus master is active or in returns an acknowledge signal to the bus master if the bus request signal is active. Wh more bus masters request the bus, the highest-priority bus master receives an acknowl The bus master that receives an acknowledge signal can continue to use the bus until t acknowledge signal is deactivated.

The bus master priority order is:

(High) External bus master > refresh controller > DMAC > CPU (Lo

The bus arbiter samples the bus request signals and determines priority at all times, but always grant the bus immediately, even when it receives a bus request from a bus mass higher priority than the current bus master. Each bus master has certain times at which release the bus to a higher-priority bus master.

#### **CPU**

The CPU is the lowest-priority bus master. If the DMAC, refresh controller, or an extermaster requests the bus while the CPU has the bus right, the bus arbiter transfers the bus master that requested it. The bus right is transferred at the following times:

- The bus right is transferred at the boundary of a bus cycle. If word data is accessed
  consecutive byte accesses, however, the bus right is not transferred between the twaccesses.
- If another bus master requests the bus while the CPU is performing internal operate executing a multiply or divide instruction, the bus right is transferred immediately continues its internal operations.
- If another bus master requests the bus while the CPU is in sleep mode, the bus right transferred immediately.



the read cycle and the write cycle.

There is a priority order among the DMAC channels. For details see section 8.4.9, DM Multiple-Channel Operation.

#### **Refresh Controller**

When a refresh cycle is requested, the refresh controller requests the bus right from the When the refresh cycle is completed, the refresh controller releases the bus. For details 7, Refresh Controller.

#### **External Bus Master**

the low output state.


When the BRLE bit is set to 1 in BRCR, the bus can be released to an external bus mast external bus master has highest priority, and requests the bus right from the bus arbiter the  $\overline{BREQ}$  signal low. Once the external bus master gets the bus, it keeps the bus right  $\overline{BREQ}$  signal goes high. While the bus is released to an external bus master, the H8/304 holds the address bus and data bus control signals ( $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$ ) in the hi impedance state, holds the chip select signals high ( $\overline{CS}_n$ : n = 7 to 0), and holds the  $\overline{BAC}$ 

The bus arbiter samples the  $\overline{BREQ}$  pin at the rise of the system clock ( $\phi$ ). If  $\overline{BREQ}$  is lost released to the external bus master at the appropriate opportunity. The  $\overline{BREQ}$  signal held low until the  $\overline{BACK}$  signal goes low.

When the  $\overline{BREQ}$  pin is high in two consecutive samples, the  $\overline{BACK}$  signal is driven high the bus-release cycle.

Rev. 3.00 Sep 27, 2006 page 154 of 872





- 1 Low  $\overline{\mathsf{BREQ}}$  signal is sampled at rise of  $\mathsf{T}_1$  state.
- 2 BACK signal goes low at end of CPU read cycle, releasing bus right to external bus mass BREQ pin continues to be sampled while bus is released to external bus master.
- 4, 5 High BREQ signal is sampled twice consecutively.
- BACK signal goes high, ending bus-release cycle.

Note: n = 7 to 0

Figure 6.19 External-Bus-Released State (Two-State-Access Area, During Re

Rev. 3.00 Sep 27, 2006 pag

REJ09

ABWCR, ASTCR, and WCER Write Timing

Data written to ABWCR, ASTCR, or WCER takes effect starting from the next bus cy-6.20 shows the timing when an instruction fetched from area 0 changes area 0 from thr access to two-state access.




Figure 6.20 ASTCR Write Timing

Rev. 3.00 Sep 27, 2006 page 156 of 872

REJ09B0325-0300




Figure 6.21 DDR Write Timing

# **BRCR Write Timing**

Data written to switch between  $A_{23}$ ,  $A_{22}$ , or  $A_{21}$  output and generic input or output take starting from the  $T_3$  state of the BRCR write cycle. Figure 6.22 shows the timing when changed from generic input to  $A_{23}$ ,  $A_{22}$ , or  $A_{21}$  output.




Figure 6.22 BRCR Write Timing

Rev. 3.00 Sep 27, 2006 pag REJ09

#### 0.4.4 Transition 10 Software Standby Mode

If contention occurs between a transition to software standby mode and a bus request frexternal bus master, the bus may be released for one state just before the transition to set standby mode (see figure 6.23). When using software standby mode, clear the BRLE by BRCR before executing the SLEEP instruction.




Figure 6.23 Contention between Bus-Released State and Software Standby

Rev. 3.00 Sep 27, 2006 page 158 of 872

REJ09B0325-0300

A maximum 128 kbytes can be connected in modes 1, 2, and 5 (1-Mbyte modes). A n 2 Mbytes can be connected in modes 3, 4, and 6 (16-Mbyte modes).

Systems that do not need to refresh DRAM or pseudo-static RAM can use the refresh an 8-bit interval timer.

When the refresh controller is not used, it can be independently halted to conserve por details see section 20.6, Module Standby Function.

#### 7.1.1 Features

The refresh controller can be used for one of three functions: DRAM refresh control, RAM refresh control, or 8-bit interval timing. Features of the refresh controller are lis

Features as a DRAM Refresh Controller:

- Enables direct connection of 16-bit-wide DRAM
- Selection of 2<del>CAS</del> or 2<del>WE</del> mode
- Selection of 8-bit or 9-bit column address multiplexing for DRAM address input Examples:
  - 1-Mbit DRAM: 8-bit row address × 8-bit column address
  - 4-Mbit DRAM: 9-bit row address × 9-bit column address

  - 4-Mbit DRAM: 10-bit row address × 8-bit column address
- CAS-before-RAS refresh control
- Software-selectable refresh interval
- Software-selectable self-refresh mode
- Wait states can be inserted.



- Refresh timer counter (RTCNT) can be used as an 8-bit up-counter
- Selection of seven counter clock sources:  $\phi/2$ ,  $\phi/8$ ,  $\phi/32$ ,  $\phi/128$ ,  $\phi/512$ ,  $\phi/2048$ ,  $\phi/40$
- Interrupts can be generated by compare match between RTCNT and the refresh tim register (RTCOR)

Rev. 3.00 Sep 27, 2006 page 160 of 872

REJ09B0325-0300




Figure 7.1 Block Diagram of Refresh Controller

Rev. 3.00 Sep 27, 2006 pag REJ09



					used to refresh DRAM ar
=	HWR	Upper write/upper column address strobe	UW/UCAS	Output	Connects to the UW pin DRAM or UCAS pin of 20
	LWR	Lower write/lower column	LW/LCAS	Output	Connects to the LW pin of DRAM or LCAS pin of 20

CAS/WE

RAS

Output

Output

Connects to the CAS pin DRAM or WE pin of 2CA

Connects to the  $\overline{RAS}$  pin

# 7.1.4 Register Configuration

write enable

RD

 $\overline{\text{CS}}_{\scriptscriptstyle 3}$ 

Table 7.2 summarizes the refresh controller's registers.

Table 7.2 Refresh Controller Registers


Column address strobe/

Row address strobe

Address*	ddress* Name		R/W	Ini
H'FFAC	Refresh control register	RFSHCR	R/W	H'C
H'FFAD	Refresh timer control/status register	RTMCSR	R/W	H'C
H'FFAE	Refresh timer counter	RTCNT	R/W	H'C
H'FFAF	Refresh time constant register	RTCOR	R/W	H'F

Note: \* Lower 16 bits of the address.

Rev. 3.00 Sep 27, 2006 page 162 of 872 REJ09B0325-0300



SRFMD PSRAME DRAME CAS/WE

0

R/W

0

R/W

0

R/W

Initial value

Read/Write

0

R/W

M9/M8

0

R/W

**RFSHE** 

0

R/W

Rev. 3.00 Sep 27, 2006 pag

REJ09

1

Refi ena



1 DRAM or PSRAM self-refresh is enabled in software standby mod

### Bit 6—PSRAM Enable (PSRAME) and

**Bit 5—DRAM Enable (DRAME):** These bits enable or disable connection of pseudo-and DRAM to area 3 of the external address space.

When DRAM or pseudo-static RAM is connected, the bus cycle and refresh cycle of ar of three states, regardless of the setting in the access state control register (ASTCR). If in ASTCR, wait states cannot be inserted.

When the PSRAME or DRAME bit is set to 1, bits 0, 2, 3, and 4 in RFSHCR and regis RTMCSR, RTCNT, and RTCOR are write-disabled, except that the CMF flag in RTM cleared by writing 0.

Bit 6: PSRAME	Bit 5: DRAME	Description
0	0	Can be used as an interval timer (In
		(DRAM and PSRAM cannot be directly conn
	1	DRAM can be directly connected
1	0	PSRAM can be directly connected
	1	Illegal setting

**Bit 4—Strobe Mode Select (CAS/WE):** Selects  $2\overline{CAS}$  or  $2\overline{WE}$  mode. The setting of the valid when PSRAME = 0 and DRAME = 1. This bit is write-disabled when the PSRAME DRAME bit is set to 1.

Description
2WE mode
2CAS mode

Rev. 3.00 Sep 27, 2006 page 164 of 872



**Bit 2—Refresh Pin Enable (RFSHE):** Enables or disables refresh signal output from pin. This bit is write-disabled when the PSRAME or DRAME bit is set to 1.

Bit 2: RFSHE	Description
0	Refresh signal output at the $\overline{\text{RFSH}}$ pin is disabled (the $\overline{\text{RFSH}}$ pin as a generic input/output port)
1	Refresh signal output at the RFSH pin is enabled

Bit 1—Reserved: Read-only bit, always read as 1.

Bit 0—Refresh Cycle Enable (RCYCE): Enables or disables insertion of refresh cycle

The setting of this bit is valid when PSRAME = 1 or DRAME = 1. When PSRAME = DRAME = 0, refresh cycles are not inserted regardless of the setting of this bit.

Bit 0: RCYCE	Description	
)	Refresh cycles are disabled	(
	Refresh cycles are enabled for area 3	

	Clock select 2 to 0	Reserved
	These bits select an	
	internal clock source	
	for input to RTCNT	
Con	npare match interrupt enable	
Ena	bles or disables the CMI interrupt req	uested by CMF
npare mat	ch flag	
	Ena	These bits select an internal clock source

R/W

# Status flag indicating that RTCNT has matched RTCOR

Note: \* Only 0 can be written, to clear the flag.

R/(W)\*

Bits 7 and 6 are initialized by a reset and in standby mode. Bits 5 to 3 are initialized by in hardware standby mode, but retain their previous values on transition to software sta

Bit 7—Compare Match Flag (CMF): This status flag indicates that the RTCNT and I values have matched.

Read/Write

Bit 7: CMF	Description
0	[Clearing condition]
	Cleared by reading CMF when CMF = 1, then writing 0 in CMF
1	[Setting condition]
	When RTCNT = RTCOR

R/W

R/W

R/W

Reserved b



Bits 5 to 3—Clock Select 2 to 0 (CKS2 to CKS0): These bits select an internal clock input to RTCNT. When used for refresh control, the refresh controller outputs a refresh periodic intervals determined by compare match between RTCNT and RTCOR. When interval timer, the refresh controller generates CMI interrupts at periodic intervals det compare match. These bits are write-disabled when the PSRAME bit or DRAME bit i

Bit 5: CKS2	Bit 4: CKS1	Bit 3: CKS0	Description
0	0	0	Clock input is disabled
		1	φ/2 clock source
	1	0	φ/8 clock source
		1	φ/32 clock source
1	0	0	φ/128 clock source
		1	φ/512 clock source
	1	0	φ/2048 clock source
		1	φ/4096 clock source

Bits 2 to 0—Reserved: Read-only bits, always read as 1.

Rev. 3.00 Sep 27, 2006 pag

REJ09

RTCNT is an up-counter that is incremented by an internal clock selected by bits CKS2 in RTMCSR. When RTCNT matches RTCOR (compare match), the CMF flag is set to RTCNT is cleared to H'00.

RTCNT is write-disabled when the PSRAME bit or DRAME bit is set to 1. RTCNT is to H'00 by a reset and in standby mode.

## 7.2.4 Refresh Time Constant Register (RTCOR)

RTCOR is an 8-bit readable/writable register that determines the interval at which RTC compare matched.

Bit	7	6	5	4	3	2	1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

in RTMCSR, and RTCNT is simultaneously cleared to H'00.

RTCOR and RTCNT are constantly compared. When their values match, the CMF flag

RTCOR is write-disabled when the PSRAME bit or DRAME bit is set to 1. RTCOR is to H'FF by a reset and in hardware standby mode. In software standby mode it retains i value.

Rev. 3.00 Sep 27, 2006 page 168 of 872



Table 7.3	Keiresn	Controller	Settin

SRFMD

**Register Settings** 

**RFSHCR** 

	PSRAME	Cleared to 0	Set to 1	Cleared
	DRAME	Set to 1	Cleared to 0	Cleared
	CAS/WE	Selects 2CAS or 2WE mode	_	_
	M9/M8	Selects column addressing mode	_	_
	RFSHE	Selects RFSH signal output	Selects RFSH signal output	Cleared
	RCYCE	Selects insertion of refresh cycles	Selects insertion of refresh cycles	_
RTCOR		Refresh interval	Refresh interval	Interrupt
RTMCSR	CKS2 to CKS0	setting	setting	setting
	CMF	Set to 1 when RTCNT = RTCOR	Set to 1 when RTCNT = RTCOR	Set to 1 RTCNT
	CMIE	Cleared to 0	Cleared to 0	Enables interrupt
P8DDR	P8₁DDR	Set to 1 ( $\overline{\text{CS}}_{_3}$ output)	Set to 1 ( $\overline{\text{CS}}_{_3}$ output)	Set to 0
ABWCR	ABW3	Cleared to 0	_	

DRAM Interface

mode

Selects self-refresh

Usage

Interval

Cleared

PSRAM Interface

Selects self-refresh

mode

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

To set up area 3 for connection to pseudo-static RAM, initialize RTCOR, RTMCSR, at RFSHCR in that order, setting bit PSRAME to 1 and clearing bit DRAME to 0. Set bit 1 in P8DDR to enable  $\overline{\text{CS}}_3$  output.

#### **Interval Timer**

When PSRAME = 0 and DRAME = 0, the refresh controller operates as an interval time setting RTCOR, select an input clock in RTMCSR and set the CMIE bit to 1. CMI into the requested at compare match intervals determined by RTCOR and bits CKS2 to CKS RTMCSR.

When setting RTCOR, RTMCSR, and RFSHCR, make sure that PSRAME = 0 and DR Writing is disabled when either of these bits is set to 1.

Rev. 3.00 Sep 27, 2006 page 170 of 872

REJ09B0325-0300




Figure 7.2 Refresh Request Interval (RCYCE = 1)

Refresh requests are generated at regular intervals as shown in figure 7.2, but the refresh to actually executed until the refresh controller gets the bus right.

Table 7.4 summarizes the relationship among area 3 settings, DRAM read/write cycle refresh cycles.

Table 7.4 Area 3 Settings, DRAM Access Cycles, and Refresh Cycles

Area 3 Settings	Read/Write Cycle by CPU or DMAC	Refresh Cycle	
2-state-access area (AST3 = 0)	3 states	3 states	
	Wait states cannot be inserted	<ul> <li>Wait states canno</li> </ul>	
3-state-access area (AST3 = 1)	3 states	3 states	
	<ul> <li>Wait states can be inserted</li> </ul>	Wait states can be	

To insert refresh cycles, set the RCYCE bit to 1 in RFSHCR. Figure 7.3 shows the statement for execution of refresh cycles.

When the first refresh request occurs after exit from the reset state or standby mode, the controller does not execute a refresh cycle, but goes into the refresh request pending sthis point when using a DRAM that requires a refresh cycle for initialization.

Rev. 3.00 Sep 27, 2006 pag REJ09







Figure 7.3 State Transitions for Refresh Cycle Execution

## **Address Multiplexing**

Address multiplexing depends on the setting of the  $M9/\overline{M8}$  bit in RFSHCR, as describe 7.5. Figure 7.4 shows the address output timing. Address output is multiplexed only in

Rev. 3.00 Sep 27, 2006 page 172 of 872 REJ09B0325-0300



 $A_{10}$ 

Figure 7.4 Multiplexed Address Output (Example without Wait State

Rev. 3.00 Sep 27, 2006 pag

REJ0

H8/3048B Group Pin	CAS/WE = 0 (2WE Mode)	CAS/WE = 1 (2CAS Me
HWR	ŪW	<u>UCAS</u>
LWR	LW	<u>LCAS</u>
RD	CAS	WE
CS₃	RAS	RAS

Figure 7.5 (1) shows the interface timing for 2WE DRAM. Figure 7.5 (2) shows the int timing for  $2\overline{CAS}$  DRAM.




Figure 7.5(1) DRAM Control Signal Output Timing (2WE Mode)

Rev. 3.00 Sep 27, 2006 page 174 of 872

REJ09B0325-0300




Figure 7.5(2) DRAM Control Signal Output Timing (2CAS Mode)

External bus master > refresh controller > DMA controller > CPU

# Refresh Cycle Priority Order

(High)

When there are simultaneous bus requests, the priority order is:

For details see section 6.3.7, Bus Arbiter Operation.

### **Wait State Insertion**

When bit AST3 is set to 1 in ASTCR, bus controller settings can cause wait states to be into bus cycles and refresh cycles. For details see section 6.3.5, Wait Modes.

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09


Table 7.7 Pin States in Software Standby Mode (1) (PSRAME = 0, DRAME = 1

Software Standby Mode

	SRFMD = 0		SRFMD = 1 (	self-refres	
Signal	CAS/WE = 0	CAS/WE = 1	CAS/WE = 0	CAS/W	
HWR	High-impedance	High-impedance	High	Low	
LWR	High-impedance	High-impedance	High	Low	
RD	High-impedance	High-impedance	Low	High	
$\overline{\text{CS}}_{\scriptscriptstyle 3}$	High	High	Low	Low	
RFSH	High	High	Low	Low	

Rev. 3.00 Sep 27, 2006 page 176 of 872





 $Figure \ 7.6 \quad Signal \ Output \ Timing \ in \ Self-Refresh \ Mode \ (PSRAME = 0, DRAME)$ 

address map. Figure 7.8 shows a setup procedure to be followed by a program for this of After power-up the DRAM must be refreshed to initialize its internal state. Initialization certain length of time, which can be measured by using an interrupt from another timer by counting the number of times RTMCSR bit 7 (CMF) is set. Note that no refresh cyclexecuted for the first refresh request after exit from the reset state or standby mode (the the CMF flag is set; see figure 7.3). When using this example, check the DRAM devices




Figure 7.7 Interconnections and Address Map for 2WE 1-Mbit DRAM (Exa

Rev. 3.00 Sep 27, 2006 page 178 of 872






Figure 7.8 Setup Procedure for 2WE 1-Mbit DRAM (1-Mbyte Mode

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure 7.9 Interconnections and Address Map for 2WE 4-Mbit DRAM (Exa

Rev. 3.00 Sep 27, 2006 page 180 of 872

REJ09B0325-0300




Figure 7.10 Setup Procedure for  $2\overline{WE}$  4-Mbit DRAM with 10-Bit Row Address Column Address (16-Mbyte Mode)

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure 7.11 Interconnections and Address Map for  $2\overline{\text{CAS}}$  4-Mbit DRAM (Explain 1) (Explain 2) (Ex

Rev. 3.00 Sep 27, 2006 page 182 of 872

REJ09B0325-0300




Figure 7.12 Setup Procedure for 2CAS 4-Mbit DRAM with 9-Bit Row Addres Column Address (16-Mbyte Mode)

# **Example 4: Connection to Multiple 4-Mbit DRAM Chips (16-Mbyte Mode)**

Figure 7.13 shows an example of interconnections to two 2CAS 4-Mbit DRAM chips corresponding address map. Up to four DRAM chips can be connected to area 3 by de upper address bits  $A_{19}$  and  $A_{20}$ .

Figure 7.14 shows a setup procedure to be followed by a program for this example. The this example has 9-bit row addresses and 9-bit column addresses. Both chips must be simultaneously, so the RFSH pin must be used.

Rev. 3.00 Sep 27, 2006 pag

REJ09






Figure 7.13 Interconnections and Address Map for Multiple 2CAS 4-Mbit DRA (Example)

Rev. 3.00 Sep 27, 2006 page 184 of 872






Figure 7.14 Setup Procedure for Multiple 2CAS 4-Mbit DRAM Chips with 9
Address and 9-Bit Column Address (16-Mbyte Mode)

#### 7.3.3 Pseudo-Static RAM Refresh Control

# Refresh Request Interval and Refresh Cycle Execution

The refresh request interval is determined as in a DRAM interface, by the settings of bits CKS2 to CKS0 in RTMCSR. The numbers of states required for pseudo-static RA read/write cycles and refresh cycles are the same as for DRAM (see table 7.4). The statement transitions are as shown in figure 7.3.

Rev. 3.00 Sep 27, 2006 pag REJ09






Figure 7.15 Pseudo-Static RAM Control Signal Output Timing

# **Refresh Cycle Priority Order**

When there are simultaneous bus requests, the priority order is:

External bus master > refresh controller > DMA controller > CPU (High)

For details see section 6.3.7, Bus Arbiter Operation.

### **Wait State Insertion**

When bit AST3 is set to 1 in ASTCR, the wait state controller (WSC) can insert wait st bus cycles and refresh cycles. For details see section 6.3.5, Wait Modes.

Rev. 3.00 Sep 27, 2006 page 186 of 872 REJ09B0325-0300

Table 7.8 Pin States in Software Standby Mode (2) (PSRAME = 1, DRAME =

	Software Standby Mode		
Signal	SRFMD = 0	SRFMD = 1 (Self-Refresh Mo	
<del>CS</del> ₃	High	High	
RD	High-impedance	High-impedance	
HWR	High-impedance	High-impedance	
LWR	High-impedance	High-impedance	
RFSH	High	Low	




Figure 7.16 Signal Output Timing in Self-Refresh Mode (PSRAME = 1, DRAME)

i scudo-static Kaivi may have separate OE and Kristi pins, of these may be combined. OE/RFSH pin. Figure 7.17 shows an example of a circuit for generating an OE/RFSH s Check the device characteristics carefully, and design a circuit that fits them. Figure 7. setup procedure to be followed by a program.




Figure 7.17 Interconnection to Pseudo-Static RAM with OE/RFSH Signal (Ex

Rev. 3.00 Sep 27, 2006 page 188 of 872






Figure 7.18 Setup Procedure for Pseudo-Static RAM

REJO

RTCNT values match. The compare match signal is generated in the last state in which match (when RTCNT is updated from the matching value to a new value). Accordingly RTCNT and RTCOR match, the compare match signal is not generated until the next c clock pulse. Figure 7.19 shows the timing.




Figure 7.19 Timing of Setting of CMF Flag

#### **Operation in Power-Down State**

The interval timer function operates in sleep mode. It does not operate in hardware star In software standby mode RTCNT and RTMCSR bits 7 and 6 are initialized, but RTM to 3 and RTCOR retain their settings prior to the transition to software standby mode.

Rev. 3.00 Sep 27, 2006 page 190 of 872 REJ09B0325-0300

RENESAS




Figure 7.20 Contention between RTCNT Write and Clear




Figure 7.21 Contention between RTCNT Write and Increment





Figure 7.22 Contention between RTCOR Write and Compare Match


#### **RTCNT Operation at Internal Clock Source Switchover**


Switching internal clock sources may cause RTCNT to increment, depending on the s timing. Table 7.9 shows the relation between the time of the switchover (by writing to to CKS0) and the operation of RTCNT.

The RTCNT input clock is generated from the internal clock source by detecting the f of the internal clock. If a switchover is made from a high clock source to a low clock case No. 3 in table 7.9, the switchover will be regarded as a falling edge, an RTCNT will be generated, and RTCNT will be incremented.









CKS bits

Notes: 1. Including switchovers from a low clock source to the halted state, and from

- state to a low clock source.

  2. Including switchover from the halted state to a high clock source.
- 2. Including switchest from the haired state to a high clock source
- 3. Including switchover from a high clock source to the halted state.
- 4. The switchover is regarded as a falling edge, causing RTCNT to increment

when using the DRAM or pseudo-static RAM refresh function, note the following poil

With the refresh controller, if directly connected DRAM or PSRAM is disconnected  $P8_0/\overline{RFSH}/\overline{IRQ}_0$  pin and the  $P8_1/\overline{CS}_2/\overline{IRQ}_1$  pin may both become low-level outputs simultaneously.

Note: When the DRAM enable bit (DRAME) or PSRAM enable bit (PSRAME) in refresh control register (RFSHCR) is cleared to 0 after being set to 1.




Figure 7.23 Operation when DRAM/PSRAM Connection Is Switched

- Refresh cycles are not executed while the bus is released, during software standby i when a bus cycle is greatly prolonged by insertion of wait states. When these condi other means of refreshing are required.
- If refresh requests occur while the bus is released, the first request is held and one r is executed after the bus-released state ends. Figure 7.24 shows the bus cycles in this

Rev. 3.00 Sep 27, 2006 page 196 of 872

REJ09B0325-0300



### Figure 7.24 Refresh Cycles when Bus Is Released

- If a bus cycle is prolonged by insertion of wait states, the first refresh request is he bus-released state.
  - If there is contention with a bus request from an external bus master when making to software standby mode, a one-state bus-released state may occur immediately b transition to software standby mode (see figure 7.25).

When using software standby mode, clear the BRLE bit to 0 in BRCR before exec SLEEP instruction.

When making a transition to self-refresh mode, the strobe waveform output may n guaranteed due to the same kind of contention. This, too, can be prevented by clea BRLE bit to 0 in BRCR.




Figure 7.25 Contention between Bus-Released State and Software Standby



Rev. 3.00 Sep 27, 2006 page 198 of 872 REJ09B0325-0300

RENESAS

details see section 20.6, Module Standby Function.

#### 8.1.1 Features

DMAC features are listed below.

- Selection of short address mode or full address mode
  - Short address mode:
  - 8-bit source address and 24-bit destination address, or vice versa
  - Maximum four channels available
  - Selection of I/O mode, idle mode, or repeat mode

Full address mode:

- 24-bit source and destination addresses
- Maximum two channels available
- Selection of normal mode or block transfer mode
- Directly addressable 16-Mbyte address space
- Selection of byte or word transfer
- Activation by internal interrupts, external requests, or auto-request (depending on mode)
  - 16-bit integrated timer unit (ITU) compare match/input capture interrupts (four
  - Serial communication interface (SCI channel 0) transmit-data-empty/receive-d interrupts
  - External requests
  - Auto-request

\_\_\_\_




Figure 8.1 Block Diagram of DMAC

Rev. 3.00 Sep 27, 2006 page 200 of 872

REJ09B0325-0300

RENESAS

Short	I/O mode						
address mode	Transfers one byte or one word						
mode	per request						
	<ul> <li>Increments or decrements the</li> </ul>						
	memory address by 1 or 2						
	• Executes 1 to 65,536 transfers						
	Idle mode						
	Transfers one byte or one word						
	per request						
	Holds the memory address fixed						
	Executes 1 to 65,536 transfers						
	Repeat mode						
	Transfers one byte or one word per request						

 Increments or decrements the memory address by 1 or 2

Executes a specified number (1 to 255) of transfers, then returns to the initial state and continues

Compare match/

input capture A

interrupts from ITU channels 0 to 3

Transmit-data-empty

24

Receive-data-full interrupt from SCI channel 0 24

External request

Rev. 3.00 Sep 27, 2006 pag

REJ09

- (1 to 65,536) of transfers continuously
- Selection of burst mode or cycle-steal mode
- External request
  - Transfers one byte or one word per request
  - Executes 1 to 65,536 transfers

#### Block transfer

- Transfers one block of a specified size per request
- Executes 1 to 65,536 transfersAllows either the source or
- Allows eitner the source or destination to be a fixed block area
- Block size can be 1 to 255 bytes or words

 Compare match/ input capture A 24

- interrupts from ITU channels 0 to 3
- External request

				Ů						
1	DMA re	equest 1	DRE	EQ,	Input	Е	xternal	reques	t for DM	A(
	Transfe	er end 1	TEN	ID₁	Output	Т	ransfer	end on	DMAC	ch

TEND<sub>0</sub>

Output

Transfer end on DMAC ch

Note: External requests cannot be made to channel A in short address mode.

#### **Register Configuration** 8.1.5

Transfer end 0

Table 8.3 lists the DMAC registers.

	H'FF2E	I/O address register 0B
		I/O address register ob
	H'FF2C	Execute transfer count register 0BH
	H'FF2D	Execute transfer count register 0BL
	H'FF2F	Data transfer control register 0B
1	H'FF30	Memory address register 1AR
	H'FF31	Memory address register 1AE
	H'FF32	Memory address register 1AH
	H'FF33	Memory address register 1AL
	H'FF36	I/O address register 1A
	H'FF34	Execute transfer count register 1AH
	H'FF35	Execute transfer count register 1AL
	H'FF37	Data transfer control register 1A
	H'FF38	Memory address register 1BR
	H'FF39	Memory address register 1BE
	H'FF3A	Memory address register 1BH
	H'FF3B	Memory address register 1BL
	H'FF3E	I/O address register 1B
	H'FF3C	Execute transfer count register 1BH
	H'FF3D	Execute transfer count register 1BL
	H'FF3F	Data transfer control register 1B
Note: *	The lowe	r 16 bits of the address are indicated
Rev. 3.00 REJ09B03	•	006 page 204 of 872

H'FF24

H'FF25

H'FF27

H'FF28

H'FF29

H'FF2A

H'FF2B

Execute transfer count register 0AH

Execute transfer count register 0AL

Data transfer control register 0A

Memory address register 0BR

Memory address register 0BE

Memory address register 0BH

Memory address register 0BL

ETCR0AH

ETCR0AL

DTCR0A

MAR0BR

MAR0BE

MAR0BH

MAR0BL

IOAR0B

ETCR0BH

ETCR0BL

DTCR0B

MAR1AR

MAR1AE

MAR1AH

MAR1AL

IOAR1A

ETCR1AH

ETCR1AL

DTCR1A

MAR1BR

MAR1BE

MAR1BH

MAR1BL

IOAR1B

ETCR1BH

ETCR1BL

DTCR1B

R/W

Ur

Ur

H'I

Ur

Ur

Ur

Ur

Ur

Ur

H'(

HΊ

Ur

Ur

Ur

Ur

Ur

Ur

H'(

HΊ

Ur

Ur

Ur

Ur

Ur

Ur H'(

0	1 1	DMAC channel 0 operates as one channel in full mode
	Other than above	DMAC channels 0A and 0B operate as two indep channels in short address mode
1	1 1	DMAC channel 1 operates as one channel in full mode
	Other than above	DMAC channels 1A and 1B operate as two independent channels in short address mode
8.2.1	Memory Address Re	visters (MAR)

Description

Channel

DISZA

D151A

A memory address register (MAR) is a 32-bit readable/writable register that specifies destination address. The transfer direction is determined automatically from the activa

An MAR consists of four 8-bit registers designated MARR, MARE, MARH, and MA of MARR are reserved: they cannot be modified and are always read as 1.


Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5
Initial value	1	1	1	1	1	1	1	1							Ur	dete	rmin	ed									
Read/Write	_	_		_	- RR		_	_	R/W	R/W	R/W	_	R/W		R/W	R/W	R/W	R/W	R/W	_	R/W	-	R/W	R/W	R/W	R/W	R/W
	_			,																,							

Source or destination address

An MAR functions as a source or destination address register depending on how the I activated: as a destination address register if activation is by a receive-data-full interru serial communication interface (SCI) (channel 0), and as a source address register other



destination address. The IOAR value is the lower 8 bits of the address. The upper 16 ad are all 1 (H'FFFF).



An IOAR functions as a source or destination address register depending on how the D activated: as a source address register if activation is by a receive-data-full interrupt fro (channel 0), and as a destination address register otherwise.

The IOAR value is held fixed. It is not incremented or decremented when a transfer is

The IOARs are not initialized by a reset or in standby mode.

# **8.2.3** Execute Transfer Count Registers (ETCR)

An execute transfer count register (ETCR) is a 16-bit readable/writable register that spenumber of transfers to be executed. These registers function in one way in I/O mode an mode, and another way in repeat mode.

Rev. 3.00 Sep 27, 2006 page 206 of 872


REJ09B0325-0300



In I/O mode and idle mode, ETCR functions as a 16-bit counter. The count is decreme

1 each time one transfer is executed. The transfer ends when the count reaches H'0000

### Repeat mode



In repeat mode, ETCRH functions as an 8-bit transfer counter and ETCRL holds the i count. ETCRH is decremented by 1 each time one transfer is executed. When ETCRH H'00, the value in ETCRL is reloaded into ETCRH and the same operation is repeated

The ETCRs are not initialized by a reset or in standby mode.

Rev. 3.00 Sep 27, 2006 pag

REJ09



Data transfe Enables or di data transfer					Data transfer se These bits selectransfer activation
<b>Data transfer size</b> Selects byte or word size				Enables	ansfer interrupt enable s or disables the CPU inter and of the transfer
	incre Selec incre	transfer ement/dec ets whether ment or de nemory ad ter			
			Repeat	enable	
			Selects	repeat	
			mode		

R/W

R/W

R/W

R/W

Read/Write

R/W

The DTCRs are initialized to H'00 by a reset and in standby mode.

Bit 7—Data Transfer Enable (DTE): Enables or disables data transfer on a channel. DTE bit is set to 1, the channel waits for a transfer to be requested, and executes the tra activated as specified by bits DTS2 to DTS0. When DTE is 0, the channel is disabled a accept transfer requests. DTE is set to 1 by reading the register when DTE is 0, then wi

R/W

R/W

Description
Data transfer is disabled. In I/O mode or idle mode, DTE is cleared the specified number of transfers have been completed. (Ir
Data transfer is enabled

If DTIE is set to 1, a CPU interrupt is requested when DTE is cleared to 0.

Rev. 3.00 Sep 27, 2006 page 208 of 872 REJ09B0325-0300

RENESAS

0	MAR is incremented after each data transfer
	• If DTSZ = 0, MAR is incremented by 1 after each transfer
	• If DTSZ = 1, MAR is incremented by 2 after each transfer
1	MAR is decremented after each data transfer
	• If DTSZ = 0, MAR is decremented by 1 after each transfer
	<ul> <li>If DTSZ = 1, MAR is decremented by 2 after each transfer</li> </ul>

MAR is not incremented or decremented in idle mode.

Description

Bit 5: DTID

mode.

Bit 4: RPE	Bit 3: DTIE	Description	
0	0	I/O mode	
	1		
1	0	Repeat mode	
	1	Idle mode	

Bit 4—Repeat Enable (RPE): Selects whether to transfer data in I/O mode, idle mod

Operations in these modes are described in sections 8.4.2, I/O Mode, 8.4.3, Idle Mode Repeat Mode.

**Bit 3—Data Transfer Interrupt Enable (DTIE):** Enables or disables the CPU interrequested when the DTE bit is cleared to 0.

Bit 3: DTIE	Description	
0	The DEND interrupt requested by DTE is disabled	
1	The DEND interrupt requested by DTE is enabled	



	1	0	Compare match/input capture A interruchannel 2
		1	Compare match/input capture A interruchannel 3
1	0	0	Transmit-data-empty interrupt from SC
		1	Receive-data-full interrupt from SCI ch
	1	0	Falling edge of DREQ input (channel E
			Transfer in full address mode (channel
	<del></del>	1	Low level of DREQ input (channel B)
			Transfer in full address mode (channel

channel 1

once. In that case the channels are activated in a priority order, highest-priority channel the priority order, see section 8.4.9, DMAC Multiple-Channel Operation.

The same internal interrupt can be selected as an activation source for two or more characteristics.


When a channel is enabled (DTE = 1), its selected DMAC activation source cannot ger CPU interrupt.

Rev. 3.00 Sep 27, 2006 page 210 of 872 REJ09B0325-0300



source address register of the transfer, and MARB as the destination address register.

An MAR consists of four 8-bit registers designated MARR, MARE, MARH, and MA of MARR are reserved: they cannot be modified and are always read as 1.




The MAR value is incremented or decremented each time one byte or word is transfer automatically updating the source or destination memory address. For details, see sect Data Transfer Control Registers (DTCR).

The MARs are not initialized by a reset or in standby mode.

# 8.3.2 I/O Address Registers (IOAR)

The I/O address registers (IOARs) are not used in full address mode.




ETCRB: Is not used in normal mode.

In normal mode ETCRA functions as a 16-bit transfer counter. The count is decrement each time one transfer is executed. The transfer ends when the count reaches H'0000. E not used.

Rev. 3.00 Sep 27, 2006 page 212 of 872

REJ09B0325-0300





Block transfer counter


In block transfer mode, ETCRAH functions as an 8-bit block size counter. ETCRAL l

initial block size. ETCRAH is decremented by 1 each time one byte or word is transfer the count reaches H'00, ETCRAH is reloaded from ETCRAL. Blocks consisting of an number of bytes or words can be transferred repeatedly by setting the same initial block in ETCRAH and ETCRAL.

In block transfer mode ETCRB functions as a 16-bit block transfer counter. ETCRB is decremented by 1 each time one block is transferred. The transfer ends when the count H'0000.

The ETCRs are not initialized by a reset or in standby mode.

RENESAS



DTCRA is initialized to H'00 by a reset and in standby mode.

or disables data transfer on the channel. When the DTME and DTE bits are both set to channel is enabled. If auto-request is specified, data transfer begins immediately. Other channel waits for transfers to be requested. When the specified number of transfers have completed, the DTE bit is automatically cleared to 0. When DTE is 0, the channel is didoes not accept transfer requests. DTE is set to 1 by reading the register when DTE is 0.

Bit 7—Data Transfer Enable (DTE): Together with the DTME bit in DTCRB, this b

Rev. 3.00 Sep 27, 2006 page 214 of 872

REJ09B0325-0300

writing 1.



DIL 0. D132	Description	
0	Byte-size transfer	
1	Word-size transfer	

# Bit 5—Source Address Increment/Decrement (SAID) and

Bit 4—Source Address Increment/Decrement Enable (SAIDE): These bits select v

transfer.		
Bit 5: SAID	Bit 4: SAIDE	Description
0	0	MARA is held fixed (
	1	MARA is incremented after each data transfer
		<ul> <li>If DTSZ = 0, MARA is incremented by 1 aft transfer</li> </ul>
		<ul> <li>If DTSZ = 1, MARA is incremented by 2 after transfer</li> </ul>
1	0	MARA is held fixed
	1	MARA is decremented after each data transfe
		<ul> <li>If DTSZ = 0, MARA is decremented by 1 a transfer</li> </ul>

source address register (MARA) is incremented, decremented, or held fixed during th

If DTSZ = 1, MARA is decremented by 2 a

transfer

address mode when DTS2A and DTS1A are both set to 1.

Bit 0—Data Transfer Select 0A (DTS0A): Selects normal mode or block transfer mo

Bit 0: DTS0A	Description	
0	Normal mode	(1
1	Block transfer mode	

Operations in these modes are described in sections 8.4.5, Normal Mode, and 8.4.6, Blo Transfer Mode.

Rev. 3.00 Sep 27, 2006 page 216 of 872

REJ09B0325-0300

RENESAS

Enables or disables data transfer, together with the DTE bit, and is cleared to 0 by an interrupt

Transfer mode select
Selects whether the
block area is the source
or destination in block
transfer mode

Destination address increment/decrement Destination address increment/decrement e

increment/decrement enable
These bits select whether
the destination address
register (MARB) is incremented,
decremented, or held fixed

during the data transfer

Data transfer : 2B to 0B
These bits sele

These bits sele transfer activat

DTCRB is initialized to H'00 by a reset and in standby mode.

Reserved bit

**Bit 7—Data Transfer Master Enable (DTME):** Together with the DTE bit in DTCI enables or disables data transfer. When the DTME and DTE bits are both set to 1, the enabled. When an NMI interrupt occurs DTME is cleared to 0, suspending the transfe CPU can use the bus. The suspended transfer resumes when DTME is set to 1 again. I

Transfer Mode.

DTME is set to 1 by reading the register while DTME = 0, then writing 1.

Bit 7: DTME Description

0 Data transfer is disabled (DTME is cleared to 0 when an NMI inter

1 Data transfer is enabled

information on operation in block transfer mode, see section 8.6.6, NMI Interrupts and

1	MARB is incremented after each data transfer
	<ul> <li>If DTSZ = 0, MARB is incremented by 1 after data transfer</li> </ul>
	<ul> <li>If DTSZ = 1, MARB is incremented by 2 after data transfer</li> </ul>
0	MARB is held fixed
1	MARB is decremented after each data transfer
	<ul> <li>If DTSZ = 0, MARB is decremented by 1 aft data transfer</li> </ul>

1

If DTSZ = 1, MARB is decremented by 2 aft

Bit 3—Transfer Mode Select (TMS): Selects whether the source or destination is the in block transfer mode.

Bit 3: TMS	Description	
0	Destination is the block area in block transfer mode	(Ir
1	Source is the block area in block transfer mode	

data transfer

Rev. 3.00 Sep 27, 2006 page 218 of 872

REJ09B0325-0300

		1	Cannot be used
	1	0	Falling edge of DREQ
		1	Low level input at DREQ
<ul><li>Block to</li><li>Bit 2:</li><li>DTS2B</li></ul>	ransfer mode  Bit 1:  DTS1B	Bit 0: DTS0B	Description
0	0	0	Compare match/input capture A interrupt channel 0
		1	Compare match/input capture A interrupt

Cannot be used

Cannot be used

Cannot be used

channel 1

channel 2

channel 3 Cannot be used

Cannot be used Falling edge of DREQ

Cannot be used

Auto-request (cycle-steal mode)

Compare match/input capture A interrupt

Compare match/input capture A interrupt

REJ09

1

0

1

0

1

0

1

0

1

1

1

The same internal interrupt can be selected to activate two or more channels. The chan activated in a priority order, highest priority first. For the priority order, see section 8. Multiple-Channel Operation.

0

1

0 1

0 1



mode	Idle mode	capture A interrupt from ITU channels 0 to 3		
	Repeat mode	Transmit-data-empty and receive-data-full interrupts from SCI channel 0	- ♥	
		External request	_	
Full address	Normal mode	Auto-request	•	
mode		External request	_	
	Block transfer mode	Compare match/input capture A interrupt from ITU channels 0 to 3	•	
		External request		
				_

Compare match/input

· Up to four chan

operate indeper Only the B char support externa

A and B channe

paired; up to tw are available Burst mode or o mode can be se auto-requests

I/O Mode

Short address

I/O mode

A summary of operations in these modes follows.

A CPU interrupt can be requested at completion of the designated number of transfers. address and one 8-bit address are specified. The transfer direction is determined automated

One byte or word is transferred per request. A designated number of these transfers are

from the activation source.

Idle Mode

One byte or word is transferred per request. A designated number of these transfers are A CPU interrupt can be requested at completion of the designated number of transfers. address and one 8-bit address are specified. The addresses are held fixed. The transfer

determined automatically from the activation source. Rev. 3.00 Sep 27, 2006 page 220 of 872 REJ09B0325-0300

RENESAS

#### Normal Mode

**Auto-request:** The DMAC is activated by register setup alone, and continues executi until the designated number of transfers have been completed. A CPU interrupt can be completion of the transfers. Both addresses are 24-bit addresses.

- Cycle-steal mode
  - The bus is released to another bus master after each byte or word is transferred.
- Burst mode

Unless requested by a higher-priority bus master, the bus is not released until the cumber of transfers have been completed.

**External request:** One byte or word is transferred per request. A designated number transfers are executed. A CPU interrupt can be requested at completion of the designated transfers. Both addresses are 24-bit addresses.

#### **Block Transfer Mode**

One block of a specified size is transferred per request. A designated number of block executed. At the end of each block transfer, one address is restored to its initial value. designated number of blocks have been transferred, a CPU interrupt can be requested addresses are 24-bit addresses.

in MAR to the address specified in IOAR otherwise.

Table 8.6 indicates the register functions in I/O mode.

Table 8.6 Register Functions in I/O Mode

	Function			
Register	Activated by SCI0 Receive- Data-Full Interrupt	Other Activation	Initial Setting	
23 0 MAR	Destination address register	Source address register	Destination or source address	
23 7 0 All 1s IOAR	Source address	Destination address	Source or destination	

register

Transfer

counter

0

Legend:

MAR: Memory address register

IOAR: I/O address register

15

ETCR: Execute transfer count register

**ETCR** 

MAR and IOAR specify the source and destination addresses. MAR specifies a 24-bit sedestination address, which is incremented or decremented as each byte or word is trans IOAR specifies the lower 8 bits of a fixed address. The upper 16 bits are all 1s. IOAR is incremented or decremented.

Rev. 3.00 Sep 27, 2006 page 222 of 872

REJ09B0325-0300



Ope

Incre

decr once trans

Held

Deci

once

trans H'00 reac trans

address

Number of

transfers

register

Transfer

counter




Figure 8.2 Operation in I/O Mode

The transfer count is specified as a 16-bit value in ETCR. The ETCR value is decreme each transfer. When the ETCR value reaches H'0000, the DTE bit is cleared and the truling the DTIE bit is set to 1, a CPU interrupt is requested at this time. The maximum trais 65,536, obtained by setting ETCR to H'0000.

Transfers can be requested (activated) by compare match/input capture A interrupts from thannels 0 to 3, transmit-data-empty and receive-data-full interrupts from SCI channels external request signals.






Figure 8.3 I/O Mode Setup Procedure (Example)

#### 8.4.3 Idle Mode

Idle mode can be selected independently for each channel.

One byte or word is transferred at each transfer request in idle mode. A designated num these transfers are executed. One address is specified in the memory address register (Nother in the I/O address register (IOAR). The direction of transfer is determined automater from the activation source. The transfer is from the address specified in IOAR to the adspecified in MAR if activated by an SCI channel 0 receive-data-full interrupt, and from address specified in MAR to the address specified in IOAR otherwise.

Table 8.7 indicates the register functions in idle mode.

Rev. 3.00 Sep 27, 2006 page 224 of 872 REJ09B0325-0300



	- !	!	register
}	All 1s	7 0	Source address register
	15	0 ETCR	Transfer counter

Legend:


MAR: Memory address register

IOAR: I/O address register

ETCR: Execute transfer count register

destination address. IOAR specifies the lower 8 bits of a fixed address. The upper 16 las. MAR and IOAR are not incremented or decremented.

Figure 8.4 illustrates how idle mode operates.



MAR and IOAR specify the source and destination addresses. MAR specifies a 24-bit

Figure 8.4 Operation in Idle Mode

register

address

register

Transfer

counter

Destination

Source or

address

destination

Number of

transfers

Rev. 3.00 Sep 27, 2006 pag REJ09

Hel

Dec

onc trar H'0 rea trar For the detailed settings see section 8.2.4, Data Transfer Control Registers (DTCR).

Figure 8.5 shows a sample setup procedure for idle mode.




Figure 8.5 Idle Mode Setup Procedure (Example)

MAR and ETCR are restored to their original values and operation continues. The direct transfer is determined automatically from the activation source. The transfer is from the specified in IOAR to the address specified in MAR if activated by an SCI channel 0 refull interrupt, and from the address specified in MAR to the address specified in IOAR

Table 8.8 indicates the register functions in repeat mode.

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

23	MAR		register	register	
23	All 1s	7 0	Source address register	Destination address register	Source or destination address
		7 0 ETCRH	Transfer counter	Transfer counter	Number of transfers
		FTODI	Initial transfer	Initial transfe	r Number of

count

each until then initia

Held

Dec

trans H'00 read reloa ETC

Held

transfers

count

Legend:

MAR: Memory address register IOAR: I/O address register

ETCR: Execute transfer count register

In repeat mode ETCRH is used as the transfer counter while ETCRL holds the initial tr count. ETCRH is decremented by 1 at each transfer until it reaches H'00, then is reload

**ETCRL** 

ETCRL is decremented by 1 at each transfer until it reaches H'00, then is reload ETCRL. MAR is also restored to its initial value, which is calculated from the DTSZ a

bits in DTCR. Specifically, MAR is restored as follows:

 $MAR \leftarrow MAR - (-1)^{DTID} \cdot 2^{DTSZ} \cdot ETCRL$ 

ETCRH and ETCRL should be initially set to the same value.

In repeat mode transfers continue until the CPU clears the DTE bit to 0. After DTE is of

Rev. 3.00 Sep 27, 2006 page 228 of 872

CPU interrupt is requested.

REJ09B0325-0300

RENESAS

if the CPU sets DTE to 1 again, transfers resume from the state at which DTE was clea




Figure 8.6 Operation in Repeat Mode

The transfer count is specified as an 8-bit value in ETCRH and ETCRL. The maximum count is 255, obtained by setting both ETCRH and ETCRL to H'FF.

Transfers can be requested (activated) by compare match/input capture A interrupts from schannels 0 to 3, transmit-data-empty and receive-data-full interrupts from SCI channel external request signals.

For the detailed settings see section 8.2.4, Data Transfer Control Registers (DTCR).






Figure 8.7 Repeat Mode Setup Procedure (Example)

MARA MARA	0	register	Course address	decremented transfer, or he
23 MARB	0	Destination address register	Destination address	Incremented decremented transfer, or he
15 ETÇRA	0	Transfer counter	Number of transfers	Decremented transfer
Legend:	s rogi	ctor A		

Source address

Source address

Incremented

MARA: Memory address register A MARB: Memory address register B ETCRA: Execute transfer count register A

address. MARB specifies the destination address. MARA and MARB can be independent incremented, decremented, or held fixed as data is transferred. The transfer count is specified as a 16-bit value in ETCRA. The ETCRA value is decr

The source and destination addresses are both 24-bit addresses. MARA specifies the s

1 at each transfer. When the ETCRA value reaches H'0000, the DTE bit is cleared and ends. If the DTIE bit is set, a CPU interrupt is requested at this time. The maximum tr is 65,536, obtained by setting ETCRA to H'0000.

Figure 8.8 illustrates how normal mode operates.





Figure 8.8 Operation in Normal Mode

Transfers can be requested (activated) by an external request or auto-request. An auto-request transfer is activated by the register settings alone. The designated number of transfers a automatically. Either cycle-steal or burst mode can be selected. In cycle-steal mode the releases the bus temporarily after each transfer. In burst mode the DMAC keeps the but ransfers are completed, unless there is a bus request from a higher-priority bus master.

For the detailed settings see section 8.3.4, Data Transfer Control Registers (DTCR).

Rev. 3.00 Sep 27, 2006 page 232 of 872 REJ09B0325-0300



Set initial destination address

2

Set the SAID and SAIDE bits to select

MAIND IS INCIGINGINGA, ACCIGINGINGA, O

· Clear the DTE bit to 0.

DTS2B to DTS0B.

5. Set the DTCRA bits as follows.

· Select byte or word size with the DTSZ MARA is incremented, decremented, o

· Set or clear the DTIE bit to enable or di CPU interrupt at the end of the transfer

and DTS1A bits to 1 to select normal r Read DTCRB with DTME cleared to 0. Set the DTME bit to 1 in DTCRB.

Read DTCRA with DTE cleared to 0. Set the DTE bit to 1 in DTCRA to enable

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ09

Register	Function	Initial Setting	Operation
23 0 MARA	Source address register	Source address	Incremented of decremented of transfer, or hel
23 0 MARB	Destination address register	Destination address	Incremented of decremented of transfer, or hel
7 0 ETCRAH	Block size counter	Block size	Decremented of transfer until H reached, then from ETCRAL
7 0 ETCRAL	Initial block size	Block size	Held fixed
15 0 ETCRB	Block transfer counter	Number of block transfers	Decremented of block transfer us is reached and transfer ends

Legend:

destination.

MARA: Memory address register A
MARB: Memory address register B
ETCRA: Execute transfer count register A

ETCRB: Execute transfer count register B

The source and destination addresses are both 24-bit addresses. MARA specifies the so address. MARB specifies the destination address. MARA and MARB can be independent incremented, decremented, or held fixed as data is transferred. One of these registers of block area register: even if it is incremented or decremented, it is restored to its initial variations.

end of each block transfer. The TMS bit in DTCRB selects whether the block area is th

Rev. 3.00 Sep 27, 2006 page 234 of 872 REJ09B0325-0300






Figure 8.10 Operation in Block Transfer Mode

time.

Figure 8.11 shows examples of a block transfer with byte data size when the block area destination. In (a) the block area address is cycled. In (b) the block area address is held

Transfers can be requested (activated) by compare match/input capture A interrupts fro channels 0 to 3, and by external request signals.

For the detailed settings see section 8.3.4, Data Transfer Control Registers (DTCR).

Rev. 3.00 Sep 27, 2006 page 236 of 872

REJ09B0325-0300




Figure 8.11 Block Transfer Mode Flowcharts (Examples)

Rev. 3.00 Sep 27, 2006 pag

REJ09




Figure 8.12 Block Transfer Mode Setup Procedure (Example)

Rev. 3.00 Sep 27, 2006 page 238 of 872 REJ09B0325-0300

Internal	IMIA0	Yes	Yes	No	Y
interrupts	IMIA1	Yes	Yes	No	Y
	IMIA2	Yes	Yes	No	Y
	IMIA3	Yes	Yes	No	Y
	TXI0	Yes	Yes	No	Ν
	RXI0	Yes	Yes	No	Ν
External requests	Falling edge of DREQ	No	Yes	Yes	Y
	Low input at DREQ	No	Yes	Yes	٨
Auto-request		No	No	Yes	N

Channels

0A and 1A

Channels

0B and 1B

Normal

# **Activation by Internal Interrupts**

**Activation Source** 

When an interrupt request is selected as a DMAC activation source and the DTE bit is interrupt request is not sent to the CPU. It is not possible for an interrupt request to ac DMAC and simultaneously generate a CPU interrupt.

When the DMAC is activated by an interrupt request, the interrupt request flag is clear automatically. If the same interrupt is selected to activate two or more channels, the ir request flag is cleared when the highest-priority channel is activated, but the transfer reheld pending on the other channels in the DMAC, which are activated in their priority

executed. If level sensing is selected, the transfer continues while DREQ is low, until the is completed. The bus is released temporarily after each byte or word has been transfer however. If the  $\overline{DREQ}$  input goes high during a transfer, the transfer is suspended after byte or word has been transferred. When  $\overline{DREQ}$  goes low, the request is held internally byte or word has been transferred. The  $\overline{TEND}$  signal goes low during the last write cyc

In block transfer mode, an external request operates as follows. Only edge-sensitive transfer requests are possible in block transfer mode. Each time a high-to-low transition of the I input is detected, a block of the specified size is transferred. The TEND signal goes low last write cycle in each block.

## **Activation by Auto-Request**

The transfer starts as soon as enabled by register setup, and continues until completed. mode or burst mode can be selected.

In cycle-steal mode the DMAC releases the bus temporarily after transferring each byte

Normally, DMAC cycles alternate with CPU cycles.

In burst mode the DMAC keeps the bus until the transfer is completed, unless there is a

In burst mode the DMAC keeps the bus until the transfer is completed, unless there is a priority bus request. If there is a higher-priority bus request, the bus is released after the byte or word has been transferred.

Rev. 3.00 Sep 27, 2006 page 240 of 872 REJ09B0325-0300




Figure 8.13 DMA Transfer Bus Timing (Example)




Figure 8.14 Bus Timing of DMA Transfer Requested by Low DREQ Inp




Figure 8.15 Bus Timing of Burst Mode DMA Transfer

When the DMAC is activated from a  $\overline{DREQ}$  pin there is a minimum interval of four swhen the transfer is requested until the DMAC starts operating. The  $\overline{DREQ}$  pin is not during the time between the transfer request and the start of the transfer. In short address normal mode, the pin is next sampled at the end of the read cycle. In block transfer me is next sampled at the end of one block transfer.

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure 8.16 Timing of DMAC Activation by Falling Edge of DREQ in Norma




Figure 8.17 Timing of DMAC Activation by Low  $\overline{\text{DREQ}}$  Level in Normal




Figure 8.18 Timing of DMAC Activation by Falling Edge of DREQ in Block Trans

Channel 0A	Channel 0	High	
Channel 0B		<b>↑</b>	
Channel 1A	Channel 1		
Channel 1B		Low	

If transfers are requested on two or more channels simultaneously, or if a transfer on a is requested during a transfer on another channel, the DMAC operates as follows.

- 1. When a transfer is requested, the DMAC requests the bus right. When it gets the b starts a transfer on the highest-priority channel at that time.
- 2. Once a transfer starts on one channel, requests to other channels are held pending channel releases the bus.
- After each transfer in short address mode, and each externally-requested or cycle-in normal mode, the DMAC releases the bus and returns to step 1. After releasing there is a transfer request for another channel, the DMAC requests the bus again.
- mode, the DMAC releases the bus and returns to step 1. If there is a transfer reque higher-priority channel or a bus request from a higher-priority bus master, however DMAC releases the bus after completing the transfer of the current byte or word. A releasing the bus, if there is a transfer request for another channel, the DMAC requagain.

4. After completion of a burst-mode transfer, or after transfer of one block in block to

Figure 8.19 shows the timing when channel 0A is set up for I/O mode and channel 1 f mode, and a transfer request for channel 0A is received while channel 1 is active.



Rev. 3.00 Sep 27, 2006 pag

REJ09




Figure 8.19 Timing of Multiple-Channel Operations

#### 8.4.10 External Bus Requests, Refresh Controller, and DMAC

During a DMA transfer, if the bus right is requested by an external bus request signal (by the refresh controller, the DMAC releases the bus after completing the transfer of the byte or word. If there is a transfer request at this point, the DMAC requests the bus right Figure 8.20 shows an example of the timing of insertion of a refresh cycle during a bur on channel 0.




Figure 8.20 Bus Timing of Refresh Controller and DMAC

Rev. 3.00 Sep 27, 2006 page 248 of 872

REJ09B0325-0300

the DTME bit to 1.

Figure 8.21 shows the procedure for resuming a DMA transfer in normal mode on cha the transfer was halted by NMI input.




Figure 8.21 Procedure for Resuming a DMA Transfer Halted by NMI (Ex

For information about NMI interrupts in block transfer mode, see section 8.6.6, NMI and Block Transfer Mode.

REJ09




Figure 8.22 Procedure for Aborting a DMA Transfer

Rev. 3.00 Sep 27, 2006 page 250 of 872 REJ09B0325-0300




Figure 8.23 Procedure for Exiting Full Address Mode (Example)

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure 8.24 Timing of Cycle-Steal Transfer in Sleep Mode

DEND0B	End of transfer on channel 0B	_
DEND1A	End of transfer on channel 1A	End of transfer on channel 1
DEND1B	End of transfer on channel 1B	_

Each interrupt is enabled or disabled by the DTIE bit in the corresponding data transfer register (DTCR). Separate interrupt signals are sent to the interrupt controller.

The interrupt priority order among channels is channel 0 > channel 1 and channel A >

Figure 8.25 shows the DMA-end interrupt logic. An interrupt is requested whenever I DTIE = 1.




Figure 8.25 DMA-End Interrupt Logic

The DMA-end interrupt for the B channels (DENDB) is unavailable in full address mediated but does not affect interrupt operations.

The DMAC itself cannot be accessed during a DMAC cycle. DMAC registers cannot be as source or destination addresses.

## 8.6.3 Longword Access to Memory Address Registers

A memory address register can be accessed as longword data at the MARR address.

#### Example:

```
MOV.L #LBL, ER0
MOV.L ER0, @MARR
```

Four byte accesses are performed. Note that the CPU may release the bus between the (MARE) and third byte (MARH).

Memory address registers should be written and read only when the DMAC is halted.

## 8.6.4 Note on Full Address Mode Setup

Full address mode is controlled by two registers: DTCRA and DTCRB. Care must be to prevent the B channel from operating in short address mode during the register setup. The bits (DTE and DTME) should not be set to 1 until the end of the setup procedure.

## 8.6.5 Note on Activating DMAC by Internal Interrupts

When using an internal interrupt to activate the DMAC, make sure that the interrupt see the activating source does not occur during the interval after it has been selected but be DMAC has been enabled. The on-chip supporting module that will generate the interrupt not be activated until the DMAC has been enabled. If the DMAC must be enabled while chip supporting module is active, follow the procedure in figure 8.26.

Rev. 3.00 Sep 27, 2006 page 254 of 872

REJ09B0325-0300






Figure 8.26 Procedure for Enabling DMAC while On-Chip Supporting Mo Operating (Example)

If the DTE bit is set to 1 but the DTME bit is cleared to 0, the DMAC is halted and the activating source cannot generate a CPU interrupt. If the DMAC is halted by an NMI example, the selected activating source cannot generate CPU interrupts. To terminate operations in this state, clear the DTE bit to 0 to allow CPU interrupts to be requested DMAC operations, carry out steps 2 and 4 in figure 8.26 before and after setting the D.1.

When an ITU interrupt activates the DMAC, make sure the next interrupt does not occur the DMA transfer ends. If one ITU interrupt activates two or more channels, make sur interrupt does not occur before the DMA transfers end on all the activated channels. It interrupt occurs before a transfer ends, the channel or channels for which that interrupt selected may fail to accept further activation requests.

- 2. If the transfer is halted in the middle of a block, the activating interrupt flag is clear activation request is not held pending.
- activation request is not held pending.

  3. While the DTE bit is set to 1 and the DTME bit is cleared to 0, the DMAC is halted
- not accept activating interrupt requests. If an activating interrupt occurs in this state DMAC does not operate and does not hold the transfer request pending internally. I CPU interrupt requested.

  For this reason, before setting the DTME bit to 1, first clear the enable bit of the activation.

For this reason, before setting the DTME bit to 1, first clear the enable bit of the act interrupt to 0. Then, after setting the DTME bit to 1, set the interrupt enable bit to 1 section 8.6.5, Note on Activating DMAC by Internal Interrupts.

4. When the DTME bit is set to 1, the DMAC waits for the next transfer request. If it in the middle of a block transfer, the rest of the block is transferred when the next transfer request occurs. Otherwise, the next block is transferred when the next transfer request.

# 8.6.7 Memory and I/O Address Register Values

Table 8.14 indicates the address ranges that can be specified in the memory and I/O addregisters (MAR and IOAR).

### Table 8.14 Address Ranges Specifiable in MAR and IOAR

	1-Mbyte Mode	16-Mbyte Mode
MAR	H'00000 to H'FFFFF (0 to 1048575)	H'000000 to H'FFFFF (0 to 16777215)
IOAR	H'FFF00 to H'FFFFF (1048320 to 1048575)	H'FFFF00 to H'FFFFFF (16776960 to 16777215)

MAR bits 23 to 20 are ignored in 1-Mbyte mode.

Rev. 3.00 Sep 27, 2006 page 256 of 872 REJ09B0325-0300




Figure 8.27 Bus Timing at Abort of DMA Transfer in Cycle-Steal Mo

Rev. 3.00 Sep 27, 2006 pag

REJO

Rev. 3.00 Sep 27, 2006 page 258 of 872 REJ09B0325-0300



Each port has a data direction register (DDR) for selecting input or output, and a data (DR) for storing output data. In addition to these registers, ports 2, 4, and 5 have an in MOS control register (PCR) for switching input pull-up MOS transistors on and off.

Ports 1 to 6 and port 8 can drive one TTL load and a 90-pF capacitive load. Ports 9, A drive one TTL load and a 30-pF capacitive load. Ports 1 to 6 and 8 to B can drive a da pair. Ports 1, 2, 5, and B can drive LEDs (with 10-mA current sink). Pins P8<sub>2</sub> to P8<sub>0</sub>, F and PB<sub>3</sub> to PB<sub>0</sub> have Schmitt-trigger input circuits.

For block diagrams of the ports see appendix C, I/O Port Block Diagrams.

		_ ′ _ 0	, ,	
	• Input pull-up	D <sub>7</sub> to D <sub>0</sub>	8-bit bus mode: generic input/output	
	MOS		16-bit bus mode: data input/output	
Port 5	4-bit I/O port     Input pull-up MOS		Address output (A <sub>19</sub> to A <sub>16</sub> )	Address output (ato A <sub>16</sub> ) and 4-bit generic input
	Can drive     LEDs			DDR = 0: generic input
				DDR = 1: addres output
Port 6	• 7-bit I/O port	P6 <sub>8</sub> /LWR, P6 <sub>8</sub> /HWR, P6 <sub>4</sub> /RD, P6 <sub>3</sub> /AS	Bus control signal output (LWR, HWR	R, RD, AS)
		P6₂/BACK, P6₁/BREQ, P6₀/WAIT	Bus control signal input/output (BAC) bit generic input/output	K, BREQ, WAIT) and S
Port 7	• 8-bit I/O port	P7 <sub>7</sub> /AN <sub>7</sub> /DA <sub>1</sub> , P7 <sub>6</sub> /AN <sub>6</sub> /DA <sub>0</sub>	Analog input (AN <sub>7</sub> , AN <sub>6</sub> ) to A/D conver D/A converter, and generic input	rter, analog output (D
	$P7_s$ to $P7_o$ / Analog input $(AN_s$ to $AN_o$ ) to $A/D$ conv $AN_s$ to $AN_o$		verter, and generic inp	

Address output pins (A<sub>15</sub> to A<sub>8</sub>)

Data input/output (D<sub>15</sub> to D<sub>8</sub>)

RENESAS

Data input/output (D, to D) and 8-bit generic input/output

Port 2 • 8-bit I/O port P2, to P2,

Port 3 • 8-bit I/O port P3, to P3,/

Port 4 • 8-bit I/O port P4, to P4,/

• Input pull-up

MOS

**LEDs** 

Can drive

 $A_{15}$  to  $A_8$ 

D<sub>15</sub> to D<sub>8</sub>

Rev. 3.00 Sep 27, 2006 page 260 of 872

REJ09B0325-0300

output

input

input

output

Address output ( to A<sub>s</sub>) and generi

DDR = 0: generic

DDR = 1: addres

	CS <sub>4</sub> PA <sub>5</sub> /TP <sub>5</sub> / TIOCB <sub>1</sub> /A <sub>22</sub> / CS <sub>5</sub>	$\frac{\text{TIOCB}_{1}, \text{TIOCA}_{1}}{\text{CS}_{4}}$ to $\frac{\text{CS}_{6}}{\text{CS}_{6}}$ output,	TP <sub>4</sub> ), ITU input and output (TIOCA <sub>2</sub> , TIOCB <sub>1</sub> , TIOCA <sub>1</sub> ), address output (A <sub>23</sub> to CS <sub>6</sub> output, and generic input/output
			Rev. 3.00 Sep

Port 9 • 6-bit I/O port P9 /SCK /IRQ, Input and output (SCK,, SCK,, RxD,, RxD,, TxD,, TxD,) fo

Output (TP<sub>x</sub>) from

programmable

timing pattern

input or output

input/output

controller (TPC),

(TIOCB<sub>2</sub>) for 16-bit

integrated timer unit (ITU), and generic

TPC output (TP, to

bit generic input/output

P9<sub>3</sub>/RxD<sub>1</sub>,

P9/RxD, P9<sub>4</sub>/TxD<sub>4</sub>, P9<sub>0</sub>/TxD<sub>0</sub>

PA,/TP,/

PA<sub>e</sub>/TP<sub>e</sub>/

TIOCB /A,

Port A • 8-bit I/O port

Schmitt

inputs

P9/SCK/IRQ, communication interfaces 1 and 0 (SCI1/0), IRQ, and IRC

(A<sub>20</sub>)

Address output

TPC output (TP, to

TPC

output

(TP<sub>7</sub>),

ITU input

or output

(TIOCB<sub>3</sub>), and

generic

input/ output

TPC

output

(TP<sub>6</sub> to

output

(TIOCA,

TIOCB,,

TIOCA,),

CS₄ to

output,

generic input/

output

CS.

and

TP₄), ITU

input and input

Addr

outpu

 $(A_{20})$ 

TPC

outpu

(TP<sub>6</sub> TP₄),

outpu

(TIO

TIOC

TIOC

addre

outpu

(A<sub>23</sub> to

A<sub>21</sub>), to CS

outpu

and gene input put

	·	
<ul><li>8-bit I/O port</li><li>Can drive</li></ul>		TPC output (TP $_{15}$ ), DMAC input ( $\overline{\text{DREQ}}_1$ ), trigger input ( $\overline{\text{ADT}}$ converter, and generic input/output
LEDs • PB₃ to PB₀ have Schmitt inputs	PB <sub>e</sub> /TP <sub>14</sub> / DREQ <sub>e</sub> ,/CS <sub>7</sub>	TPC output (TP,4), DMAC input (DREQ,), CS, output, and generic input/output
	PB <sub>s</sub> /TP <sub>1,3</sub> / TOCXB <sub>4</sub> , PB <sub>s</sub> /TP <sub>1,2</sub> / TOCXA <sub>4</sub> , PB <sub>s</sub> /TP <sub>1,1</sub> / TIOCB <sub>4</sub> , PB <sub>s</sub> /TP <sub>1,0</sub> / TIOCA <sub>4</sub> , PB <sub>s</sub> /TP <sub>g</sub> / TIOCB <sub>3</sub> , PB <sub>s</sub> /TP <sub>g</sub> / TIOCA <sub>3</sub> ,	TPC output (TP <sub>13</sub> to TP <sub>3</sub> ), ITU input and output (TOCXB <sub>4</sub> , TOCB <sub>4</sub> , TIOCB <sub>4</sub> , TIOCB <sub>4</sub> , TIOCB <sub>3</sub> , TIOCA <sub>3</sub> ), and generic input/output

Rev. 3.00 Sep 27, 2006 page 262 of 872 REJ09B0325-0300

In modes 5 and 6 (expanded modes with on-chip ROM enabled), settings in the port 1 direction register (P1DDR) can designate pins for address bus output ( $A_7$  to  $A_0$ ) or ger In mode 7 (single-chip mode), port 1 is a generic input/output port.

When DRAM is connected to area 3,  $A_7$  to  $A_0$  output row and column addresses in reacycles. For details see section 7, Refresh Controller.

Pins in port 1 can drive one TTL load and a 90-pF capacitive load. They can also driv darlington transistor pair.




Figure 9.1 Port 1 Pin Configuration

	register				
H'FFC2	Port 1 data register	P1DR	R/W	H'00	H'00
Note: *	Lower 16 bits of the addr	ess.			

rogiotor

## **Port 1 Data Direction Register (P1DDR)**

P1DDR is an 8-bit write-only register that can select input or output for each pin in por

Bit		7	6	5	4	3	2	1
		P1 <sub>7</sub> DDR	P1 <sub>6</sub> DDR	P1 <sub>5</sub> DDR	P1 <sub>4</sub> DDR	P1 <sub>3</sub> DDR	P1 <sub>2</sub> DDR	P1 <sub>1</sub> DDI
	Initial valu		1	1	1	1	1	1
	Read/Writ	е —	_	_	_	_	_	_
Modes 5 to 7	Initial valu	e 0	0	0	0	0	0	0
	Read/Writ	e W	W	W	W	W	W	W

Port 1 data direction 7 to 0 These bits select input or output for port 1 pins

Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled): P1DDR values are and cannot be modified. Port 1 functions as an address bus.

Modes 5 and 6 (Expanded Modes with On-Chip ROM Enabled): A pin in port 1 be address output pin if the corresponding P1DDR bit is set to 1, and a generic input pin if

cleared to 0. Mode 7 (Single-Chip Mode): Port 1 functions as an input/output port. A pin in port 1

output pin if the corresponding P1DDR bit is set to 1, and an input pin if this bit is clea

In modes 5 to 7, P1DDR is a write-only register. Its value cannot be read. All bits return read.

Rev. 3.00 Sep 27, 2006 page 264 of 872

REJ09B0325-0300



is read the value of the corresponding PIDR bit is returned. When a bit in PIDDR is c if port 1 is read the corresponding pin level is read.

Bit	7	6	5	4	3	2	1
	P1 <sub>7</sub>	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

Port 1 data 7 to 0
These bits store data for port 1 pins

P1DR is initialized to H'00 by a reset and in hardware standby mode. In software stander retains its previous setting.

Rev. 3.00 Sep 27, 2006 pag REJ09 output pins ( $A_{15}$  to  $A_8$ ). In modes 5 and 6 (expanded modes with on-chip ROM enabled in the port 2 data direction register (P2DDR) can designate pins for address bus output or generic input. In mode 7 (single-chip mode), port 2 is a generic input/output port.

When DRAM is connected to area 3,  $A_9$  and  $A_8$  output row and column addresses in recycles. For details see section 7, Refresh Controller.

Port 2 has software-programmable built-in pull-up MOS. Pins in port 2 can drive one T and a 90-pE capacitive load. They can also drive a darlington transistor pair




Figure 9.2 Port 2 Pin Configuration

	register
H'FFC3	Port 2 data register
H'FFD8	Port 2 input pull-up

Note:

FFD8	Port 2 input pull-up MOS	P2PCR
	control register	

Lower 16 bits of the address.

# Port 2 Data Direction Register (P2DDR)

P2DDR is an 8-bit write-only register that can select input or output for each pin in po

P2DR

R/W

R/W

H'00

H'00

H'(

H'(

Bit		7	6	5	4	3	2	1
		P2 <sub>7</sub> DDR	P2 <sub>6</sub> DDR	P2 <sub>5</sub> DDR	P2 <sub>4</sub> DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P2 <sub>1</sub> DD
Modes	Initial valu	e 1	1	1	1	1	1	1
1 to 4	Read/Writ	е —	_	_	_	_	_	_
Modes	Initial valu	e 0	0	0	0	0	0	0
5 to 7	Read/Writ	e W	W	W	W	W	W	W
Port 2 data direction 7 to 0 These bits select input or								

Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled): P2DDR values are and cannot be modified. Port 2 functions as an address bus.

output for port 2 pins

Modes 5 and 6 (Expanded Modes with On-Chip ROM Enabled): Following a resean input port. A pin in port 2 becomes an address output pin if the corresponding P2D to 1, and a generic input port if this bit is cleared to 0.

**Mode 7 (Single-Chip Mode):** Port 2 functions as an input/output port. A pin in port 2

output port if the corresponding P2DDR bit is set to 1, and an input port if this bit is c

In modes 1 to 4, P2DDR always returns 1 when read. No value can be written to.

Rev. 3.00 Sep 27, 2006 pag REJ09



P2DR is an 8-bit readable/writable register that stores output data for pins  $P2_7$  to  $P2_0$ . We acts as an output port, the value of this register is output. When a bit in P2DDR is set to be read the value of the corresponding P2DR bit is extrarred. When a bit in P2DDR is all

is read the value of the corresponding P2DR bit is returned. When a bit in P2DDR is cl if port 2 is read the corresponding pin level is read.

Bit	7	6	5	4	3	2	1
	P2 <sub>7</sub>	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

Port 2 data 7 to 0
These bits store data for port 2 pins

P2DR is initialized to H'00 by a reset and in hardware standby mode. In software stand retains its previous setting.

# Port 2 Input Pull-Up MOS Control Register (P2PCR)

P2PCR is an 8-bit readable/writable register that controls the MOS input pull-up transis 2.

Bit	7	6	5	4	3	2	1
	P2 <sub>7</sub> PCR	P2 <sub>6</sub> PCR	P2 <sub>5</sub> PCR	P2 <sub>4</sub> PCR	P2 <sub>3</sub> PCR	P2 <sub>2</sub> PCR	P2 <sub>1</sub> PCR
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

Port 2 input pull-up MOS control 7 to 0

These bits control input pull-up transistors built into port 2

Rev. 3.00 Sep 27, 2006 page 268 of 872

REJ09B0325-0300



Mode	Reset	Hardware Standby Mode	Software Standby Mode	Other M
1	Off	Off	Off	Off
2				
3				
4				
5	Off	Off	On/off	On/off
6				
7				ĺ

Legend:

Off: The input pull-up MOS is always off.

On/off: The input pull-up MOS is on if P2PCR = 1 and P2DDR = 0. Otherwise, it is off.

Pins in port 3 can drive one 11L load and a 90-pF capacitive load. They can also drive darlington transistor pair.




Figure 9.3 Port 3 Pin Configuration

# 9.4.2 Register Descriptions

Table 9.5 summarizes the registers of port 3.

Table 9.5 Port 3 Registers

Address*	Name	Abbreviation	R/W	Initial
H'FFC4	Port 3 data direction register	P3DDR	W	H'00
H'FFC6	Port 3 data register	P3DR	R/W	H'00
	4012 (4)			

Note: \* Lower 16 bits of the address.

Rev. 3.00 Sep 27, 2006 page 270 of 872

REJ09B0325-0300



#### Port 3 data direction 7 to 0

These bits select input or output for port 3 p

**Modes 1 to 6 (Expanded Modes):** Port 3 functions as a data bus. P3DDR is ignored.

**Mode 7 (Single-Chip Mode):** Port 3 functions as an input/output port. A pin in port 3 output port if the corresponding P3DDR bit is set to 1, and an input port if this bit is c

P3DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P3DDR is initialized to H'00 by a reset and in hardware standby mode. In software sta it retains its previous setting. If a P3DDR bit is set to 1, the corresponding pin maintain state in software standby mode.

#### Port 3 Data Register (P3DR)

P3DR is an 8-bit readable/writable register that stores output data for pins P3, to P3. acts as an output port, the value of this register is output. When a bit in P3DDR is set is read the value of the corresponding P3DR bit is returned. When a bit in P3DDR is c if port 3 is read the corresponding pin level is read.

Bit	7	6	5	4	3	2	1
	P3 <sub>7</sub>	P3 <sub>6</sub>	P3 <sub>5</sub>	P3 <sub>4</sub>	P3 <sub>3</sub>	P3 <sub>2</sub>	P3 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

Port 3 data 7 to 0 These bits store data for port 3 pins

P3DR is initialized to H'00 by a reset and in hardware standby mode. In software stan retains its previous setting.

Rev. 3.00 Sep 27, 2006 pag

REJ0



areas 0 to 7 all as 8-bit-access areas, the chip operates in 8-bit bus mode and port 4 is a input/output port. When at least one of areas 0 to 7 is designated as a 16-bit-access area operates in 16-bit bus mode and port 4 becomes part of the data bus. In mode 7 (singlemode), port 4 is a generic input/output port.

Port 4 has software-programmable built-in pull-up MOS.

Pins in port 4 can drive one TTL load and a 90-pF capacitive load. They can also drive darlington transistor pair.




Figure 9.4 Port 4 Pin Configuration

register					
Note:	*	Lower 16 bits of the address.			

H'FFDA

## Port 4 Data Direction Register (P4DDR)

Port 4 input pull-up MOS control

P4DDR is an 8-bit write-only register that can select input or output for each pin in po

Bit	7	6	5	4	3	2	1
	P4 <sub>7</sub> DDR	P4 <sub>6</sub> DDR	P4 <sub>5</sub> DDR	P4 <sub>4</sub> DDR	P4 <sub>3</sub> DDR	P4 <sub>2</sub> DDR	P4 <sub>1</sub> DDR
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
					_		

#### Port 4 data direction 7 to 0 These bits select input or output for port 4 p

P4PCR

R/W

H'0

bus width control register (ABWCR) of the bus controller, selecting 8-bit bus mode, p functions as a generic input/output port. A pin in port 4 becomes an output port if the corresponding P4DDR bit is set to 1, and an input port if this bit is cleared to 0.

**Modes 1 to 6 (Expanded Modes):** When all areas are designated as 8-bit-access area

When at least one area is designated as a 16-bit-access area, selecting 16-bit bus mode functions as part of the data bus regardless of the value in P4DDR.

**Mode 7 (Single-Chip Mode):** Port 4 functions as an input/output port. A pin in port 4

output port if the corresponding P4DDR bit is set to 1, and an input port if this bit is c


P4DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P4DDR is initialized to H'00 by a reset and in hardware standby mode. In software sta it retains its previous setting.



Rev. 3.00 Sep 27, 2006 pag REJ0

is read the value of the corresponding P4DR bit is returned. When a bit in P4DDR is cl if port 4 is read the corresponding pin level is read.



Port 4 data 7 to 0 These bits store data for port 4 pins

P4DR is initialized to H'00 by a reset and in hardware standby mode. In software stand retains its previous setting.

## Port 4 Input Pull-Up MOS Control Register (P4PCR)

P4PCR is an 8-bit readable/writable register that controls the MOS input pull-up transis 4.

Bit	7	6	5	4	3	2	1	
	P4 <sub>7</sub> PCR	P4 <sub>6</sub> PCR	P4 <sub>5</sub> PCR	P4 <sub>4</sub> PCR	P4 <sub>3</sub> PCR	P4 <sub>2</sub> PCR	P4 <sub>1</sub> PCR	P
Initial value	0	0	0	0	0	0	0	
Read/Write	R/W							

Port 4 input pull-up MOS control 7 to 0

These bits control input pull-up MOS transistors but

In mode 7 (single-chip mode), and in 8-bit bus mode in modes 1 to 6 (expanded modes P4DDR bit is cleared to 0 (selecting generic input), if the corresponding P4PCR bit is s input pull-up MOS transistor is turned on.

Rev. 3.00 Sep 27, 2006 page 274 of 872

REJ09B0325-0300



1 10 0	o bit bas mode	OII	Oli	017011	011/
	16-bit bus mode	=		Off	Off
7		-		On/off	On/
Legen	d:				
Off:	The input pull-up MOS t	ransisto	or is always off.		
0 / "	TI :	:	: :( D4D0D	4 104000	0 011 :

On/off: The input pull-up MOS transistor is on if P4PCR = 1 and P4DDR = 0. Otherwise

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

pins  $(A_{19})$  to  $A_{16}$ . In modes 5 and 6 (expanded modes with on-chip ROM enabled), setting port 5 data direction register (P5DDR) designate pins for address bus output (A<sub>10</sub> to A<sub>16</sub> input. In mode 7 (single-chip mode), port 5 is a generic input/output port.

Port 5 has software-programmable built-in pull-up MOS transistors.

Pins in port 5 can drive one TTL load and a 90-pF capacitive load. They can also drive a darlington transistor pair.




Figure 9.5 Port 5 Pin Configuration

	register				
H'FFCA	Port 5 data register	P5DR	R/W	H'F0	H'F
H'FFDB	Port 5 input pull-up MOS control register	P5PCR	R/W	H'F0	H'f
Note: *	Lower 16 bits of the address				

# Port 5 Data Direction Register (P5DDR)

P5DDR is an 8-bit write-only register that can select input or output for each pin in po

Bits 7 to 4 are reserved. They cannot be modified and are always read as 1.

Bit	_	7	6	5	4	3	2	1
		_	_	_	_	P5 <sub>3</sub> DDR	P5 <sub>2</sub> DDR	P5 <sub>1</sub> DD
	Initial value		1	1	1	1	1	1
	Read/Write	<b>.</b> —	_	_	_	_	_	_
Modes	Initial value	<b>a</b> 1	1	1	1	0	0	0
5 to 7	Read/Write	<b>.</b>	_	_	_	W	W	W
		Re	served bit	ts		Po	ort 5 data d	directio

Modes 1 to 4 (Expanded Modes with On-Chip ROM Disabled): P5DDR values are and cannot be modified. Port 5 functions as an address bus.

Modes 5 and 6 (Expanded Modes with On-Chip ROM Enabled): Following a rese an input port. A pin in port 5 becomes an address output pin if the corresponding P5D to 1, and an input port if this bit is cleared to 0.

Rev. 3.00 Sep 27, 2006 pag




REJ09

These bits select inp output for port 5 pins standby mode. In software standby mode it retains its previous setting, so if a P5DDR to 1 while port 5 acts as an I/O port, the corresponding pin maintains its output state in so standby mode.

# Port 5 Data Register (P5DR)

P5DR is an 8-bit readable/writable register that stores output data for pins P5<sub>3</sub> to P5<sub>0</sub>. Wacts as an output port, the value of this register is output. When a bit in P5DDR is set to is read the value of the corresponding P5DR bit is returned. When a bit in P5DDR is clif port 5 is read the corresponding pin level is read.

Bits 7 to 4 are reserved. They cannot be modified and are always read as 1.



P5DR is initialized to H'F0 by a reset and in hardware standby mode. In software standard retains its previous setting.

for port 5 pins

Rev. 3.00 Sep 27, 2006 page 278 of 872

REJ09B0325-0300



					R/W	R/W	R/W		
R	leserve	d bits			Port 5 input pull-up MOS co These bits control input pull-u				
n o D5DI	DD bit i	e elegro	d to	O (sal	octina gone	ric input)	if the cor		
			Reserved bits			Reserved bits Port 5 in These bit transistor	Reserved bits Port 5 input pull-u		

Initial value

In

Mode

1

2 3

bit from P5<sub>3</sub>PCR to P5<sub>0</sub>PCR is set to 1, the input pull-up MOS transistor is turned on. P5PCR is initialized to H'F0 by a reset and in hardware standby mode. In software sta it retains its previous setting.

Table 9.9 summarizes the states of the input pull-ups MOS in each mode.

Hardware

Standby Mode

Table 9.9 **Input Pull-Up MOS Transistor States (Port 5)** 

Off

4				
5	Off	Off	On/off	On/off
6				
7				
Leger	nd:			
Off∙	The input pull-ur	MOS transistor is	alwaye off	

The input pull-up MOS transistor is always off.

Reset

Off

On/off: The input pull-up MOS transistor is on if P5PCR = 1 and P5DDR = 0. Otherwis

Rev. 3.00 Sep 27, 2006 pag

REJ09

Software

Off

Standby Mode

0

0

Other M

Off

Figure 9.6 shows the pin configuration of port 6. In modes 1 to 6 (expanded modes) the functions are LWR, HWR, RD, AS, P6,/BACK, P6,/BREQ, and P6,/WAIT. See table 9 method of selecting the pin states. In mode 7 (single-chip mode) port 6 is a generic inp port.

Pins in port 6 can drive one TTL load and a 30-pF capacitive load. They can also drive darlington transistor pair.




Figure 9.6 Port 6 Pin Configuration

	register				
H'FFCB	Port 6 data register	P6DR	R/W	H'80	
Note: *	Lower 16 hits of the addr	200			

Note: \* Lower 16 bits of the address.

#### Port 6 Data Direction Register (P6DDR)

P6DDR is an 8-bit write-only register that can select input or output for each pin in poreserved. It cannot be modified and is always read as 1.

Bit	7	6	5	4	3	2	1
		P6 <sub>6</sub> DDR	P6 <sub>5</sub> DDR	P6 <sub>4</sub> DDR	P6 <sub>3</sub> DDR	P6 <sub>2</sub> DDR	P6₁DDR
Initial value	1	0	0	0	0	0	0
Read/Write	_	W	W	W	W	W	W
F	Reserved I	oit				ion 6 to 0 nput or ou	

Modes 1 to 6 (Expanded Modes): Ports P6<sub>6</sub> to P6<sub>3</sub> function as bus control output pin HWR, RD, AS), regardless of the settings of P6<sub>6</sub>DDR to P6<sub>3</sub>DDR. Ports P6<sub>2</sub> to P6<sub>0</sub> fur bus control pins (BACK, BREQ, WAIT) or I/O ports. For selecting the pin function, s

9.11. When ports P6<sub>2</sub> to P6<sub>0</sub> function as I/O ports and if P6DDR is set to 1, the corresponding pin an input port. If P6DDR is cleared to 0, the corresponding pin an input port.

**Mode 7 (Single-Chip Mode):** Port 6 is a generic input/output port. A pin in port 6 be output port if the corresponding P6DDR bit is set to 1, and an input port if this bit is c

P6DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P6DDR is initialized to H'80 by a reset and in hardware standby mode. In software state it retains its previous setting. If a P6DDR bit is set to 1 while port 6 acts as an I/O por corresponding pin maintains its output state in software standby mode.

Rev. 3.00 Sep 27, 2006 pag REJ09

H'8



Bit 7 is reserved, cannot be modified, and always read as 1.

P6DR is initialized to H'80 by a reset and in hardware standby mode. In software stand retains its previous setting.

**Pin Functions and Selection Method** 

Table 9.11 Port 6 Pin Functions in Modes 1 to 6

P6 <sub>6</sub> /LWR	Functions as follows	regardless of P6 <sub>6</sub> DDR							
	P6 <sub>6</sub> DDR	0	1						
	Pin function	Pin function LWR output							
P6 <sub>5</sub> /HWR	Functions as follows regardless of P6₅DDR								
	P6₅DDR	0	1						
	Pin function HWR output								
P6₄/RD	Functions as follows	regardless of P6₄DDR							
	P6₄DDR	0	1						
	Pin function RD output								

REJ09B0325-0300

Pin



P6 <sub>1</sub> /BREQ	Bit BRLE in BRC	R and bit P6₁DD	OR select the pir	n function as	follov	
	BRLE		0			
	P6₁DDR	0		1		
	Pin function	P6₁ input	P6, 0	output	BF	
P6 <sub>0</sub> /WAIT	Bits WCE7 to WC		oit WMS1 in WC	R, and bit Pe	6₀DDF	
	WCER	All 1s				
	WMS1	(	0	1		
	P6₀DDR	0	1	0*		
	Pin function	P6 <sub>o</sub> input	P6 <sub>o</sub> output	W	/AIT ir	
	Note: * Do no	ot set bit P6,DDF	R to 1.	1		

0

P6<sub>2</sub> input

P6<sub>2</sub> output

ВА

P6₂DDR

Pin function

For the analog input pins of the A/D converter, see section 15, A/D Converter.

For the analog input pins of the D/A converter, see section 16, D/A Converter.




Figure 9.7 Port 7 Pin Configuration

Note: \* Lower 16 bits of the address.

# Port 7 Data Register (P7DR)

BIT	/	б	5	4	3		1
	P7 <sub>7</sub>	P7 <sub>6</sub>	P7 <sub>5</sub>	P7 <sub>4</sub>	P7 <sub>3</sub>	P7 <sub>2</sub>	P7 <sub>1</sub>
Initial value	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R

Note: \* Determined by pins  $P7_7$  to  $P7_0$ .

When P7DR is read, the logic level of the pin is always read. No data can be written to

to  $IRQ_0$  input. See table 9.14 for the selection of pin functions in expanded modes.

In mode 7 (single-chip mode), port 8 can provide  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  input. See table 9.15 for selection of pin functions in single-chip mode.


The  $\overline{IRQ}_3$  to  $\overline{IRQ}_0$  functions are selected by IER settings, regardless of whether the pin input or output. For details see section 5, Interrupt Controller.

Pins in port 8 can drive one TTL load and a 90-pF capacitive load. They can also drive darlington transistor pair.

Pins P8, to P8, have Schmitt-trigger inputs.

Rev. 3.00 Sep 27, 2006 page 286 of 872 REJ09B0325-0300

RENESAS



#### 9.9.2 **Register Descriptions**

Table 9.13 summarizes the registers of port 8.

**Table 9.13 Port 8 Registers** 

				Initial Va		
Address*	Name	Abbreviation	R/W	Modes 1 to 4	Мс	
H'FFCD	Port 8 data direction register	P8DDR	W	H'F0	H'E	
H'FFCF	Port 8 data register	P8DR	R/W	H'E0	H'E	

R/W

H'I

Lower 16 bits of the address. Note:

Rev. 3.00 Sep 27, 2006 pag

REJ09

RENESAS

1 to 4	Read/Write	
Modes	Initial value Read/Write	
5 to 7	Read/Write	
		_

**Modes 1 to 6 (Expanded Modes):** When bits in P8DDR bit are set to 1, P8<sub>4</sub> to P8<sub>1</sub> bec CS<sub>3</sub> output pins. When bits in P8DDR are cleared to 0, the corresponding pins become In modes 1 to 4 (expanded modes with on-chip ROM disabled), following a reset only output. The other three pins are input ports. In modes 5 and 6 (expanded modes with or ROM enabled), following a reset all four pins are input ports.

When the refresh controller is enabled, P8<sub>0</sub> is used unconditionally for RFSH output. W refresh controller is disabled, P8<sub>0</sub> becomes a generic input/output port according to the

Reserved bits

W

0

W

0

W

W

0

W

Port 8 data direction 4 to These bits select input or output for port 8 pins

W

0

W


setting. For details see table 9.15. **Mode 7 (Single-Chip Mode):** Port 8 is a generic input/output port. A pin in port 8 because

output port if the corresponding P8DDR bit is set to 1, and an input port if this bit is cle P8DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P8DDR is initialized to H'F0 in modes 1 to 4 and H'E0 in modes 5 to 7 by a reset and is

standby mode. In software standby mode it retains its previous setting, so if a P8DDR l 1 while port 8 acts as an I/O port, the corresponding pin maintains its output state in so

standby mode.



P8DR is initialized to H'E0 by a reset and in hardware standby mode. In software stand retains its previous setting.

Rev. 3.00 Sep 27, 2006 pag

REJ0

P8 <sub>2</sub> /CS <sub>2</sub> /IRQ <sub>2</sub>	Bit P8 <sub>2</sub> DDR selects the pin function as follows						
	P8 <sub>2</sub> DDR	0			1		
	Pin function	P8 <sub>2</sub> input			CS <sub>2</sub> outp		
			ĪRQ <sub>2</sub>	input			
P8 <sub>1</sub> /CS <sub>3</sub> /IRQ <sub>1</sub>	Bit P8,DDR sele	cts the pin function as	follows				
	P8₁DDR	0			1		
	Pin function	P8₁ input			CS₃ outp		
		ĪRQ₁ input					
P8 <sub>0</sub> /RFSH/IRQ <sub>0</sub>	Bit RFSHE in RF	HE in RFSHCR and bit P8 <sub>0</sub> DDR select the pin function as fo					
	RFSHE	0					
	P8₀DDR	0	1				
	Pin function	P8 <sub>0</sub> input	P8₀ output		RFS		
		ĪRQ₀ input					

0

P8<sub>3</sub> input

ĪRQ<sub>3</sub> input

1 CS₁ outp

P8<sub>3</sub>DDR

Pin function

= =						
	P8 <sub>2</sub> DDR	0	1			
	Pin function	P8 <sub>2</sub> input	P8 <sub>2</sub> out			
		ĪRQ <sub>2</sub>	input			
P8,/IRQ,	Bit P8 <sub>1</sub> DDR selects	s the pin function as follows				
	P8₁DDR	0	1			
	Pin function	Pin function P8₁ input				
		ĪRQ₁ input				
P8 <sub>0</sub> /IRQ <sub>0</sub>	Bit P8 <sub>0</sub> DDR select the pin function as follows					
	P8₀DDR	0	1			
	Pin function	Pin function P8 <sub>0</sub> input				
	ĪRQ₀ input					

Bit P8, DDR selects the pin function as follows

0

P8<sub>3</sub> input

1

P8<sub>3</sub> out

ĪRQ<sub>3</sub> input

P8₃DDR

P8<sub>2</sub>/IRQ<sub>2</sub>

Pin function

The IRQ<sub>5</sub> and IRQ<sub>4</sub> functions are selected by IER settings, regardless of whether the pit input or output. For details see section 5, Interrupt Controller.

Port 9 has the same set of pin functions in all operating modes. Figure 9.9 shows the pi configuration of port 9.

Pins in port 9 can drive one TTL load and a 30-pF capacitive load. They can also drive darlington transistor pair.





Figure 9.9 Port 9 Pin Configuration

Note: \* Lower 16 bits of the address.

#### Port 9 Data Direction Register (P9DDR)

P9DDR is an 8-bit write-only register that can select input or output for each pin in po

Bits 7 and 6 are reserved. They cannot be modified and are always read as 1.



P9DDR bit is set to 1, and an input port if this bit is cleared to 0. For selecting the pin table 9.17.

While port 9 acts as an I/O port, a pin in port 9 becomes an output port if the correspo

P9DDR is a write-only register. Its value cannot be read. All bits return 1 when read.

P9DDR is initialized to H'C0 by a reset and in hardware standby mode. In software st it retains its previous setting. If a P9DDR bit is set to 1 while port 9 acts as an I/O por corresponding pin maintains its output state in software standby mode.

			1 95	1 94	1 93	1 92	1.9		
Initial value	1	1	0	0	0	0	0		
Read/Write			R/W	R/W	R/W	R/W	R/V		
	Reserv	/ed bits	Port 9 data 5 to 0 These bits store data for port 9 pins						
Bits 7 and 6 are 1	reserved.	They cann	ot be mod	ified and a	are always	read as 1.			
DODD :: :::::::::::::::::::::::::::::::	- 1 4- IIIO	0 <b>1</b>				J. T C.			

P9DR is initialized to H'C0 by a reset and in hardware standby mode. In software stand retains its previous setting.

CKE1		0						
C/A		0				1		
CKE0	(	0		1		_		
P9₄DDR	0	1		_		_		
Pin function	P9 <sub>4</sub>	P9 <sub>4</sub>		SCK <sub>0</sub>		SCK₀		
	input	outpu	ıt	output	0	utput		
				ĪRQ₄ input				
Bit RE in SCR of	SCI1 and bit	P9 <sub>3</sub> DDF	₹ sel	ect the pin fu	ıncti	on as fo		
RE		C	)					
P9 <sub>3</sub> DDR	0			1				
Pin function	P9 <sub>3</sub> inp	P9 <sub>3</sub> input P9 <sub>3</sub> output				R		
Bit RE in SCR of SCI0, bit SMIF in SCMR, and bit P9 <sub>2</sub> DDR select t								

0

P9,

input

select the pin function as follows

1

P9,

output

Bit C/A in SMR of SCI0, bits CKE0 and CKE1 in SCR of SCI0, and

SCK,

output

ĪRQ, input

SCK,

output

1

RxD<sub>o</sub> input

REJ0

Rev. 3.00 Sep 27, 2006 pag

function as follows

**SMIF** 

P9<sub>2</sub>DDR

Pin function

RE

P9<sub>5</sub>DDR

P9,/SCK,/IRQ,

P9<sub>3</sub>/RxD<sub>1</sub>

P9,/RxD<sub>0</sub>

Pin function

0

0

P9, input

0

1

P9, output

	. •			
SMIF		0		
TE	(	)	1	
P9₀DDR	0	1	_	
Pin function	P9₀ input	P9 <sub>0</sub> output	TxD₀ output	T
	tions as the TxD the pin is drive			

impedance.

Rev. 3.00 Sep 27, 2006 page 296 of 872 REJ09B0325-0300


RENESAS

to  $A_{20}$ ). A reset or hardware standby leaves port A as an input port, except that in mod 6, one pin is always used for  $A_{20}$  output. For selecting the pin function, see table 9.19. pins for TPC, ITU, and DMAC input and output is described in the sections on those output of address bits  $A_{23}$  to  $A_{21}$  in modes 3, 4, and 6, see section 6.2.5, Bus Release C Register (BRCR). For output of  $\overline{CS}_4$  to  $\overline{CS}_6$  in modes 1 to 6, see section 6.3.2, Chip Se Pins not assigned to any of these functions are available for generic input/output. Figu shows the pin configuration of port A.

Pins in port A can drive one TTL load and a 30-pF capacitive load. They can also drive darlington transistor pair. Port A has Schmitt-trigger inputs.

Rev. 3.00 Sep 27, 2006 pag

REJ09



### Figure 9.10 Port A Pin Configuration

Rev. 3.00 Sep 27, 2006 page 298 of 872 REJ09B0325-0300

	. 0 9.0.0.
H'FFD3	Port A data register
Note: *	Lower 16 bits of the address.

register

H'FFD1

Port A data direction

## **Port A Data Direction Register (PADDR)**

PADDR is an 8-bit write-only register that can select input or output for each pin in p pins are used for TPC output, the corresponding PADDR bits must also be set.

**PADDR** 

**PADR** 

W

R/W

H'00

H'00

Bit	_	7	6	5	4	3	2	1
	I	PA <sub>7</sub> DDR	PA <sub>6</sub> DDR	PA <sub>5</sub> DDR	PA <sub>4</sub> DDR	PA <sub>3</sub> DDR	PA <sub>2</sub> DDR	PA <sub>1</sub> DE
Modes 3, 4,	Initial valu	ie 1	0	0	0	0	0	0
and 6	Read/Writ		W	W	W	W	W	W
Modes { 1, 2, 5, {	Initial valu	ie 0	0	0	0	0	0	0
	Read/Writ	te W	W	W	W	W	W	W

## Port A data direction 7 to 0 These bits select input or output for port A

While port A acts as an I/O port, a pin in port A becomes an output pin if the corresponding PADDR bit is set to 1, and an input pin if this bit is cleared to 0. In modes 3, 4, and 6, fixed at 1 and PA<sub>7</sub> functions as an address output pin.

PADDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PADDR is initialized to H'00 by a reset and in hardware standby mode in modes 1, 2,

It is initialized to H'80 by a reset and in hardware standby mode in modes 3, 4, and 6. standby mode it retains its previous setting. If a PADDR bit is set to 1, the correspond maintains its output state in software standby mode.

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

H'8

H'(

	1 77	176	175	1 74	1 73	1 72	1 71
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			_	Port A dat	a 7 to 0	ı for port A	pins

PADR is initialized to H'00 by a reset and in hardware standby mode. In software stand retains its previous setting.

Rev. 3.00 Sep 27, 2006 page 300 of 872 REJ09B0325-0300

Mode		1, 2, 5, 7						
ITU channel 2 settings	(1) in table below	(2	2) in table belo	w				
PA,DDR	_	0	1	1				
NDER7	_	_	0	1				
Pin function	TIOCB <sub>2</sub>	PA, input	PA <sub>7</sub> output	TP, output				
	output		TIOCB, input*					

Note: \* TIOCB<sub>2</sub> input when IOB2 = 1 and PWM2 = 0.

ITU channel 2 settings	(2)	(*	1)	
IOB2		0		
IOB1	0	0	1	
IOB0	0	1	_	

—  CS₄ out-	— — TIOCA,	- P					
	— TIOCA	_ _					
	TIOCA	Ъ					
out-		-/					
	output	inp					
put							
		1					
1	Į.						
(2)							
0							
1							
0 1 -							

1

table

below

table

Rev. 3.00 Sep 27, 2006 page 302 of 872 REJ09B0325-0300

channel 2

table

0

below

IOA0



channel 1	table		below			table		below				table	
settings	below					below						below	
PA₅DDR		0	1	1	_	_	0	1	1	_	_	_	
NDER5	_	-	0	1	_	_	_	0	1	_	_	_	
Pin	TIOCB,	PA <sub>5</sub>	PA <sub>5</sub>	TP₅	CS₅	TIOCB,	PA <sub>5</sub>	PA <sub>5</sub>	TP₅	A <sub>22</sub>	$\overline{\text{CS}}_{5}$	TIOCB,	ı
function	output	input	out-	out-	out-	output	input	out-	out-	out-	out-	output	ir
			put	put	put			put	put	put	put		
		TIO	CB₁ inp	put*			TIO	CB <sub>1</sub> in	put*				

Note: \* TIOCB, input when IOB2 = 1 and PWM1 = 0

Note: * 1100	CB, input when IOB2 = 1	and $PVVM1 = 0$ .					
ITU channel 1 settings	(2)	(*	(1)				
IOB2		0					
IOB1	0	0	1				
IOB0	0	1	_				

settings	below					below						below	
PA₄DDR	_	0	1	1	_	_	0	1	1	_	-	_	C
NDER4	_	_	0	1	_	_	_	0	1	_	-	_	_
Pin	TIOCA,	PA <sub>4</sub>	$PA_{_4}$	TP₄	$\overline{\text{CS}}_{\scriptscriptstyle{6}}$	TIOCA,	$PA_4$	$PA_4$	TP₄	A <sub>23</sub>	$\overline{CS}_{\scriptscriptstyle{6}}$	TIOCA,	P
function	output	input	out-	out-	out-	output	input	out-	out-	out-	out-	output	inp
			put	put	put			put	put	put	put		
	TIOCA, input*						TIO	CA₁ in	put*				7
Note: * TIC	CA1 inp	ut whe	n IOA2	2 = 1.	Į.					Į.			
ITU channel 1 settings		(2)		(1)					(2)				
PWM1		0											
IOA2			0								1		
IOA1		0			0			1			_		

1

table

below

table

Rev. 3.00 Sep 27, 2006 page 304 of 872 REJ09B0325-0300

channel 2

IOA0

table

0

below



Notes: 1. TIC	OCB <sub>o</sub> input when IC	OB2 = 1  and  PWMC	0 = 0.	
2. TC	LKD input when Ti	PSC2 = TPSC1 = 1	TPSC0 = 1 in any c	of TC
ITU channel 0 settings	(2)	(*	1)	
IOB2		0		
IOB1	0	0	1	
IOB0	0	1	_	

 $PA_3$  input

PA<sub>3</sub> output
TIOCB<sub>0</sub> input\*1

TCLKD input\*2

 $\mathsf{TIOCB}_{\scriptscriptstyle{0}}$  output

Pin function

Notes: 1. TIC	CA, input whe	n IOA2 = 1.			
2. TC TC	•	n TPSC2 = TP	SC1 = 1 and TI	PSC0 = 0 in an	у
ITU channel 0 settings	(2)	(1	1)	(2)	
PWM0					
IOA2		0		1	
IOA1	0	0	1	_	
IOA0	0	1	_	_	

PA<sub>2</sub> input

PA<sub>2</sub> output

TIOCA<sub>0</sub> input\*1

TCLKC input\*2

TI

TIOCA<sub>o</sub> output

Rev. 3.00 Sep 27, 2006 page 306 of 872 REJ09B0325-0300

Pin function

NDEKT	_	_	_	_	,					
Pin function	TEND,	output	PA <sub>1</sub>	input	PA, c	output				
				TCLKE	3 input*					
		t when M n any of T		TMDR, c	r when T	PSC2 = 1	, TP			
DMAC channel 1 settings	(2	2)	(1)	(2)	(1)	(2	2)			
DTS2A, DTS1A	1	Not both	1		1	Both 1				
DTS0A		_		0	0	1				
DTS2B	0	1	1	0	1	0				
DTS1B	_	0	1	_	_	_				

NDER1 — —

			· ·		o o					
		TCLKA input*								
	LKA inputany of TC			TMDR, o	r when T	PSC2 = 1	and 7			
DMAC channel 0 settings	(2	2)	(1)	(2)	(1)	(2	2)			
DTS2A, DTS1A	1	Not both 1 Both 1								
DTS0A		_		0	0	1	1			
DTS2B	0	1	1	0	1	0	1			
DTS1B	_	0	1	_	_	_	0			

PA₀ input

TI

 $PA_{_{0}}$  output

TEND<sub>0</sub> output

Rev. 3.00 Sep 27, 2006 page 308 of 872 REJ09B0325-0300


Pin function

hardware standby leaves port B as an input port. For selecting the pin function, see tal Usage of pins for TPC, ITU, DMAC, and A/D converter input and output is described sections on those modules. For output of  $\overline{CS}_7$  in modes 1 to 6, see section 6.3.2, Chip Signals. Pins not assigned to any of these functions are available for generic input/out 9.11 shows the pin configuration of port B.

Pins in port B can drive one TTL load and a 30-pF capacitive load. They can also drive darlington transistor pair. Pins PB<sub>3</sub> to PB<sub>0</sub> have Schmitt-trigger inputs.

Rev. 3.00 Sep 27, 2006 pag

REJ09



# Figure 9.11 Port B Pin Configuration

PB<sub>4</sub> (input/output)/TP<sub>12</sub> (output)/TOCXA<sub>4</sub> (output) PB<sub>3</sub> (input/output)/TP<sub>11</sub> (output)/TIOCB<sub>4</sub> (input/output) PB<sub>2</sub> (input/output)/TP<sub>10</sub> (output)/TIOCA<sub>4</sub> (input/output) PB<sub>1</sub> (input/output)/TP<sub>9</sub> (output)/TIOCB<sub>3</sub> (input/output) PB<sub>0</sub> (input/output)/TP<sub>8</sub> (output)/TIOCA<sub>3</sub> (input/output)

Rev. 3.00 Sep 27, 2006 page 310 of 872

REJ09B0325-0300



Note: \* Lower 16 bits of the address.

#### Port B Data Direction Register (PBDDR)

PBDDR is an 8-bit write-only register that can select input or output for each pin in popins are used for TPC output, the corresponding PBDDR bits must also be set.

Bit	7	6	5	4	3	2	1
	PB <sub>7</sub> DDR	PB <sub>6</sub> DDR	PB <sub>5</sub> DDR	PB <sub>4</sub> DDR	PB <sub>3</sub> DDR	PB <sub>2</sub> DDR	PB <sub>1</sub> DD
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

#### Port B data direction 7 to 0

These bits select input or output for port B p

While port B acts as an I/O port, a pin in port B becomes an output pin if the correspondable bit is set to 1, and an input pin if this bit is cleared to 0.

PBDDR is a write-only register. Its value cannot be read. All bits return 1 when read.

PBDDR is initialized to H'00 by a reset and in hardware standby mode. In software st it retains its previous setting. If a PBDDR bit is set to 1 while port B acts as an I/O po corresponding pin maintains its output state in software standby mode.

	1 07	1 106	1 05	1 104	1 103	1 102	1 101
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Port B da These bits		a for port l	3 pins

PBDR is initialized to H'00 by a reset and in hardware standby mode. In software stand

retains its previous setting.

ADTRG	select the pin fun	ction as follows
	PB,DDR	0

NDER15

Pin function	PB <sub>7</sub> input PB <sub>7</sub> output TF							
	DREQ₁ input*1							
	ADTRG input*2							
Notes: 1. DREC	Q, input under DMAC channel 1 settings (1) in the table b							
2. ADTF	RG input when TR	GE = 1.						
DMAC channel 1 settings	(2)	(1)	(2)	(1)	(2)			

1

0

DMAC channel 1 settings	(2	2)	(1)	(2)	(1)	(2	2)	
DTS2A, DTS1A	1	Not both	1		Both 1			
DTS0A				0	0	1		
DTS2B	0	1	1	0	1	0		
DTS1B	_	0	1	_	_	_		
			•				•	

Note: * DREC	Ω <sub>o</sub> input υ	ınder DM	IAC chan	nel 0 set	tings (1)	in the tab	le be
DMAC channel 0 settings	(2	2)	(1)	(2)	(1)	(2	2)
DTS2A, DTS1A	1	Not both	1		Both 1		
DTS0A				0	0	1	1
DTS2B	0	1	1	0	1	0	1
DTS1B	_	0	1	_	_	_	(

ITU channel 4 settings (bit CMD1 in TFCR and bit EXB4 in TOER), bit NDE

ITU channel 4 settings (bit CMD1 in TFCR and bit EXA4 in TOER), bit NDE

NDERB, and bit PB,DDR in PBDDR select the pin function as follows

Not both 1

1

0

PB<sub>s</sub> output

Not both 1

1

1

1

TP<sub>13</sub> output

1

1 TP<sub>12</sub> output TOO

TO

NDERB, and bit PB, DDR in PBDDR select the pin function as follows

0

PB<sub>s</sub> input

0

DREQ<sub>0</sub> input\*

C

4		
NDER12	_	0
Pin function	PB₄ input	PB <sub>4</sub> output

EXB4, CMD1

PB<sub>s</sub>DDR

NDER13

Pin function

EXA4, CMD1

Rev. 3.00 Sep 27, 2006 page 314 of 872

PB,DDR

PB<sub>5</sub>/TP<sub>13</sub>/

TOCXB

PB<sub>4</sub>/TP<sub>12</sub>/

TOCXA

REJ09B0325-0300

			TIOCB <sub>4</sub> input <sup>3</sup>				
Note: * TIOC	B <sub>4</sub> input whe	en CM	D1 =	PWM4 = 0 a	and IOB2 =	1.	
ITU channel 4 settings	(2)	(2	2)	(1	1)	(2)	
EB4	0	1					
CMD1	_			(	)		
IOB2	_	(	)	0	0	1	
IOB1	_	(	)	0	1		
IOB0	_	(	)	1	_	_	

 $PB_3$  input

 $PB_3$  output

 $\mathsf{TIOCB}_{\scriptscriptstyle 4}$  output

Pin function

		TIOCA₄ input*							
Note: * TIOC	A <sub>4</sub> input w	hen CMD	1 = PWM4	= 0 and 10	DA2 = 1.				
ITU channel 4 settings	(2)	(2)	(*	1)	(2)				
EA4	0		1						
CMD1	_			0					
PWM4	_		(	)		1			
IOA2	_	0	0	0	1	_			
IOA1	_	0	0	1	_				
IOA0	_	0	1	_	_				

 $PB_2$  input

PB<sub>2</sub> output

T

 $\mathsf{TIOCA}_4$  output

Rev. 3.00 Sep 27, 2006 page 316 of 872 REJ09B0325-0300

Pin function

			TIOCB <sub>3</sub> input <sup>3</sup>				
Note: * TIOC	B <sub>3</sub> input whe	en CM	D1 =	PWM3 = 0	and IOB2 =	1.	
ITU channel 3							
settings	(2)	(2	2)	(1)			
EB3	0	1					
CMD1	_		0				
IOB2	_	(	)	0	0	1	
IOB1	_	(	)	0	1		
IOB0	_	(	)	1		_	

 $PB_1$  input

PB₁ output

TIOCB<sub>3</sub> output

Pin function

				TIC	OCA <sub>3</sub> input	*		
Note: * TIOC	A₃ input w	hen CMD	1 = PWM3	= 0 and 10	DA2 = 1.			
ITU channel 3 settings	(2)	(2)	('	1)	(2)			
EA3	0		1					
CMD1	_		0					
PWM3	_		(	)		1		
IOA2	_	0	0	0	1	_		
IOA1	_	0	0	1	_			
IOA0	_	0	1	_	_	_		

 $PB_{_{0}}$  input

 $PB_{_{0}}$  output

T

TIOCA<sub>3</sub> output

Rev. 3.00 Sep 27, 2006 page 318 of 872 REJ09B0325-0300

Pin function

section 20.6, Module Standby Function.

#### 10.1.1 Features

ITU features are listed below.

- Capability to process up to 12 pulse outputs or 10 pulse inputs
- Ten general registers (GRs, two per channel) with independently-assignable output input capture functions
- Selection of eight counter clock sources for each channel:

Internal clocks:  $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ 

External clocks: TCLKA, TCLKB, TCLKC, TCLKD

- Five operating modes selectable in all channels:
  - Waveform output by compare match

Selection of 0 output, 1 output, or toggle output (only 0 or 1 output in channel

- Input capture function
- Rising edge, falling edge, or both edges (selectable)
- Counter clearing function

Counters can be cleared by compare match or input capture

— Synchronization

Two or more timer counters (TCNTs) can be preset simultaneously, or cleared simultaneously by compare match or input capture. Counter synchronization esynchronous register input and output.

— PWM mode

PWM output can be provided with an arbitrary duty cycle. With synchronization five-phase PWM output is possible

• Phase counting mode selectable in channel 2

Two-phase encoder output can be counted automatically.

Rev. 3.00 Sep 27, 2006 pag

REJ0



Input capture registers can be double-buffered. Output compare registers can be automatically.

• High-speed access via internal 16-bit bus

The 16-bit timer counters, general registers, and buffer registers can be accessed at via a 16-bit bus.

• Fifteen interrupt sources

Each channel has two compare match/input capture interrupts and an overflow interinterrupts can be requested independently.

Compare match/input capture signals from channels 0 to 3 can be used as TPC outp

Activation of DMA controller (DMAC)

Four of the compare match/input capture interrupts from channels 0 to 3 can start the Output triggering of programmable timing pattern controller (TPC)

Rev. 3.00 Sep 27, 2006 page 320 of 872

REJ09B0325-0300

Output pins		_	_	_	_
Counter clearing function		GRA0/GRB0 compare match or input capture	GRA1/GRB1 compare match or input capture	GRA2/GRB2 compare match or input capture	GRA3/GRB3 compare match or input capture
Compare match	0	0	0	0	0
output	1	0	0	0	0
-	Toggle	0	0	_	0
Input capture func	tion	0	0	0	0
Synchronization		0	0	0	0
PWM mode		0	0	0	0
Reset-synchronize PWM mode	∌d	_	_	_	0
Complementary PWM mode		_	_	_	0
Phase counting m	ode	_	_	0	_
Buffering		_	_	_	0
DMAC activation		GRA0 compare match or input capture	GRA1 compare match or input capture	GRA2 compare match or input capture	GRA3 compare match or input capture
Interrupt sources		Three sources	Three sources	Three sources	Three sources
		<ul> <li>tch/input capture A0</li> </ul>	Compare match/input	Compare match/input	Compare match/input
		<ul><li>Compare match/input capture B0</li><li>Overflow</li></ul>	• Compare match/input capture B1	• Compare match/input capture B2	• Compare match/input capture B3
			<ul> <li>Overflow</li> </ul>	<ul> <li>Overflow</li> </ul>	<ul> <li>Overflow</li> </ul>

TIOCA<sub>0</sub>,

TIOCB

TIOCA,

TIOCB,

TIOCA<sub>2</sub>,

TIOCB,

RENESAS

REJ09

Rev. 3.00 Sep 27, 2006 pag

Е

٦

٦

BRA3, BRB3

TIOCA<sub>2</sub>,

TIOCB,

capitale registers)

**Buffer registers** 

Input/output pins





Figure 10.1 ITU Block Diagram (Overall)

Rev. 3.00 Sep 27, 2006 page 322 of 872

REJ09B0325-0300




TCNT: Timer counter (16 bits)

GRA, GRB: General registers A and B (input capture/output compare registers) (19 TCR: Timer control register (8 bits)
TIOR: Timer I/O control register (8 bits)
TIER: Timer interrupt enable register (8 bits)
TSR: Timer status register (8 bits)

Figure 10.2 Block Diagram of Channels 0 and 1 (for Channel 0)

Rev. 3.00 Sep 27, 2006 pag REJ09



TCNT2: Timer counter 2 (16 bits)

GRA2, GRB2: General registers A2 and B2 (input capture/output compare registers  $(16 \text{ bits} \times 2)$ TCR2:


Timer control register 2 (8 bits)
Timer I/O control register 2 (8 bits) TIOR2: Timer interrupt enable register 2 (8 bits)
Timer status register 2 (8 bits) TIER2:

TSR2:

Figure 10.3 Block Diagram of Channel 2

Rev. 3.00 Sep 27, 2006 page 324 of 872

REJ09B0325-0300



TCNT3: Timer counter 3 (16 bits)

GRA3, GRB3: General registers A3 and B3 (input capture/output compare registe

 $(16 \text{ bits} \times 2)$ 

BRA3, BRB3: Buffer registers A3 and B3 (input capture/output compare buffer registers A3 and B3 (input capture/output capture/  $(16 \text{ bits} \times 2)$ 


TCR3:

Timer control register 3 (8 bits)
Timer I/O control register 3 (8 bits)
Timer interrupt enable register 3 (8 bits)
Timer status register 3 (8 bits) TIOR3: TIER3:

TSR3:

Figure 10.4 Block Diagram of Channel 3

REJ09



TCNT4: Timer counter 4 (16 bits)

GRA4, GRB4: General registers A4 and B4 (input capture/output compare registers

 $(16 \text{ bits} \times 2)$ 

BRA4, BRB4: Buffer registers A4 and B4 (input capture/output compare buffer registers A4 and B4 (input capture/output captu  $(16 \text{ bits} \times 2)$ 

Timer control register 4 (8 bits)
Timer I/O control register 4 (8 bits)
Timer interrupt enable register 4 (8 bits)
Timer status register 4 (8 bits) TCR4: TIOR4:

TIER4: TSR4:

Figure 10.5 Block Diagram of Channel 4

Rev. 3.00 Sep 27, 2006 page 326 of 872

REJ09B0325-0300



	compare A2		output	outpu
	Input capture/output compare B2	TIOCB <sub>2</sub>	Input/ output	GRB
3	Input capture/output compare A3	TIOCA <sub>3</sub>	Input/ output	GRA outpu mode
	Input capture/output compare B3	TIOCB <sub>3</sub>	Input/ output	GRB outpo reset
4	Input capture/output compare A4	TIOCA <sub>4</sub>	Input/ output	GRA outpu mode
	Input capture/output compare B4	TIOCB <sub>4</sub>	Input/ output	GRB outpu reset
	Output compare XA4	TOCXA <sub>4</sub>	Output	PWM or re
	Output compare XB4	TOCXB <sub>4</sub>	Output	PWN or re
				Re
		RENESAS		SAS

Clock input B

Clock input C

Clock input D

compare A0

compare B0

compare A1

compare B1

Input capture/output

Input capture/output

Input capture/output

Input capture/output

Input capture/output

0

1

2

**TCLKB** 

**TCLKC** 

**TCLKD** 

TIOCA.

TIOCB<sub>o</sub>

TIOCA,

TIOCB,

TIOCA,

Input

Input

Input

Input/

output

Input/

output

Input/

output

Input/

output

Input/

(priase-A iriput piri iri priase couriti

GRA0 output compare or input cap output pin in PWM mode

GRB0 output compare or input cap

GRA1 output compare or input cap

GRB1 output compare or input cap

GRA2 output compare or input cap output pin in PWM mode

GRB2 output compare or input car

GRA3 output compare or input cap output pin in PWM mode, complen mode, or reset-synchronized PWM GRB3 output compare or input cap output pin in complementary PWM reset-synchronized PWM mode GRA4 output compare or input cap output pin in PWM mode, complen mode, or reset-synchronized PWM GRB4 output compare or input cap output pin in complementary PWM reset-synchronized PWM mode PWM output pin in complementary or reset-synchronized PWM mode PWM output pin in complementary or reset-synchronized PWM mode

Rev. 3.00 Sep 27, 2006 pag

REJ09

External clock B input pin (phase-B input pin in phase countil

External clock C input pin

External clock D input pin

output pin in PWM mode

H'FF66	Timer interrupt enable register 0	TIER0
H'FF67	Timer status register 0	TSR0
H'FF68	Timer counter 0 (high)	TCNT0H
H'FF69	Timer counter 0 (low)	TCNT0L
H'FF6A	General register A0 (high)	GRA0H
H'FF6B	General register A0 (low)	GRA0L
H'FF6C	General register B0 (high)	GRB0H
H'FF6D	General register B0 (low)	GRB0L
H'FF6E	Timer control register 1	TCR1
H'FF6F	Timer I/O control register 1	TIOR1
H'FF70	Timer interrupt enable register 1	TIER1
H'FF71	Timer status register 1	TSR1
H'FF72	Timer counter 1 (high)	TCNT1H
H'FF73	Timer counter 1 (low)	TCNT1L
H'FF74	General register A1 (high)	GRA1H
H'FF75	General register A1 (low)	GRA1L
H'FF76	General register B1 (high)	GRB1H
H'FF77	General register B1 (low)	GRB1L

Timer synchro register

Timer function control register

Timer output control register

Timer I/O control register 0

Timer control register 0

Timer output master enable register

Timer mode register

H'FF61

H'FF62

H'FF63

H'FF90

H'FF91

H'FF64

H'FF65

0

1



**TSNC** 

**TMDR** 

TFCR

**TOER** 

**TOCR** 

TCR0

TIOR0

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W  $R/(\overline{W)^{*2}}$ 

R/W

R/W

R/W R/W

R/W

R/W

R/W R/W

R/W R/(W)\*2

R/W

R/W

R/W

R/W R/W

R/W

	Goriorai regiotor / to (to tr)
H'FF8A	General register B3 (high)
H'FF8B	General register B3 (low)
H'FF8C	Buffer register A3 (high)
H'FF8D	Buffer register A3 (low)
H'FF8E	Buffer register B3 (high)
H'FF8F	Buffer register B3 (low)

111110

H'FF7E

H'FF7F

H'FF80

H'FF81

H'FF82

H'FF83

H'FF84

H'FF85

H'FF86

H'FF87

H'FF88

H'FF89

3

General register A2 (high)

General register A2 (low)

General register B2 (high)

General register B2 (low)

Timer I/O control register 3

Timer interrupt enable register 3

Timer control register 3

Timer status register 3

Timer counter 3 (high)

Timer counter 3 (low)

General register A3 (high)

General register A3 (low)

RENESAS

REJ09

ICINIZE

GRA2H

GRA2L

GRB2H

GRB2L

TCR3

TIOR3

TIER3

TSR3

TCNT3H

TCNT3L

**GRA3H** 

GRA3L

GRB3H

GRB3L

**BRA3H** 

BRA3L

BRB3H

BRB3L

Rev. 3.00 Sep 27, 2006 pag

R/W

R/(W)\*2

		H'FF9A	General register B4 (high)	
H'FF9B		H'FF9B	General register B4 (low)	
		H'FF9C	Buffer register A4 (high)	
		H'FF9D	Buffer register A4 (low)	
		H'FF9E	Buffer register B4 (high)	
		H'FF9F	Buffer register B4 (low)	
Notes:	1.	Lower 16 bits of the address.		
	2.	Only 0 can be written, to clear flags.		

Times counter + (low)

General register A4 (high)

General register A4 (low)

GRA4H

GRA4L

GRB4H GRB4L

BRA4H

BRA4L

BRB4H

BRB4L

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

H'FF98

H'FF99

Rev. 3.00 Sep 27, 2006 page 330 of 872

	stop TCNT4 to TCNT0		
TSTR is initializ	ed to H'E0 by a reset and in standby mode.		
Bits 7 to 5—Res	served: Read-only bits, always read as 1.		
Bit 4—Counter Start 4 (STR4): Starts and stops timer counter 4 (TCNT4).			
Bit 4: STR4	Description		
0	TCNT4 is halted		
1	TCNT4 is counting		
Bit 3—Counter Start 3 (STR3): Starts and stops timer counter 3 (TCNT3).			
Bit 3: STR3	Description		
0	TCNT3 is halted		

TCNT3 is counting

Reserved bits

Bit 2—Counter Start 2 (STR2): Starts and stops timer counter 2 (TCNT2).

Initial value

Read/Write

Bit 2: STR2	Description	
0	TCNT2 is halted	
1	TCNT2 is counting	



STR4

0

R/W

STR3

0

R/W

STR2

0

R/W

Counter start 4 to 0 These bits start and

STR1

0

R/W

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ0


0	TCNT0 is halted	(
1	TCNT0 is counting	
10.2.2	Timer Synchro Register (TSNC)	

Description

Bit 0: STR0

synchronously.

TSNC is an 8-bit readable/writable register that selects whether channels 0 to 4 operate independently or synchronously. Channels are synchronized by setting the correspondi



TSNC is initialized to H'E0 by a reset and in standby mode.

**Bits 7 to 5—Reserved:** Read-only bits, always read as 1.

Bit 4: SYNC4 Description 0 Channel 4's timer counter (TCNT4) operates independently (1 TCNT4 is preset and cleared independently of other channels Channel 4 operates synchronously TCNT4 can be synchronously preset and cleared

Bit 4—Timer Sync 4 (SYNC4): Selects whether channel 4 operates independently or

Rev. 3.00 Sep 27, 2006 page 332 of 872 REJ09B0325-0300

<b>Bit 2—Timer Sync 2 (SYNC2):</b> Selects whether channel 2 operates independently synchronously.			
Bit 2: SYNC2	Description		
0	Channel 2's timer counter (TCNT2) operates independently		

TCNT2 is preset and cleared independently of other channels

OI

Channel 2 operates synchronously
 TCNT2 can be synchronously preset and cleared

Bit 1—Timer Sync 1 (SYNC1): Selects whether channel 1 operates independently or

synchronously.		
Bit 1: SYNC1	Description	
0	Channel 1's timer counter (TCNT1) operates independently	
	TCNT1 is preset and cleared independently of other channels	

TCNT1 is preset and cleared independently of other channel

Channel 1 operates synchronously

TCNT1 can be synchronously preset and cleared

**Bit 0—Timer Sync 0 (SYNC0):** Selects whether channel 0 operates independently or synchronously.


Bit 0: Bit 0	Description	
0	Channel 0's timer counter (TCNT0) operates independently	-
	TCNT0 is preset and cleared independently of other channels	
1	Channel 0 operates synchronously	

TCNT0 can be synchronously preset and cleared

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ09



Reserved bit

TMDR is initialized to H'80 by a reset and in standby mode.

**Bit 7—Reserved:** Read-only bit, always read as 1.

Bit 6—Phase Counting Mode Flag (MDF): Selects whether channel 2 operates norm

phase counting mode

phase counting mode.			
Bit 6: MDF	Description		
0	Channel 2 operates normally	(I	
1	Channel 2 operates in phase counting mode		

Rev. 3.00 Sep 27, 2006 page 334 of 872 REJ09B0325-0300



In phase counting mode channel 2 operates as above regardless of the external clock eselected by bits CKEG1 and CKEG0 and the clock source selected by bits TPSC2 to TCR2. Phase counting mode takes precedence over these settings.

The counter clearing condition selected by the CCLR1 and CCLR0 bits in TCR2 and match/input capture settings and interrupt functions of TIOR2, TIER2, and TSR2 rem in phase counting mode.

**Bit 5—Flag Direction (FDIR):** Designates the setting condition for the OVF flag in FDIR designation is valid in all modes in channel 2.

0 OVF is set to 1 in TSR2 when TCNT2 overflows or underflows	
1 OVF is set to 1 in TSR2 when TCNT2 overflows	

Bit 4—PWM Mode 4 (PWM4): Selects whether channel 4 operates normally or in P

		•	•
Bit 4: PWM4	Description		
0	Channel 4 operates normally		
1	Channel 4 operates in PWM mode		

When bit PWM4 is set to 1 to select PWM mode, pin TIOCA, becomes a PWM output

output goes to 1 at compare match with GRA4, and to 0 at compare match with GRB4. If complementary PWM mode or reset-synchronized PWM mode is selected by bits CCMD0 in TFCR, the CMD1 and CMD0 setting takes precedence and the PWM4 setting ignored.

If complementary PWM mode or reset-synchronized PWM mode is selected by bits CM CMD0 in TFCR, the CMD1 and CMD0 setting takes precedence and the PWM3 settin ignored.

Bit 2—PWM Mode 2 (PWM2): Selects whether channel 2 operates normally or in PV

Bit 2: PWM2	Description	
0	Channel 2 operates normally	(
1	Channel 2 operates in PWM mode	

When bit PWM2 is set to 1 to select PWM mode, pin TIOCA, becomes a PWM output output goes to 1 at compare match with GRA2, and to 0 at compare match with GRB2.

Bit 1—PWM Mode 1 (PWM1): Selects whether channel 1 operates normally or in PV

Description

0	Channel 1 operates normally
1	Channel 1 operates in PWM mode

(1

When bit PWM1 is set to 1 to select PWM mode, pin TIOCA, becomes a PWM output output goes to 1 at compare match with GRA1, and to 0 at compare match with GRB1.

Bit 1: PWM1

Bit 0: PWM0 Description		Description		
	0	Channel 0 operates normally	(	
	1	Channel 0 operates in PWM mode		

Bit 0—PWM Mode 0 (PWM0): Selects whether channel 0 operates normally or in PV

When bit PWM0 is set to 1 to select PWM mode, pin TIOCA, becomes a PWM output output goes to 1 at compare match with GRAO, and to 0 at compare match with GRBO.

Rev. 3.00 Sep 27, 2006 page 336 of 872 REJ09B0325-0300



	Thes PWM	bination mode 1/0 te bits select complementary If mode or reset-synchronized If mode for channels 3 and 4		
		These bits s general regis GRA4) by bu	e B4 and A4 elect buffering of sters (GRB4 and uffer registers BRA4) in channel 4	
			Buffer mode B3 These bits select of general registe and GRA3) by bu registers (BRB3 in channel 3	
TFCR is initialize	zed to H'C0 by a res	et and in standby mode.		
Bits 7 and 6—I	Reserved: Read-only	y bits, always read as 1.		
<b>Bits 5 and 4—Combination Mode 1 and 0 (CMD1, CMD0):</b> These bits select whet 3 and 4 operate in normal mode, complementary PWM mode, or reset-synchronized P				
Bit 5: CMD1	Bit 4: CMD0	Description		
0	0	Channels 3 and 4 operate	normally	
	1			

R/W

Reserved bits

R/W

R/W

R/W

R/W

REJ0

Read/Write

1

PWM mode	,	
	Rev. 3.00	Sep 27, 2006 pa
		DE IO

0

1



PWM mode

Channels 3 and 4 operate together in compler

Channels 3 and 4 operate together in reset-sy

Rit 3—Ruffer Mode R4 (RFR4). Selects whether GRR4 operates normally in channel

**Bit 3—Buffer Mode B4 (BFB4):** Selects whether GRB4 operates normally in channel whether GRB4 is buffered by BRB4.

Bit 3: BFB4	Description	
0	GRB4 operates normally	(
1	GRB4 is buffered by BRB4	

**Bit 2—Buffer Mode A4 (BFA4):** Selects whether GRA4 operates normally in channel whether GRA4 is buffered by BRA4.

Bit 2: BFA4	Description
0	GRA4 operates normally
1	GRA4 is buffered by BRA4

**Bit 1—Buffer Mode B3 (BFB3):** Selects whether GRB3 operates normally in channel whether GRB3 is buffered by BRB3.

Bit 1: BFB3	Description
0	GRB3 operates normally
1	GRB3 is buffered by BRB3

**Bit 0—Buffer Mode A3 (BFA3):** Selects whether GRA3 operates normally in channel whether GRA3 is buffered by BRA3.

Bit 0: BFA3	Description			
0	GRA3 operates normally			
1	GRA3 is buffered by BRA3			
•				

Rev. 3.00 Sep 27, 2006 page 338 of 872 REJ09B0325-0300

	Master enable TIOCA3, TIOCB3, TIOCA These bits enable or disable output setting TIOCA <sub>3</sub> , TIOCB <sub>3</sub> , TIOCA <sub>4</sub> , and TIOCB <sub>4</sub>
TOER is initiali	zed to H'FF by a reset and in standby mode.
Bits 7 and 6—I	Reserved: Read-only bits, always read as 1.
Bit 5—Master	Enable TOCXB4 (EXB4): Enables or disables ITU output at pin TO
Bit 5: EXB4	Description
0	TOCXB <sub>4</sub> output is disabled regardless of TFCR settings (TOCXB <sub>4</sub> a generic input/output pin).
	If XTGD = 0, EXB4 is cleared to 0 when input capture A occurs in
1	TOCXB <sub>4</sub> is enabled for output according to TFCR settings
Bit 4—Master i	Enable TOCXA4 (EXA4): Enables or disables ITU output at pin TO  Description
	• •
Bit 4: EXA4	Description  TOCXA <sub>4</sub> output is disabled regardless of TFCR settings (TOCXA <sub>4</sub>

R/W

Reserved bits

R/W

Master enable TOCXA4, TOCXB4
These bits enable or disable output
settings for pins TOCXA<sub>4</sub> and TOCXB<sub>4</sub>

R/W

R/W

Rev. 3.00 Sep 27, 2006 pag

REJ0

R/W

Read/Write



Bit 2—Master Enable TIOCB4 (EB4): Enables or disables ITU output at pin TIOCB

Bit 2: EB4	Description
0	TIOCB <sub>4</sub> output is disabled regardless of TIOR4 and TFCR settings (operates as a generic input/output pin).
	If XTGD = 0, EB4 is cleared to 0 when input capture A occurs in cha
1	TIOCB <sub>4</sub> is enabled for output according to TIOR4 and TFCR setting

(lr

(Ir

Bit 1—Master Enable TIOCA4 (EA4): Enables or disables ITU output at pin TIOCA

Description

If XTGD = 0, EA4 is cleared to 0 when input capture A occurs in cha
TIOCA <sub>4</sub> is enabled for output according to TIOR4, TMDR, and TFCF
(Ir

(TIOCA, operates as a generic input/output pin).

TIOCA, output is disabled regardless of TIOR4, TMDR, and TFCR

Bit 0—Master Enable TIOCA3 (EA3): Enables or disables ITU output at pin TIOCA

Bit 0: EA3

Description

	P. C.
0	TIOCA <sub>3</sub> output is disabled regardless of TIOR3, TMDR, and TFCR s (TIOCA <sub>3</sub> operates as a generic input/output pin).
	If XTGD = 0, EA3 is cleared to 0 when input capture A occurs in cha
1	TIOCA, is enabled for output according to TIOR3, TMDR, and TFCi

Rev. 3.00 Sep 27, 2006 page 340 of 872 REJ09B0325-0300

Bit 1: EA4

0

1

Read/Write	_	_	_	R/W	_	_	R/W
	R	eserved	bits			These levels PWM	ut level se e bits sele in comple mode and ronized P
					Reser	ved bits	TOTIIZEG T
			Selects e	entary P\	lisable triggered d VM mode a	-	-
The settings of th					•		•

and reset-synchronized PWM mode. These settings do not affect other modes.

TOCR is initialized to H'FF by a reset and in standby mode.

**Bits 7 to 5—Reserved:** Read-only bits, always read as 1.

0

1

Bit 4—External Trigger Disable (XTGD): Selects externally triggered disabling of in complementary PWM mode and reset-synchronized PWM mode.

External triggering is disabled

Bit 4: XTGD Description Input capture A in channel 1 is used as an external trigger signal in complementary PWM mode and reset-synchronized PWM mode. When an external trigger occurs, bits 5 to 0 in TOER are cleared to ITU output.

**Bits 3 and 2—Reserved:** Read-only bits, always read as 1.

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09 reset-synchronized PWM mode.

Bit 0: OLS3	Description	
0	TIOCB <sub>3</sub> , TOCXA <sub>4</sub> , and TOCXB <sub>4</sub> outputs are inverted	
1	TIOCB <sub>3</sub> , TOCXA <sub>4</sub> , and TOCXB <sub>4</sub> outputs are not inverted	(Ir

## **10.2.7** Timer Counters (TCNT)

TCNT is a 16-bit counter. The ITU has five TCNTs, one for each channel.

Channel	Abbreviation	Function
0	TCNT0	Up-counter
1	TCNT1	<del></del>
2	TCNT2	Phase counting mode: up/down-counter
		Other modes: up-counter
3	TCNT3	Complementary PWM mode: up/down-counter
4	TCNT4	Other modes: up-counter

Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W													

10 9 8 7

3

11

Each TCNT is a 16-bit readable/writable register that counts pulse inputs from a clock

clock source is selected by bits TPSC2 to TPSC0 in TCR.

13 12

TCNT0 and TCNT1 are up-counters. TCNT2 is an up/down-counter in phase counting an up-counter in other modes. TCNT3 and TCNT4 are up/down-counters in compleme mode and up-counters in other modes.

Rev. 3.00 Sep 27, 2006 page 342 of 872

15 14

REJ09B0325-0300

Bit



The TCNTs are linked to the CPU by an internal 16-bit bus and can be written or read word access or byte access.

Each TCNT is initialized to H'0000 by a reset and in standby mode.

#### 10.2.8 General Registers A, B (GRA, GRB)

Bit

The general registers are 16-bit registers. The ITU has 10 general registers, two in each

Channel	Abbreviation	Function
0	GRA0, GRB0	Output compare/input capture register
1	GRA1, GRB1	
2	GRA2, GRB2	
3	GRA3, GRB3	Output compare/input capture register; can be buffe
4	GRA4, GRB4	buffer registers BRA and BRB

Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W													

A general register is a 16-bit readable/writable register that can function as either an o

compare register or an input capture register. The function is selected by settings in T When a general register is used as an output compare register, its value is constantly c

with the TCNT value. When the two values match (compare match), the IMFA or IM to 1 in TSR. Compare match output can be selected in TIOR.

When a general register is used as an input capture register, rising edges, falling edges edges of an external input capture signal are detected and the current TCNT value is s



Rev. 3.00 Sep 27, 2006 pag

REJ09



General registers are initialized to the output compare function (with no output signal) and in standby mode. The initial value is H'FFFF.

## 10.2.9 Buffer Registers A, B (BRA, BRB)

The buffer registers are 16-bit registers. The ITU has four buffer registers, two each in and 4.

Channel	Abbreviation	Function
3	BRA3, BRB3	Used for buffering
4	BRA4, BRB4	<ul> <li>When the corresponding GRA or GRB functions output compare register, BRA or BRB can function output compare buffer register: the BRA or BRB automatically transferred to GRA or GRB at com</li> </ul>
		<ul> <li>When the corresponding GRA or GRB functions capture register, BRA or BRB can function as an</li> </ul>

Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W													

10 9

capture buffer register: the GRA or GRB value is automatically transferred to BRA or BRB at input

3

A buffer register is a 16-bit readable/writable register that is used when buffering is sel

Buffering can be selected independently by bits BFB4, BFA4, BFB3, and BFA3 in TFO

The buffer register and general register operate as a pair. When the general register functions as an output compare buffer register functions as an output compare buffer register.

Rev. 3.00 Sep 27, 2006 page 344 of 872 RE 109B0325-0300

15

14

13 12 11

REJ09B0325-0300


Bit



10.2.10 Timer control Registers (TCR)

TCR is an 8-bit register. The ITU has five TCRs, one in each channel.

Channel	Abbreviation	Function	
0	TCR0	TCR controls the timer counter. The TCRs in all cha	
1	TCR1	<ul><li>functionally identical. When phase counting mode i</li><li>channel 2, the settings of bits CKEG1 and CKEG0</li></ul>	
2	TCR2	to TPSC0 in TCR2 are ignored.	
3	TCR3		
4	TCR4	<del></del>	



Reserved bit

Each TCR is an 8-bit readable/writable register that selects the timer counter clock so the edge or edges of external clock sources, and selects how the counter is cleared.

TCR is initialized to H'80 by a reset and in standby mode.

**Bit 7—Reserved:** Read-only bit, always read as 1.

Rev. 3.00 Sep 27, 2006 pag REJ09



	captaio
1	Synchronous clear: TCNT is cleared in synchro with other synchronized timers*2
, ,	pare match when the general register functions as a rinput capture when the general register functions a

capture register. 2. Selected in TSNC.

edges when an external clock source is used. Bit 4: CKEG1 Bit 3: CKEG0 Description

Bits 4 and 3—Clock Edge 1 and 0 (CKEG1, CKEG0): These bits select external clo

		=	
0	0	Count rising edges	(
	1	Count falling edges	
1	_	Count both edges	

When channel 2 is set to phase counting mode, bits CKEG1 and CKEG0 in TCR2 are it Phase counting takes precedence.

Rev. 3.00 Sep 27, 2006 page 346 of 872 REJ09B0325-0300



	1	External clock B: TCLKB i
1	0	External clock C: TCLKC
	1	External clock D: TCLKD
When bit TPSC2 is cleared to 0	an internal clock s	source is selected, and the timer cou
falling edges. When bit TPSC2	is set to 1 an extern	nal clock source is selected, and the

0

the edge or edges selected by bits CKEG1 and CKEG0. When channel 2 is set to phase counting mode (MDF = 1 in TMDR), the settings of b TPSC0 in TCR2 are ignored. Phase counting takes precedence.

0


1

Rev. 3.00 Sep 27, 2006 pag

REJ09

External clock A: TCLKA i

3	TIOR3	
4	TIOR4	



Each TIOR is an 8-bit readable/writable register that selects the output compare or input function for GRA and GRB, and specifies the functions of the TIOCA and TIOCB pins output compare function is selected, TIOR also selects the type of output. If input captus selected, TIOR also selects the edge or edges of the input capture signal.

TIOR is initialized to H'88 by a reset and in standby mode.

Bit 7—Reserved: Read-only bit, always read as 1.

Rev. 3.00 Sep 27, 2006 page 348 of 872

REJ09B0325-0300



1 0	0	GRB is an input	GRB captures rising edge of ir		
	1 capture register		GRB captures falling edge of in		
	0		GRB captures both edges of		
		1			
Notes:	1. After a	a reset, the	output is 0 until the first	compare match.	
	0 Cham	ael 2 autaut	cannot be toggled by o	compare match. This setting select	

## Bits 2 to 0—I/O Control A2 to A0 (IOA2 to IOA0): These bits select the GRA fund Bit 0:

IOA0

0

1

Bit 2:

IOA2

0

Bit 1:

IOA1

0

	1	0		1 output at GRA compare match			
		1		Output toggles at GRA compare (1 output in channel 2)**1**2			
1	0	0	GRA is an input	GRA captures rising edge of in			
		1	capture register	GRA captures falling edge of in			
	1	0		GRA captures both edges of inp			
		1					

Description

GRA is an output

compare register

Notes: 1. After a reset, the output is 0 until the first compare match. 2. Channel 2 output cannot be toggled by compare match. This setting select instead.

Rev. 3.00 Sep 27, 2006 pag


REJ09

(1 output in channel 2)

No output at compare match (

0 output at GRA compare match

3	TSR3	
4	TSR4	



Input capture/compare match fla Status flag indicating GRB compare match or input capture

> Input capture/compare mat Status flag indicating GRA co match or input capture

Note: \* Only 0 can be written, to clear the flag.

Each TSR is an 8-bit readable/writable register containing flags that indicate TCNT ovunderflow and GRA or GRB compare match or input capture. These flags are interrupt and generate CPU interrupts if enabled by corresponding bits in TIER.

TSR is initialized to H'F8 by a reset and in standby mode.

**Bits 7 to 3—Reserved:** Read-only bits, always read as 1.

Rev. 3.00 Sep 27, 2006 page 350 of 872 REJ09B0325-0300

·					
Bit 1—Input Capture/Compare Match Flag B (IMFB): This status flag indicates compare match or input capture events.					
Bit 1: IMFB	Description				
0	[Clearing condition]				
	Read IMFB when IMFB = 1, then write 0 in IMFB				
1	[Setting conditions]				
	TCNT = GRB when GRB functions as an output compare register				
	TCNT value is transferred to GRB by an input capture signal, whe functions as an input capture register.				
-					

TCNT underflow occurs when TCNT operates as an up/down-counter. Und

(1) Channel 2 operates in phase counting mode (MDF = 1 in TMDR) (2) Channels 3 and 4 operate in complementary PWM mode (CMD1 = 1 a

Bit 0—Input Capture/Compare Match Flag A (IMFA): This status flag indicates C compare match or input capture events.

[Clearing conditions]

Description

occurs only under the following conditions:

in TFCR)

Note:

Bit 0: IMFA


0

-	[
	Read IMFA when IMFA = 1, then write 0 in IMFA.
	DMAC activated by IMIA interrupt (channels 0 to 3 only).
1	[Setting conditions]
	TCNT = GRA when GRA functions as an output compare register
	TCNT value is transferred to GRA by an input capture signal, whe functions as an input capture register.

Rev. 3.00 Sep 27, 2006 pag

REJ09

3	TIER3	
4	TIER4	



interrupt enable B
Enables or disables IMFB interrupt capture/compa

interrupt enable A
Enables or disables IN
interrupts

Each TIER is an 8-bit readable/writable register that enables and disables overflow interequests and general register compare match and input capture interrupt requests.

TIER is initialized to H'F8 by a reset and in standby mode.

**Bits 7 to 3—Reserved:** Read-only bits, always read as 1.

Rev. 3.00 Sep 27, 2006 page 352 of 872

REJ09B0325-0300



interrupt requested by the IMFB flag in TSR when IMFB is set to 1.

Bit 1: IMIEB	Description	
0	IMIB interrupt requested by IMFB is disabled	(
1	IMIB interrupt requested by IMFB is enabled	

**Bit 0—Input Capture/Compare Match Interrupt Enable A (IMIEA):** Enables or einterrupt requested by the IMFA flag in TSR when IMFA is set to 1.

Bit 0: IMIEA	Description
0	IMIA interrupt requested by IMFA is disabled
1	IMIA interrupt requested by IMFA is enabled

## 10.3 CPU Interface

## 10.3.1 16-Bit Accessible Registers

The timer counters (TCNTs), general registers A and B (GRAs and GRBs), and buffe and B (BRAs and BRBs) are 16-bit registers, and are linked to the CPU by an internal bus. These registers can be written or read a word at a time, or a byte at a time.

Figures 10.6 and 10.7 show examples of word access to a timer counter (TCNT). Figure 10.11 show examples of byte access to TCNTH and TCNTL.

Figure 10.6 Access to Timer Counter (CPU Writes to TCNT, Word)




Figure 10.7 Access to Timer Counter (CPU Reads TCNT, Word)




Figure 10.8 Access to Timer Counter (CPU Writes to TCNT, Upper Byt

# Figure 10.9 Access to Timer Counter (CPU Writes to TCNT, Lower By




Figure 10.10 Access to Timer Counter (CPU Reads TCNT, Upper By




Figure 10.11 Access to Timer Counter (CPU Reads TCNT, Lower By




Figure 10.12 Access to Timer Counter (CPU Writes to TCR)




Figure 10.13 Access to Timer Counter (CPU Reads TCR)

Rev. 3.00 Sep 27, 2006 page 356 of 872

REJ09B0325-0300

Each channel has a timer counter and general registers. The timer counter counts up, a operate as a free-running counter, periodic counter, or external event counter. General and B can be used for input capture or output compare.

## **Synchronous Operation**

The timer counters in designated channels are preset synchronously. Data written to the counter in any one of these channels is simultaneously written to the timer counters in channels as well. The timer counters can also be cleared synchronously if so designate CCLR1 and CCLR0 bits in the TCRs.

#### **PWM Mode**

A PWM waveform is output from the TIOCA pin. The output goes to 1 at compare m to 0 at compare match B. The duty cycle can be varied from 0% to 100% depending o settings of GRA and GRB. When a channel is set to PWM mode, its GRA and GRB a become output compare registers.

## **Reset-Synchronized PWM Mode**

Channels 3 and 4 are paired for three-phase PWM output with complementary wavefor three phases are related by having a common transition point.) When reset-synchroniz mode is selected GRA3, GRB3, GRA4, and GRB4 automatically function as output c registers, TIOCA, TIOCB, TIOCA, TOCXA, TIOCB, and TOCXB function as PV pins, and TCNT3 operates as an up-counter. TCNT4 operates independently, and is no with GRA4 or GRB4.

Rev. 3.00 Sep 27, 2006 pag

REJ0



The phase relationship between two clock signals input at TCLKA and TCLKB is dete TCNT2 counts up or down accordingly. When phase counting mode is selected TCLKA TCLKB become clock input pins and TCNT2 operates as an up/down-counter.

### **Buffering**

- If the general register is an output compare register
  - When compare match occurs the buffer register value is transferred to the general re-
- If the general register is an input capture register

When input capture occurs the TCNT value is transferred to the general register, an previous general register value is transferred to the buffer register.

- Complementary PWM mode
  - The buffer register value is transferred to the general register when TCNT3 and TC change counting direction.
- Reset-synchronized PWM mode

The buffer register value is transferred to the general register at GRA3 compare ma

Rev. 3.00 Sep 27, 2006 page 358 of 872

REJ09B0325-0300



counter.




Figure 10.14 Counter Setup Procedure (Example)

Rev. 3.00 Sep 27, 2006 pag REJ09



5. Set the STR bit to 1 in TSTR to start the timer counter.

Free-running and periodic counter operation: A reset leaves the counters (TCNTs) is channels 0 to 4 all set as free-running counters. A free-running counter starts counting a corresponding bit in TSTR is set to 1. When the count overflows from H'FFFF to H'000 OVF flag is set to 1 in TSR. If the corresponding OVIE bit is set to 1 in TIER, a CPU is requested. After the overflow, the counter continues counting up from H'0000. Figure 1 illustrates free-running counting.




Figure 10.15 Free-Running Counter Operation

When a channel is set to have its counter cleared by compare match, in that channel TC operates as a periodic counter. Select the output compare function of GRA or GRB, set or CCLR0 in TCR to have the counter cleared by compare match, and set the count per or GRB. After these settings, the counter starts counting up as a periodic counter when corresponding bit is set to 1 in TSTR. When the count matches GRA or GRB, the IMFA flag is set to 1 in TSR and the counter is cleared to H'0000. If the corresponding IMIEA bit is set to 1 in TIER, a CPU interrupt is requested at this time. After the compare matched continues counting up from H'0000. Figure 10.16 illustrates periodic counting.

Rev. 3.00 Sep 27, 2006 page 360 of 872 REJ09B0325-0300



		•	
IMF		)	
IIVIF		,	
		,	

Figure 10.16 Periodic Counter Operation

#### **TCNT** count timing:

Internal clock source

Bits TPSC2 to TPSC0 in TCR select the system clock ( $\phi$ ) or one of three internal obtained by prescaling the system clock ( $\phi$ /2,  $\phi$ /4,  $\phi$ /8).

Figure 10.17 shows the timing.




Figure 10.17 Count Timing for Internal Clock Sources

External clock source

Bits TPSC2 to TPSC0 in TCR select an external clock input pin (TCLKA to TCL) valid edge or edges are selected by bits CKEG1 and CKEG0. The rising edge, fall both edges can be selected.

The pulse width of the external clock signal must be at least 1.5 system clocks whe edge is selected, and at least 2.5 system clocks when both edges are selected. Shor will not be counted correctly.

Figure 10.18 shows the timing when both edges are detected.

Rev. 3.00 Sep 27, 2006 pag REJ09



N-1 N-1

## Figure 10.18 Count Timing for External Clock Sources (when Both Edges Are

## **Waveform Output by Compare Match**

In ITU channels 0, 1, 3, and 4, compare match A or B can cause the output at the TIOC

TIOCB pin to go to 0, go to 1, or toggle. In channel 2 the output can only go to 0 or go **Sample setup procedure for waveform output by compare match:** Figure 10.19 sho sample procedure for setting up waveform output by compare match.




Figure 10.19 Setup Procedure for Waveform Output by Compare Match (Ex




Figure 10.20 0 and 1 Output (Examples)

Figure 10.21 shows examples of toggle output. TCNT operates as a periodic counter, compare match B. Toggle output is selected for both compare match A and B.




Figure 10.21 Toggle Output (Example)

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure 10.22 Output Compare Timing

## **Input Capture Function**

The TCNT value can be captured into a general register when a transition occurs at an capture/output compare pin (TIOCA or TIOCB). Capture can take place on the rising edge, or both edges. The input capture function can be used to measure pulse width or

**Sample setup procedure for input capture:** Figure 10.23 shows a sample procedure to up input capture.

Rev. 3.00 Sep 27, 2006 page 364 of 872 REJ09B0325-0300




Figure 10.23 Setup Procedure for Input Capture (Example)

**Examples of input capture:** Figure 10.24 illustrates input capture when the falling ed TIOCB and both edges of TIOCA are selected as capture edges. TCNT is cleared by i into GRB.




Figure 10.24 Input Capture (Example)

Rev. 3.00 Sep 27, 2006 pag REJ09




Input-capture input			
Internal input capture signal			
TCNT	_	N	
GRA, GRB		V	N
3.3., 3115		/\_	.,

Figure 10.25 Input Capture Signal Timing

Rev. 3.00 Sep 27, 2006 page 366 of 872 REJ09B0325-0300

#### Sample Setup Procedure for Synchronization

Figure 10.26 shows a sample procedure for setting up synchronization.



- 1. Set the SYNC bits to 1 in TSNC for the channels to be synchronized.
- 2. When a value is written in TCNT in one of the synchronized channels, the same value is simultaneously written in TCNT in the other channels (synchronized preset).
- 3. Set the CCLR1 or CCLR0 bit in TCR to have the counter cleared by compare match or input
- 4. Set the CCLR1 and CCLR0 bits in TCR to have the counter cleared synchronously. 5. Set the STR bits in TSTR to 1 to start the synchronized counters.

Figure 10.26 Setup Procedure for Synchronization (Example)

Rev. 3.00 Sep 27, 2006 pag

REJ09






Figure 10.27 Synchronization (Example)


Rev. 3.00 Sep 27, 2006 page 368 of 872 REJ09B0325-0300

in GRA and GRB, the output does not change when compare match occurs.

Table 10.4 PWM Output Pins and Registers

Channel	Output Pin	1 Output	0 Output
0	TIOCA <sub>0</sub>	GRA0	GRB0
1	TIOCA <sub>1</sub>	GRA1	GRB1
2	TIOCA <sub>2</sub>	GRA2	GRB2
3	TIOCA <sub>3</sub>	GRA3	GRB3
4	TIOCA <sub>4</sub>	GRA4	GRB4





- select the desired edge(s) of the external clock signal. Set bits CCLR1 and CCLR0 in TC
  - to select the counter clear source
- 3. Set the time at which the PWM
- waveform should go to 1 in GRA. 4. Set the time at which the PWM
- waveform should go to 0 in GRB. 5. Set the PWM bit in TMDR to select PWM mode. When PWM mode is selected, regardless of the TIOR contents, GRA and GRB become

output pin. The TIOCB pin confor to the settings of bits IOB1 and IC in TIOR. If TIOCB output is not desired, clear both IOB1 and IOB 6. Set the STR bit to 1 in TSTR to st

output compare registers specifying the times at which the PWM output

goes to 1 and 0. The TIOCA pin

automatically becomes the PWM

the timer counter.

Figure 10.28 Setup Procedure for PWM Mode (Example)




Figure 10.29 PWM Mode (Example 1)




Figure 10.30 PWM Mode (Example 2)

Rev. 3.00 Sep 27, 2006 page 372 of 872 REJ09B0325-0300

<b>Table 10.5</b>	Output Pins i	n Reset-Synchronized PWM Mode
Channel	Output Pin	Description
3	TIOCA <sub>3</sub>	PWM output 1


	TIOCB <sub>3</sub>	PWM output 1' (complementary waveform to PWM ou
4	TIOCA₄	PWM output 2
	TOCXA₄	PWM output 2' (complementary waveform to PWM ou
	TIOCB <sub>4</sub>	PWM output 3
	TOCXB₄	PWM output 3' (complementary waveform to PWM ou

# Table 10.6 Register Settings in Reset-Synchronized PWM Mode

GRB4

Register	Setting
TCNT3	Initially set to H'0000
TCNT4	Not used (operates independently)
GRA3	Specifies the count period of TCNT3
GRB3	Specifies a transition point of PWM waveforms output from TIOCA <sub>3</sub> and
GRA4	Specifies a transition point of PWM waveforms output from TIOCA4 and

Specifies a transition point of PWM waveforms output from TIOCB4 and



GRA4, and GRB4. Set times with the compare match range of TCN  $X \le GRA3$  (X: setting value)

2. Set bits TPSC2 to TPSC0 in TCR select the counter clock source for channel 3. If an external clock so is selected, select the external clo

edge(s) with bits CKEG1 and CKI

to select GRA3 compare match a

select reset-synchronized PWM n

TIOCA<sub>3</sub>, TIOCB<sub>3</sub>, TIOCA<sub>4</sub>, TIOCI TOCXA<sub>4</sub>, and TOCXB<sub>4</sub> automatic become PWM output pins.

Preset TCNT3 to H'0000. TCNT4

GRA3 is the waveform period reg Set the waveform period value in

GRA3. Set transition times of the PWM output waveforms in GRB3

need not be preset.

3. Set bits CCLR1 and CCLR0 in TO


the counter clear source. 4. Set bits CMD1 and CMD0 in TFC

in TCR.

7. Set the STR3 bit in TSTR to 1 to : TCNT3.

Rev. 3.00 Sep 27, 2006 page 374 of 872

REJ09B0325-0300



(when OLS3 = OLS4 = 1)

For the settings and operation when reset-synchronized PWM mode and buffer mode selected, see section 10.4.8, Buffering.

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ0

Table 10.7 lists the PWM output pins. Table 10.8 summarizes the register settings.

## Table 10.7 Output Pins in Complementary PWM Mode

Channel	Output Pin	Description
3	TIOCA <sub>3</sub>	PWM output 1
	TIOCB <sub>3</sub>	PWM output 1' (non-overlapping complementary wavef to PWM output 1)
4	TIOCA₄	PWM output 2
	TOCXA <sub>4</sub>	PWM output 2' (non-overlapping complementary wavef to PWM output 2)
	TIOCB <sub>4</sub>	PWM output 3
	TOCXB <sub>4</sub>	PWM output 3' (non-overlapping complementary wavef to PWM output 3)
		to Fyvivi output 3)


# Table~10.8~~Register~Settings~in~Complementary~PWM~Mode

	_
TCNT3	Initially specifies the non-overlap margin (difference to TCNT4)
TCNT4	Initially set to H'0000
GRA3	Specifies the upper limit value of TCNT3 minus 1
GRB3	Specifies a transition point of PWM waveforms output from TIOCA <sub>3</sub> and <sup>7</sup>
GRA4	Specifies a transition point of PWM waveforms output from TIOCA4 and
GRB4	Specifies a transition point of PWM waveforms output from TIOCB <sub>4</sub> and

Register

Setting

Rev. 3.00 Sep 27, 2006 page 376 of 872



TIOCA<sub>3</sub>, TIOCB<sub>3</sub>, TIOCA<sub>4</sub>, TIO TOCXA<sub>4</sub>, and TOCXB<sub>4</sub> autom become PWM output pins. Clear TCNT4 to H'0000. Set th

select the same counter clock for channels 3 and 4. If an ext

clock source is selected, select external clock edge(s) with bit CKEG1 and CKEG0 in TCR. [

select any counter clear source

with bits CCLR1 and CCLR0 i

to select complementary PWM

halted.

- non-overlap margin in TCNT3 set TCNT3 and TCNT4 to the
- value. 5. GRA3 is the waveform period
  - register. Set the upper limit va TCNT3 minus 1 in GRA3. Set transition times of the PWM or
  - waveforms in GRB3, GRA4, a GRB4. Set times within the co match range of TCNT3 and TO
  - $T \le X$  (X: initial setting of GRB GRA4, or GRB4. T: initial setti

1 to start TCNT3 and TCNT4.

REJ09

Rev. 3.00 Sep 27, 2006 pag RENESAS

TCNT3)




Figure 10.34 Clearing Procedure for Complementary PWM Mode




Figure 10.35 Operation in Complementary PWM Mode (Example 1, OLS3 =




Figure 10.36 Operation in Complementary PWM Mode (Example 2, OLS3 = C

Rev. 3.00 Sep 27, 2006 page 380 of 872

REJ09B0325-0300




Figure 10.37 Overshoot Timing




Figure 10.38 Undershoot Timing

In channel 3, IMFA is set to 1 only during up-counting. In channel 4, OVF is set to 1 o an underflow occurs. When buffering is selected, buffer register contents are transferre general register at compare match A3 during up-counting, and when TCNT4 underflow

#### General Register Settings in Complementary PWM Mode

When setting up general registers for complementary PWM mode or changing their set during operation, note the following points.

- Initial settings
  - Do not set values from H'0000 to T-1 (where T is the initial value of TCNT3). Af counters start and the first compare match A3 event has occurred, however, settings range also become possible.
- Changing settings
   Use the buffer registers. Correct waveform output may not be obtained if a general written to directly.
- Cautions on changes of general register settings
   Figure 10.39 shows six correct examples and one incorrect example.

Rev. 3.00 Sep 27, 2006 page 382 of 872

REJ09B0325-0300

Figure 10.39 Changing a General Register Setting by Buffer Transfer (Exa

 Buffer transfer at transition from up-counting to down-counting If the general register value is in the range from GRA3 – T + 1 to GRA3, do no buffer register value outside this range. Conversely, if the general register value this range, do not transfer a value within this range. See figure 10.40.




Figure 10.40 Changing a General Register Setting by Buffer Transfer (Car

 Buffer transfer at transition from down-counting to up-counting If the general register value is in the range from H'0000 to T-1, do not transfer register value outside this range. Conversely, when a general register value is of range, do not transfer a value within this range. See figure 10.41.

~

Figure 10.41 Changing a General Register Setting by Buffer Transfer (Caut

— General register settings outside the counting range (H'0000 to GRA3)

Waveforms with a duty cycle of 0% or 100% can be output by setting a general a value outside the counting range. When a buffer register is set to a value outside counting range, then later restored to a value within the counting range, the coundirection (up or down) must be the same both times. See figure 10.42.




Figure 10.42 Changing a General Register Setting by Buffer Transfer (Exam

Settings can be made in this way by detecting GRA3 compare match or TCNT4 before writing to the buffer register. They can also be made by using GRA3 conto activate the DMAC.

Rev. 3.00 Sep 27, 2006 page 384 of 872

REJ09B0325-0300



functions can be used, and interrupts can be generated.

Phase counting is available only in channel 2.

### **Sample Setup Procedure for Phase Counting Mode**

Figure 10.43 shows a sample procedure for setting up phase counting mode.




Figure 10.43 Setup Procedure for Phase Counting Mode (Example)




Figure 10.44 Operation in Phase Counting Mode (Example)

## **Table 10.9 Up/Down Counting Conditions**

<b>Counting Direction</b>	Up-Counting		Down-Counting				
TCLKB	$\uparrow$	High	$\downarrow$	Low	High	$\downarrow$	Low
TCLKA	Low	$\uparrow$	High	$\downarrow$	$\downarrow$	Low	$\uparrow$




Figure 10.45 Phase Difference, Overlap, and Pulse Width in Phase Counting

Rev. 3.00 Sep 27, 2006 page 386 of 872

REJ09B0325-0300

See figure 10.46.




Figure 10.46 Compare Match Buffering

• General register used for input capture

The TCNT value is transferred to the general register at input capture. The previous register value is transferred to the buffer register.

See figure 10.47.




Figure 10.47 Input Capture Buffering

Complementary PWM mode

The buffer register value is transferred to the general register when TCNT3 and To change counting direction. This occurs at the following two times:

- When TCNT3 compare matches GRA3
- When TCNT4 underflows
- Reset-synchronized PWM mode

The buffer register value is transferred to the general register at compare match A.






Figure 10.48 Buffering Setup Procedure (Example)

#### **Examples of Buffering**

Figure 10.49 shows an example in which GRA is set to function as an output compare to buffered by BRA, TCNT is set to operate as a periodic counter cleared by GRB compare and TIOCA and TIOCB are set to toggle at compare match A and B. Because of the bu when TIOCA toggles at compare match A, the BRA value is simultaneously transferred. This operation is repeated each time compare match A occurs. Figure 10.50 shows the timing.




Figure 10.49 Register Buffering (Example 1: Buffering of Output Compare




Figure 10.50 Compare Match and Buffer Transfer Timing (Example

Figure 10.51 shows an example in which GRA is set to function as an input capture rebuffered by BRA, and TCNT is cleared by input capture B. The falling edge is selected input capture edge at TIOCB. Both edges are selected as input capture edges at TIOC.






Figure 10.51 Register Buffering (Example 2: Buffering of Input Capture Re




Figure 10.52 Input Capture and Buffer Transfer Timing (Example)

Rev. 3.00 Sep 27, 2006 page 390 of 872

REJ09B0325-0300




Figure 10.53 Register Buffering (Example 3: Buffering in Complementary PV

register (DDR) of the corresponding input/output port. Figure 10.54 illustrates the timin enabling and disabling of ITU output by TOER.




Figure 10.54 Timing of Disabling of ITU Output by Writing to TOER (Exa




Figure 10.55 Timing of Disabling of ITU Output by External Trigger (Exa

ф	
Address bus	TOCR address
TOCR	
ITU output pin	Inverted

Figure 10.56 Timing of Inverting of ITU Output Level by Writing to TOCR (F

IMFA and IMFB are set to 1 by a compare match signal generated when TCNT match register (GR). The compare match signal is generated in the last state in which the val (when TCNT is updated from the matching count to the next count). Therefore, when matches a general register, the compare match signal is not generated until the next tin input. Figure 10.57 shows the timing of the setting of IMFA and IMFB.




Figure 10.57 Timing of Setting of IMFA and IMFB by Compare Mate



Input capture signal	9		
IMF			
TCNT		N	
GR			N
IMI			

Figure 10.58 Timing of Setting of IMFA and IMFB by Input Capture

TCNT	H'FFFF	H'0000
Overflow signal		
OVF		
OVI		

Figure 10.59 Timing of Setting of OVF




Figure 10.60 Timing of Clearing of Status Flags

### 10.5.3 Interrupt Sources and DMA Controller Activation

Each ITU channel can generate a compare match/input capture A interrupt, a compare capture B interrupt, and an overflow interrupt. In total there are 15 interrupt sources, al independently vectored. An interrupt is requested when the interrupt request flag and in enable bit are both set to 1.

The priority order of the channels can be modified in interrupt priority registers A and and IPRB). For details see section 5, Interrupt Controller.

Compare match/input capture A interrupts in channels 0 to 3 can activate the DMA cor (DMAC). When the DMAC is activated a CPU interrupt is not requested.

Table 10.10 lists the interrupt sources.

Rev. 3.00 Sep 27, 2006 page 398 of 872 REJ09B0325-0300

IMIB1	Compare match/input capture B1	No
OVI1	Overflow 1	No
IMIA2	Compare match/input capture A2	Yes
IMIB2	Compare match/input capture B2	No
OVI2	Overflow 2	No
IMIA3	Compare match/input capture A3	Yes
IMIB3	Compare match/input capture B3	No
OVI3	Overflow 3	No
IMIA4	Compare match/input capture A4	No
IMIB4	Compare match/input capture B4	No
OVI4	Overflow 4	No

The priority immediately after a reset is indicated. Inter-channel priorities can changed by settings in IPRA and IPRB. Note:

2

3



priority and the write is not performed. See figure 10.61.




Figure 10.61 Contention between TCNT Write and Clear

Rev. 3.00 Sep 27, 2006 page 400 of 872

REJ09B0325-0300



φ	
Address bus	TCNT address
Internal write signal	
TCNT input clock	
TCNT	NM
	TCNT write data

Figure 10.62 Contention between TCNT Word Write and Incremen




Figure 10.63 Contention between TCNT Byte Write and Increment

φ	
Address bus	GR address
Internal write signal	
TCNT	N N + 1
GR	N M
Compare match signal	General register write data

Figure 10.64 Contention between General Register Write and Compare M




Figure 10.65 Contention between TCNT Write and Overflow

ф	
Address bus	GR address
Internal read signal	
Input capture signal	
GR	X
Internal data bus	X

Figure 10.66 Contention between General Register Read and Input Cap

Input	capture signal			
Cour	nter clear signal			
TCN'	T input clock			
TCN'	Т	N		H'0000
GR				N

Figure 10.67 Contention between Counter Clearing by Input Capture and C Increment




Figure 10.68 Contention between General Register Write and Input Cap

# Note on Waveform Period Setting

When a counter is cleared by compare match, the counter is cleared in the last state at TCNT value matches the general register value, at the time when this value would not updated to the next count. The actual counter frequency is therefore given by the following the counter frequency is the state of the counter frequency is the counter frequency is the state of the counter frequency is the

$$f = \frac{\phi}{(N+1)}$$

formula:

(f: counter frequency.  $\phi$ : system clock frequency. N: value set in general regis






Figure 10.69 Contention between Buffer Register Write and Input Captu

TCNT2	W	Х	
TCNT3	Υ	Z	
	Upper byte	Lower byte	
• Word v	write to char	nnel 2 or wo	rd v
Word			
TCNT2	W	X	

Write A to lower byte of channel 3

Write A to upper byte of channel 2

Y Upper byt

Α

A Upper byt

Υ

Α

TCNT2

TCNT3

TCNT2

TCNT3

TCNT2

write to channel 3

TCNT3 Y Z Write AB word to channel 2 or 3

Upper byte Lower byte Upper byte

Note on Setup of Reset-Synchronized PWM Mode and Complementary PWM M

# When setting bits CMD1 and CMD0 in TFCR, take the following precautions:

- Write to bits CMD1 and CMD0 only when TCNT3 and TCNT4 are stopped.
- Do not switch directly between reset-synchronized PWM mode and complementary mode. First switch to normal mode (by clearing bit CMD1 to 0), then select reset-select PWM mode or complementary PWM mode.

RENESAS

Operating Mode Synchronization Synchronous preset SYNC0 = 1 PWM mode Output compare A											r
		MDK	~		TFCR		7	TOCR	TOER	)I	TIOR0
	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer- ing	хтбр	Output Level Select	Master Enable	IOA	IOB
		1	0		I	1			1	0	0
	I	ı	PWM0 = 1	I	I	ı	ı	1	1	I	*0
	I	I	PWM0 = 0		I	I				IOA2 = 0 Other bits unrestricted	0
Output compare B		I	0	1	1	I		ı	ı	0	IOB2 = 0 Other bits unrestricte
Input capture A	I	I	PWM0 = 0	I	I	I	I	I	I	IOA2 = 1 Other bits unrestricted	0
Input capture B	I	I	PWM0 = 0		1	ı		-		0	IOB2 = 1 Other bits unrestricte
Counter By compare clearing match/input capture A	1	I	0		1	ı				0	0
By compare match/input capture B	1	I	0		1	ı				0	0
Syn-chronous clear			0		_	_	-	_		0	0
Legend: ○: Setting available (valid). —: Setting does not affect this mode. Note: * The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the compare ma	d). x this mode. n cannot be	used in	PWM mode.	If compare	e match A a	duo comb	are mate	ch B occu	r simultan	eously, the co	empare ma

Rev. 3.00 Sep 27, 2006 page 410 of 872 REJ09B0325-0300

							LE.	Register Settings	Settings				
		TSNC		TMDR	~		TFCR		2	TOCR	TOER	ĭ	TIOR1
Opera	Operating Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer- ing	ХТGD	Output Level Select	Master Enable	IOA	
Synchror	Synchronous preset	SYNC1 = 1	I	1	0		I	I	I	1		0	
PWM mode	apo	0		I	PWM1 = 1	I	I		I			I	
Output or	Output compare A	0	I	I	PWM1 = 0	I	I	I	I	I	I	IOA2 = 0 Other bits unrestricted	
Output or	Output compare B	0	I	I	0	I	I	I	I	I	I	0	10E Oth unr
Input capture A	oture A	0	I	I	PWM1 = 0	I	I	I	0*2	I	I	IOA2 = 1 Other bits unrestricted	
Input capture B	oture B	0	I	I	PWM1 = 0	I	I	I	I	I	I	0	10E Oth unr
Counter	By compare match/input capture A	0	I		0	I		1		I	I	0	
	By compare match/input capture B	0	I		0	_					I	0	
	Syn- chronous clear	SYNC1 = 1	I		0	_					1	0	
Legend: (	Legend: O: Setting available (valid).	ailable (valid).	9										

Notes: 1. The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the con 2. Valid only when channels 3 and 4 are operating in complementary PWM mode or reset-synchronized PWM mode. —: Setting does not affect this mode. Input Cour Legel Rev. 3.00 Sep 27, 2006 pag REJ09



							Œ	Register Settings	Settings				
		TSNC		TMDR	4		TFCR		TO	TOCR	TOER	TIO	TIOR2
Opera	Operating Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer- ing	хтбр	Output Level Select	Master Enable	IOA	
Synchror	Synchronous preset	SYNC2 = 1	1		0	1		1	1	1		0	
PWM mode	ade	0	I	1	PWM2 = 1	I	I	1	1	1		I	
Output or	Output compare A	0	1		PWM2 = 0			1	1	I	I	IOA2 = 0 Other bits unrestricted	
Output or	Output compare B	0	1		0			1	1	1	I	0	IOE Oth unr
Input capture A	oture A	0	I		PWM2 = 0					I	I	IOA2 = 1 Other bits unrestricted	
Input capture B	oture B	0	I	1	PWM2 = 0					I	I	0	Of the number of
Counter	By compare match/input capture A	0	1		0				1	I	I	0	
	By compare match/input capture B	0	1		0			1	1	1	Ţ	0	
	Syn- chronous clear	SYNC2 = 1	1		0			1	1	1	Ţ	0	
Phase counting mode	ounting	0	MDF = 1	0	0	1	1			1		0	
Legend: (	Legend: ○: Setting available (valid). —: Setting does not affect this mode.	ailable (valid). ss not affect th	nis mode.										

Note: \* The input capture function cannot be used in PWM mode. If compare match A and compare match B occur simultaneously, the comp

Rev. 3.00 Sep 27, 2006 page 412 of 872 REJ09B0325-0300



								Register Settings	ettings				
		TSNC		TMDR	R		TFCR		T	TOCR	TOER	TIOR3	R3
Operat	Operating Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer- ing	ХТGD	Output Level Select	Master Enable	IOA	
Synchron	Synchronous preset	SYNC3 = 1	1	ı	0	0*3	0	0	1		.*O	0	
PWM mode	de	0	1	1	PWM3 = 1	CMD1 = 0	CMD1 = 0	0	I	1	0	ı	
Output compare A	ompare A	0	I	1	PWM3 = 0	CMD1 = 0	CMD1 = 0	0	I	I	0	IOA2 = 0 Other bits unrestricted	
Output cc	Output compare B	0	I	1	0	CMD1 = 0	CMD1 = 0	0	I	I	0	0	<b>9</b> 5 €
Input capture A	ture A	0	1	1	PWM3 = 0	CMD1 = 0	CMD1 = 0	0	1	1	EA3 ignored Other bits unrestricted	IOA2 = 1 Other bits unrestricted	
Input capture B	ture B	0			PWM3 = 0	CMD1 = 0	CMD1 = 0	0			EB3 ignored Other bits unrestricted	0	Q € 5
Counter	Counter By compare clearing match/input capture A	0		_	0	Illegal setting: CMD1 = 1 CMD0 = 0	0*4	0	_		0*1	0	
	By compare match/input capture B	0	I	1	0	CMD1 = 0	CMD1 = 0	0	I	I	*0	0	
	Syn- chronous clear	SYNC3 = 1			0	Illegal setting: CMD1 = 1 CMD0 = 0	0	0		I	0*1	0	
Complementary PWM mode	ientary de	0*3			_	CMD1 = 1 CMD0 = 0	CMD1 = 1 CMD0 = 0	0	9*0	0	0	1	
Reset-synch PWM mode	Reset-synchronized PWM mode	0			-	CMD1 = 1 CMD0 = 1	CMD1 = 1 CMD0 = 1	0	9*0	0	0	I	
Buffering (BRA)		0		_	0	0	0	BFA3 = 1 Other bits unrestricted	_		0*1	0	
Buffering (BRB)		0			0	0	0	BFA3 = 1 Other bits unrestricted	1	Ι	0*1	0	
Legend: (	Legend: O: Setting available (valid). —: Setting does not affect this mode.	ailable (valides ses not affec	J). t this m	ode.									

RENESAS

							Register Settings	ettings				
	TSNC		TMDR	œ		TFCR		۲	TOCR	TOER	TIOR	R4
Operating Mode	Synchro- nization	MDF	FDIR	PWM	Comple- mentary PWM	Reset- Synchro- nized PWM	Buffer- ing	ХТСБ	Output Level Select	Master Enable	IOA	
Synchronous preset	SYNC4 = 1	I	1	0	0*3	0	0	I		* •	0	
PWM mode	0	1	1	PWM4 = 1	CMD1 = 0	CMD1 = 0	0	1		0	ı	
Output compare A	0	I		PWM4 = 0	CMD1 = 0	CMD1 = 0	0	I	I	0	IOA2 = 0 Other bits unrestricted	
Output compare B	0	I		0	CMD1 = 0	CMD1 = 0	0	I	I	0	0	2₽2
Input capture A	0			PWM4 = 0	CMD1 = 0	CMD1 = 0	0	I	I	EA4 ignored Other bits unrestricted	IOA2 = 1 Other bits unrestricted	
Input capture B	0			PWM4 = 0	CMD1 = 0	CMD1 = 0	0		I	EB4 ignored Other bits unrestricted	0	<b>2</b>
Counter By compare clearing match/input capture A	0			0	Illegal setting: CMD1 = 1 CMD0 = 0	0*4	0	1	1	0*1	0	
By compare match/input capture B	0			0	Illegal setting: CMD1 = 1 CMD0 = 0	0*4	0	1	1	0*1	0	
Syn- chronous clear	SYNC4 = 1			0	Illegal setting: CMD1 = 1 CMD0 = 0	0*4	0	-		0*1	0	
Complementary PWM mode	0*3			-	CMD1 = 1 CMD0 = 0	CMD1 = 1 CMD0 = 0	0	0	0	0	1	
Reset-synchronized PWM mode	0			-	CMD1 = 1 CMD0 = 1	CMD1 = 1 CMD0 = 1	0	0	0	0	1	
Buffering (BRA)	0			0	0	0	BFA4 = 1 Other bits unrestricted	1		0*1	0	
Buffering (BRB)	0			0	0	0	BFA4 = 1 Other bits unrestricted	1		0*1	0	
Legend: O: Setting available (valid).  —: Setting does not affect this mode.	ailable (valic es not affect	ı). : this m	ode.									

Rev. 3.00 Sep 27, 2006 page 414 of 872 REJ09B0325-0300



maepenaenny.

### 11.1.1 **Features**

TPC features are listed below.

- 16-bit output data
  - Maximum 16-bit data can be output. TPC output can be enabled on a bit-by-bit ba
- Four output groups

Output trigger signals can be selected in 4-bit groups to provide up to four different outputs.

- Selectable output trigger signals
  - Output trigger signals can be selected for each group from the compare-match sign ITU channels.
- Non-overlap mode

A non-overlap margin can be provided between pulse outputs.

- Can operate together with the DMA controller (DMAC)
  - The compare-match signals selected as trigger signals can activate the DMAC for output of data without CPU intervention.

REJ09




Figure 11.1 TPC Block Diagram

Rev. 3.00 Sep 27, 2006 page 416 of 872

REJ09B0325-0300

TPC output 2	$TP_{_2}$	Output	
TPC output 3	TP <sub>3</sub>	Output	
TPC output 4	TP₄	Output	Group 1 pulse output
TPC output 5	TP <sub>5</sub>	Output	
TPC output 6	TP <sub>6</sub>	Output	
TPC output 7	TP,	Output	
TPC output 8	TP <sub>8</sub>	Output	Group 2 pulse output
TPC output 9	TP <sub>9</sub>	Output	
TPC output 10	TP <sub>10</sub>	Output	
TPC output 11	TP <sub>11</sub>	Output	
TPC output 12	TP <sub>12</sub>	Output	Group 3 pulse output
TPC output 13	TP <sub>13</sub>	Output	
TPC output 14	TP <sub>14</sub>	Output	
TPC output 15	TP <sub>15</sub>	Output	

TPC output control register	TPCR	R/W	H'FF
Next data enable register B	NDERB	R/W	H'00
Next data enable register A	NDERA	R/W	H'00
Next data register A	NDRA	R/W	H'00
Next data register B	NDRB	R/W	H'00
Lower 16 bits of the address.			
Bits used for TPC output cannot be	written.		
groups 0 and 1 by settings in TPCF address is H'FFA7 for group 0 and is H'FFA4 when the same output tri settings in TPCR. When the output	t. When the output H'FFA5 for group 1 gger is selected fo triggers are differe	triggers are d I. Similarly, th r TPC output	lifferent, t e addres groups 2
	Next data enable register B  Next data enable register A  Next data register A  Next data register B  Lower 16 bits of the address.  Bits used for TPC output cannot be The NDRA address is H'FFA5 when groups 0 and 1 by settings in TPCR address is H'FFA7 for group 0 and is H'FFA4 when the same output tri settings in TPCR. When the output	Next data enable register B NDERB  Next data enable register A NDERA  Next data register A NDRA  Next data register B NDRB  Lower 16 bits of the address.  Bits used for TPC output cannot be written.  The NDRA address is H'FFA5 when the same output groups 0 and 1 by settings in TPCR. When the output address is H'FFA7 for group 0 and H'FFA5 for group 1 is H'FFA4 when the same output trigger is selected for	Next data enable register B NDERB R/W  Next data enable register A NDERA R/W  Next data register A NDRA R/W  Next data register B NDRB R/W  Lower 16 bits of the address.  Bits used for TPC output cannot be written.  The NDRA address is H'FFA5 when the same output trigger is sele groups 0 and 1 by settings in TPCR. When the output triggers are address is H'FFA7 for group 0 and H'FFA5 for group 1. Similarly, the is H'FFA4 when the same output trigger is selected for TPC output settings in TPCR. When the output triggers are different, the NDRB

Port B data direction register

TPC output mode register

Port B data register

Rev. 3.00 Sep 27, 2006 page 418 of 872

H'FFD4

H'FFD6

H'FFA0

W

R/(W)\*2

R/W

**PBDDR** 

**PBDR** 

**TPMR** 

H'00

H'00

H'F0

Read/Write	W	W	W	W	W	W
				Port A date		
				output for		

0

0

0

0

2

 $PA_2$ 

0

Rev. 3.00 Sep 27, 2006 pag

 $PA_1$ 

0

REJ09

0 W

0

Port A is multiplexed with pins TP<sub>7</sub> to TP<sub>0</sub>. Bits corresponding to pins used for TPC o be set to 1. For further information about PADDR, see section 9.11, Port A.

# 11.2.2 Port A Data Register (PADR)

Initial value

Bit

Initial value

PADR is an 8-bit readable/writable register that stores TPC output data for groups 0 a

7

 $PA_7$ 

0

these TPC output groups are used.

Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
				Port A da	s store out	put data	

 $PA_5$ 

0

 $PA_4$ 

0

 $PA_3$ 

0

Note:  $\ ^*$  Bits selected for TPC output by NDERA settings become read-only bits.

For further information about PADR, see section 9.11, Port A.

6 PA<sub>6</sub>

0

of further information about 1715K, see section 7.11, 1 of



Port B data direction 7 to 0
These bits select input or output for port B pins

for TPC output groups 2 and 3

Port B is multiplexed with pins TP<sub>15</sub> to TP<sub>8</sub>. Bits corresponding to pins used for TPC or be set to 1. For further information about PBDDR, see section 9.12, Port B.

# 11.2.4 Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores TPC output data for groups 2 an these TPC output groups are used.

Bit	7	6	5	4	3	2	1
	PB <sub>7</sub>	PB <sub>6</sub>	$PB_5$	PB <sub>4</sub>	PB <sub>3</sub>	PB <sub>2</sub>	PB <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
				Port B da These bits		put data	

Note: \* Bits selected for TPC output by NDERB settings become read-only bits.

For further information about PBDR, see section 9.12, Port B.

Rev. 3.00 Sep 27, 2006 page 420 of 872

REJ09B0325-0300

software standby mode.

# Same Trigger for TPC Output Groups 0 and 1

If TPC output groups 0 and 1 are triggered by the same compare match event, the ND is HFFA5. The upper 4 bits belong to group 1 and the lower 4 bits to group 0. Address consists entirely of reserved bits that cannot be modified and are always read as 1.

NDR5

NDR4

NDR3

NDR2

**NDR** 

## Address H'FFA5

Bit


Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/V
	Th		to 4 tore the ne coutput gr	•	The	t data 3 to se bits sto for TPC o	re the i
Address H'FFA7							
Bit	7	6	5	4	3	2	1
		_	_	_	_	_	_
Initial value	1	1	1	1	1	1	1
Read/Write	_	_	_	_	_	_	_

NDR6

Rev. 3.00 Sep 27, 2006 pag REJ0

RENESAS

Reserved bits



Reserved bits

Rev. 3.00 Sep 27, 2006 page 422 of 872 REJ09B0325-0300

320 000

Read/Write



R/W

R/W

Next data 3 to 0
These bits store the nodata for TPC output gr

R/W

software standby mode.

# Same Trigger for TPC Output Groups 2 and 3

If TPC output groups 2 and 3 are triggered by the same compare match event, the ND is HFFA4. The upper 4 bits belong to group 3 and the lower 4 bits to group 2. Address consists entirely of reserved bits that cannot be modified and are always read as 1.

7 6 5 4 3 2 NDR15 NDR14 NDR13 NDR12 NDR11 NDR10

## Address H'FFA4

Bit


Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	The		to 12 ore the nex output gro	•	The	t data 11 se bits sto	re the r
Address H'FFA6							
Bit	7	6	5	4	3	2	1
		_		_	_	_	_
Initial value	1	1	1	1	1	1	1
Read/Write		_	_	_	_	_	_

Rev. 3.00 Sep 27, 2006 pag REJ09

**NDR** 

RENESAS

Reserved bits



1

5

4

1

3

0

R/W

2

0

R/W

Next data 11 to 8 These bits store the data for TPC output

1

0

R/W

Initial value

Read/Write

Bit

7

1

6

1

Reserved bits

Rev. 3.00 Sep 27, 2006 page 424 of 872

Next data enable 7 to 0
These bits enable or disable
TPC output groups 1 and 0

R/W

If a bit is enabled for TPC output by NDERA, then when the ITU compare match eve the TPC output control register (TPCR) occurs, the NDRA value is automatically tran the corresponding PADR bit, updating the output value. If TPC output is disabled, the not transferred from NDRA to PADR and the output value does not change.

R/W

R/W

R/W

R/W

R/W

NDERA is initialized to H'00 by a reset and in hardware standby mode. It is not initia software standby mode.

Bits 7 to 0—Next Data Enable 7 to 0 (NDER7 to NDER0): These bits enable or dis

# output groups 1 and 0 (TP<sub>2</sub> to TP<sub>2</sub>) on a bit-by-bit basis

Read/Write

R/W

output groups 1 and 0	(117 to 11 0) on a on-by-on basis.	
Bits 7 to 0: NDER7 to NDER0	Description	
0	TPC outputs TP <sub>7</sub> to TP <sub>0</sub> are disabled (NDR7 to NDR0 are not transferred to PA <sub>7</sub> to PA <sub>0</sub> )	
1	TPC outputs TP <sub>7</sub> to TP <sub>0</sub> are enabled	

Read/Write	R/W	R/W	R/W	R/W	R/W	
			Ne	xt data eı	nable 15 t	to 8

These bits enable or disable TPC output groups 3 and 2

R/W

R/W

If a bit is enabled for TPC output by NDERB, then when the ITU compare match event the TPC output control register (TPCR) occurs, the NDRB value is automatically transcorresponding PBDR bit, updating the output value. If TPC output is disabled, the bit values from NDRB to PBDR and the output value does not change.

NDERB is initialized to H'00 by a reset and in hardware standby mode. It is not initialis software standby mode.

Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits enable or decouput groups 3 and 2 ( $TP_{15}$  to  $TP_{8}$ ) on a bit-by-bit basis.

Bits 7 to 0: NDER15 to NDER8	Description	
0	TPC outputs TP <sub>15</sub> to TP <sub>8</sub> are disabled (NDR15 to NDR8 are not transferred to PB <sub>7</sub> to PB <sub>0</sub> )	(
1	TPC outputs TP <sub>15</sub> to TP <sub>8</sub> are enabled (NDR15 to NDR8 are transferred to PB <sub>7</sub> to PB <sub>0</sub> )	



the compare match event that triggers TPC output group (TP <sub>15</sub> to TP <sub>12</sub> )

Group 3 compare match select 1 and 0 These bits select

1

 $\begin{tabular}{ll} TPC outpu \\ (TP_3 to TP) \end{tabular}$  TPCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized software standby mode.

Group 2 compare match select 1 and 0 These bits select the compare match

event that triggers

 $(TP_{11} \text{ to } TP_8)$ 

TPC output group 2

**Group 1 compare** 

These bits select

the compare match

event that triggers

TPC output group 3 (TP<sub>15</sub> to TP<sub>12</sub>) is triggered

Rev. 3.00 Sep 27, 2006 pag

REJ09

 $(TP_7 \text{ to } TP_4)$ 

TPC output group 1

match select 1 and 0

Group 0 co

match sele

These bits

the comparevent that t

Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0): The select the compare match event that triggers TPC output group 3 ( $TP_{15}$  to  $TP_{12}$ ).

Bit 7: G3CMS1	Bit 6: G3CMS0	Description
0	0	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered match in ITU channel 0
	1	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered match in ITU channel 1
1	0	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered match in ITU channel 2

match in ITU channel 3

1 0	match in ITU channel 2	ч
1	TPC output group 2 (TP <sub>11</sub> to TP <sub>8</sub> ) is triggere match in ITU channel 3	d by (Ir
Bits 3 and 2—Group 1 Con	npare Match Select 1 and 0 (G1CMS1, G1CMS0):	Thes

select the compare match event that triggers TPC output group 1 (TP<sub>2</sub> to TP<sub>4</sub>).

by

by

by

by (Ir

Bit 2: G1CMS0

Bit 3: G1CMS1

Bit 1: G0CMS1

REJ09B0325-0300

0

1

0	TPC output group 1 (TP $_7$ to TP $_4$ ) is triggered match in ITU channel 0
1	TPC output group 1 (TP $_7$ to TP $_4$ ) is triggered match in ITU channel 1
0	TPC output group 1 (TP, to TP <sub>4</sub> ) is triggered match in ITU channel 2
1	TPC output group 1 (TP, to TP <sub>4</sub> ) is triggered match in ITU channel 3

Description

match in ITU channel 0

TPC output group 0 (TP3 to TP0) is triggered by

TPC output group 0 (TP<sub>3</sub> to TP<sub>0</sub>) is triggered by

Description

Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0): These select the compare match event that triggers TPC output group 0 (TP<sub>3</sub> to TP<sub>0</sub>).

Bit 0: G0CMS0


0

1

Rev. 3.00 Sep 27, 2006 page 428 of 872

	match in ITU channel 1
0	TPC output group 0 (TP <sub>3</sub> to TP <sub>0</sub> ) is triggered by match in ITU channel 2
1	TPC output group 0 (TP <sub>3</sub> to TP <sub>0</sub> ) is triggered by match in ITU channel 3





The output trigger period of a non-overlapping TPC output waveform is set in general (GRB) in the ITU channel selected for output triggering. The non-overlap margin is se register A (GRA). The output values change at compare match A and B. For details see

TPMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialized to H'F0 by a reset and in hardware standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

11.3.4, Non-Overlapping TPC Output.

Bit 2—Group 2 Non-Overlap (G2NOV): Selects normal or non-overlapping TPC outgroup 2 ( $TP_{11}$  to  $TP_{8}$ ).

Bit 2: G2NOV	Description
0	Normal TPC output in group 2 (output values change at compare r the selected ITU channel)
1	Non-overlapping TPC output in group 2 (independent 1 and 0 outp compare match A and B in the selected ITU channel)

**Bit 1—Group 1 Non-Overlap (G1NOV):** Selects normal or non-overlapping TPC our group 1 ( $TP_7$  to  $TP_4$ ).

Bit 1: G1NOV

0	Normal TPC output in group 1 (output values change at compare method the selected ITU channel)
1	Non-overlapping TPC output in group 1 (independent 1 and 0 output compare match A and B in the selected ITU channel)

**Bit 0—Group 0 Non-Overlap (G0NOV):** Selects normal or non-overlapping TPC our group 0 ( $TP_3$  to  $TP_0$ ).

**Description** 

Bit 0: G0NOV	Description	
0	Normal TPC output in group 0 (output values change at compare the selected ITU channel)	m (I
1	Non-overlapping TPC output in group 0 (independent 1 and 0 our compare match A and B in the selected ITU channel)	tpı

Figure 11.2 illustrates the TPC output operation. Table 11.3 summarizes the TPC operations.




Figure 11.2 TPC Output Operation

**Table 11.3 TPC Operating Conditions** 


NDER	DDR	Pin Function
0	0	Generic input port
	1	Generic output port
1	0	Generic input port (but the DR bit is a read-only bit, and when match occurs, the NDR bit value is transferred to the DR bit)
	1	TPC pulse output

Sequential output of up to 16-bit patterns is possible by writing new output data to NI NDRB before the next compare match. For information on non-overlapping operation 11.3.4, Non-Overlapping TPC Output.




TCNT	
GRA	N
Compare match A signal	
NDRB	n
PBDR	m n
TP <sub>8</sub> to TP <sub>15</sub>	m n

Figure 11.3 Timing of Transfer of Next Data Register Contents and Output (F



**Figure 11.4 Setup Procedure for Normal TPC Output (Example)** 

REJ09



- The ITU channel to be used as the output trigger channel is set up so that GRA is an output com register and the counter will be cleared by compare match A. The trigger period is set in GRA. The IMIEA bit is set to 1 in TIER to enable the compare match A interrupt.
- H'F8 is written in PBDDR and NDERB, and bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 ar TPCR to select compare match in the ITU channel set up in step 1 as the output trigger.
   Output data H'80 is written in NDRB.
- The timer counter in this ITU channel is started. When compare match A occurs, the NDRB cont
  are transferred to PBDR and output. The compare match/input capture A (IMFA) interrupt servic
  writes the next output data (H'C0) in NDRB.
- Five-phase overlapping pulse output (one or two phases active at a time) can be obtained by wr H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive IMFA interrupts. If the DMAC is su activation by this interrupt, pulse output can be obtained without loading the CPU.

Figure 11.5 Normal TPC Output Example (Five-Phase Pulse Output)

Rev. 3.00 Sep 27, 2006 page 434 of 872

REJ09B0325-0300




Figure 11.6 Setup Procedure for Non-Overlapping TPC Output (Exam

compare registers (with output inh

and the non-overlap margin in GR

TPSC2 to TPSC0 in TCR. Select clear source with bits CCLR1 and

The DMAC can also be set up to t data to the next data register.

of the input/output port pins to be

to be used for TPC output to 1.

event to be used as the TPC outp

TPC output.

TPC output to 1.


counter.

in non-overlap mode.

value in the NDR bits.

Rev. 3.00 Sep 27, 2006 pag

REJ09



- The output trigger ITU channel is set up so that GRA and GRB are output compare registers and the
  counter will be cleared by compare match B. The TPC output trigger period is set in GRB. The nonoverlap margin is set in GRA. The IMIEA bit is set to 1 in TIER to enable IMFA interrupts.
   H'FF is written in PBDDR and NDERB, and bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 are set
  in TPCR to select compare match in the ITU channel set up in step 1 as the output trigger.
- Bits G3NOV and G2NOV are set to 1 in TPMR to select non-overlapping output. Output data H'95 is written in NDRB.

   The timer counter in this ITU channel is started. When compare match B occurs, outputs change from 1 to 0. When compare match A occurs, outputs change from 0 to 1 (the change from 0 to 1 is delayed.)
- by the value of GRA). The IMFA interrupt service routine writes the next output data (H'65) in NDRB.

   Four-phase complementary non-overlapping pulse output can be obtained by writing H'59, H'56, H'95 at successive IMFA interrupts. If the DMAC is set for activation by this interrupt, pulse output can be obtained without loading the CPU.

Figure 11.7 Non-Overlapping TPC Output Example (Four-Phase Complementary Non-Overlapping Pulse Output)

Rev. 3.00 Sep 27, 2006 page 436 of 872

REJ09B0325-0300




Figure 11.8 TPC Output Triggering by Input Capture (Example)

Pin functions should be changed only under conditions in which the output trigger ever occur.

## 11.4.2 Note on Non-Overlapping Output

During non-overlapping operation, the transfer of NDR bit values to DR bits takes place follows.

- 1. NDR bits are always transferred to DR bits at compare match A.
- 2. At compare match B, NDR bits are transferred only if their value is 0. Bits are not t if their value is 1.

Figure 11.9 illustrates the non-overlapping TPC output operation.




Figure 11.9 Non-Overlapping TPC Output

Rev. 3.00 Sep 27, 2006 page 438 of 872

REJ09B0325-0300






Figure 11.10 Non-Overlapping Operation and NDR Write Timing

Rev. 3.00 Sep 27, 2006 page 440 of 872 REJ09B0325-0300

the timer counter (TCN1) to overnow before being rewritten. In interval timer operation interval timer interrupt is requested at each TCNT overflow.

#### 12.1.1 **Features**

WDT features are listed below.

- Selection of eight counter clock sources  $\phi/2$ ,  $\phi/32$ ,  $\phi/64$ ,  $\phi/128$ ,  $\phi/256$ ,  $\phi/512$ ,  $\phi/2048$ , or  $\phi/4096$
- Interval timer option
- Timer counter overflow generates a reset signal or interrupt. The reset signal is generated in watchdog timer operation. An interval timer interru
- generated in interval timer operation. • The entire chip can be reset internally by a reset signal output from the watchdog to
- The reset signal generated by timer counter overflow during watchdog timer operation the entire chip internally. In an H8/3048F-ONE (single power supply with flash m RESO pin acts as the FWE pin; no external reset signal can be output.

Rev. 3.00 Sep 27, 2006 pag




Figure 12.1 WDT Block Diagram

### 12.1.3 Pin Configuration

Output pins used by the WDT\*1 are shown in table 12.11.

**Table 12.1 WDT Pins** 

Pin Name	Abbreviation	I/O	Function		
Reset output	RESO	Output*2	External output of watchdog timer r		
Notes: 4. Not provided in an abin flesh management					

Notes: 1. Not provided in on-chip flash memory versions.

2. Open-drain output pin

Rev. 3.00 Sep 27, 2006 page 442 of 872 REJ09B0325-0300

	H'FFA9	Timer counter	TCNT	R/W
H'FFAA	H'FFAB	Reset control/status register	RSTCSR	R/(W)*3
Notes: 1. Lower 16 bits of the address.				
2	Write word	data starting at this address		

3. Only 0 can be written in bit 7, to clear the flag.

# 12.2 Register Descriptions

# 12.2.1 Timer Counter (TCNT)


TCNT is an 8-bit readable and writable\* up-counter.

Bit	7	6	5	4	3	2	1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (ch H'FF to H'00), the OVF bit is set to 1 in TCSR. TCNT is initialized to H'00 by a reset the TME bit is cleared to 0.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from a

Note: \* TCNT is write-protected by a password. For details see section 12.2.4, Not Register Rewriting.



CKS1

0

R/W

(Ir

Note: \* Only 0 can be written, to clear the flag.

Bits 7 to 5 are initialized to 0 by a reset and in standby mode. Bits 2 to 0 are initialized

Description

[Clearing condition]

reset. In software standby mode bits 2 to 0 are not initialized, but retain their previous Bit 7—Overflow Flag (OVF): This status flag indicates that the timer counter has ove

from H'FF to H'00.

Bit 7: OVF

0

	Cleared by reading OVF when OVF = 1, then writing 0 in OVF
1	[Setting condition]
	Set when TCNT changes from H'FF to H'00

Rev. 3.00 Sep 27, 2006 page 444 of 872 REJ09B0325-0300

Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted.

When  $WT/\overline{IT} = 1$ , clear the SYSCR software standby bit (SSBY) to 0, then set the TM When SSBY is set to 1, clear TME to 0.

Bit 5: TME	Description	
0	TCNT is initialized to H'00 and halted	(
1	TCNT is counting and CPU interrupt requests are enabled	
·		


**Bits 4 and 3—Reserved:** Read-only bits, always read as 1.

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select one of eight intersources, obtained by prescaling the system clock  $(\phi)$ , for input to TCNT.

Bit 2: CKS2	Bit 1: CKS1	Bit 0: CKS0	Description
0	0	0	φ/2 (
		1	φ/32
	1	0	φ/64
		1	φ/128
1	0	0	φ/256
		1	φ/512
	1	0	φ/2048
		1	φ/4096

Rev. 3.00 Sep 27, 2006 pag





Notes: The method for writing to RSTCSR is different from that for general registers to

inadvertent overwriting. For details see section 12.2.4, Notes on Register Rev \* Only 0 can be written in bit 7, to clear the flag.

Bits 7 and 6 are initialized by input of a reset signal at the  $\overline{RES}$  pin. They are not initial reset signals generated by watchdog timer overflow.

Bit 7—Watchdog Timer Reset (WRST): During watchdog timer operation, this bit in TCNT has overflowed and generated a reset signal. This reset signal resets the entire cl internally. If bit RSTOE is set to 1, this reset signal is also output (low) at the RESO pi initialize external system devices. Note that there is no  $\overline{RESO}$  pin in the versions with or flash memory.

Bit 7 WRST	Description	
0	[Clearing conditions]	
	<ul> <li>Reset signal at RES pin.</li> </ul>	
	<ul> <li>Read WRST when WRST = 1, then write 0 in WRST.</li> </ul>	(Ir
1	[Setting condition]	
	Set when TCNT overflow generates a reset signal during watch	dog time

Rev. 3.00 Sep 27, 2006 page 446 of 872 REJ09B0325-0300

Bits 5 to 0—Reserved: These bits cannot be modified and are always read as 1.

#### 12.2.4 **Notes on Register Rewriting**

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other register more difficult to write. The procedures for writing and reading these registers are give

#### Writing to TCNT and TCSR

These registers must be written by a word transfer instruction. They cannot be written instructions. Figure 12.2 shows the format of data written to TCNT and TCSR. TCNT both have the same write address. The write data must be contained in the lower byte written word. The upper byte must contain H'5A (password for TCNT) or H'A5 (pass TCSR). This transfers the write data from the lower byte to TCNT or TCSR.




Figure 12.2 Format of Data Written to TCNT and TCSR

Rev. 3.00 Sep 27, 2006 pag

Writing 0 in WRST bit	15 8	7			
Address H'FFAA*	H'A5	H'00			
Writing to RSTOE bit	15 8	7			
Address H'FFAA*	H'5A	Write data			
Note: * Lower 16 bits of the address.					
Figure 12.2 Format of Data Written to DSTCSD					

Figure 12.3 Format of Data Written to RSTCSR

# Reading TCNT, TCSR, and RSTCSR

These registers are read like other registers. Byte access instructions can be used. The raddresses are H'FFA8 for TCSR, H'FFA9 for TCNT, and H'FFAB for RSTCSR, as list 12.3.

Table 12.3 Read Addresses of TCNT, TCSR, and RSTCSR

Address*	Register	
H'FFA8	TCSR	
H'FFA9	TCNT	
H'FFAB	RSTCSR	
AL	40124 (4) 11	

Note: \* Lower 16 bits of the address.

Rev. 3.00 Sep 27, 2006 page  $\overline{448}$  of 872

REJ09B0325-0300

TCNT value (normally by writing H'00) before overflow occurs. If TCNT fails to be a overflows due to a system crash etc., the chip is internally reset for a duration of 518 states.

The watchdog reset signal can be externally output from the  $\overline{RESO}$  pin to reset extern devices. The reset signal is output externally for 132 states. External output can be endisabled by the RSTOE bit in RSTCSR. Note that there is no  $\overline{RESO}$  pin in the version chip flash memory.

A watchdog reset has the same vector as a reset generated by input at the  $\overline{RES}$  pin. So distinguish a  $\overline{RES}$  reset from a watchdog reset by checking the WRST bit in RSTCSR

If a  $\overline{RES}$  reset and a watchdog reset occur simultaneously, the  $\overline{RES}$  reset takes priority




Figure 12.4 Watchdog Timer Operation

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure 12.5 Interval Timer Operation

### 12.3.3 Timing of Setting of Overflow Flag (OVF)

Figure 12.6 shows the timing of setting of the OVF flag in TCSR. The OVF flag is set TCNT overflows. At the same time, a reset signal is generated in watchdog timer opera interval timer interrupt is generated in interval timer operation.




Figure 12.6 Timing of Setting of OVF

Rev. 3.00 Sep 27, 2006 page 450 of 872

REJ09B0325-0300

ф	
TCNT	H'FF H'00
Overflow signa	al
OVF	
WDT internal reset	
WRST	

Figure 12.7 Timing of Setting of WRST Bit and Internal Reset

If a timer counter clock pulse is generated during the  $T_3$  state of a write cycle to TCNT takes priority and the timer count is not incremented. See figure 12.8.




Figure 12.8 Contention between TCNT Write and Increment

### **Changing CKS2 to CKS0 Values**

Halt TCNT by clearing the TME bit to 0 in TCSR before changing the values of bits C CKS0.

Rev. 3.00 Sep 27, 2006 page 452 of 872

REJ09B0325-0300



- When the internal I/O registers related to the on-chip WDT are rewritten.
  - When software standby mode is incorrectly entered.
  - When the break mode is incorrectly entered.

In addition, as stated in the NMI above, if an abnormal level is input into the power su the system control pins, correct operations cannot be guaranteed.

Except the above cases, the on-chip WDT functions as a device that supports recovery system crash. Accordingly, when a fail-safe function is required in your system, an ad circuit may be required as necessary.

Rev. 3.00 Sep 27, 2006 page 454 of 872 REJ09B0325-0300

When the SCI is not used it can be halted to conserve power. Each SCI channel can

When the SCI is not used, it can be halted to conserve power. Each SCI channel can be independently. For details see section 20.6, Module Standby Function.

Channel 0 (SCI0) also has a smart card interface function conforming to the ISO/IEC (Identification Card) standard. This function supports serial communication with a sm details, see section 14, Smart Card Interface.

#### 13.1.1 Features

SCI features are listed below.

- Selection of asynchronous or synchronous mode for serial communication
  - Asynchronous mode

Serial data communication is synchronized one character at a time. The SCI ca communicate with a universal asynchronous receiver/transmitter (UART), asy communication interface adapter (ACIA), or other chip that employs standard asynchronous serial communication. It can also communicate with two or morprocessors using the multiprocessor communication function. There are twelves

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity bit: even, odd, or none

serial data communication formats.

- Multiprocessor bit: 1 or 0
- Receive error detection: parity, overrun, and framing errors
- Break detection: by reading the RxD level directly when a framing error or

simultaneously. The transmitting and receiving sections are both double-buffered, s data can be transmitted and received continuously.

- Built-in baud rate generator with selectable bit rates
- Selectable transmit/receive clock sources: internal clock from baud rate generator, or
- clock from the SCK pin.
- Four types of interrupts

Transmit-data-empty, transmit-end, receive-data-full, and receive-error interrupts a independently. The transmit-data-empty and receive-data-full interrupts from SCIO activate the DMA controller (DMAC) to transfer data.

Rev. 3.00 Sep 27, 2006 page 456 of 872 REJ09B0325-0300




Figure 13.1 SCI Block Diagram

1	Serial clock pin	SCK,	Input/output	SCI₁ clock input
	Receive data pin	RxD <sub>1</sub>	Input	SCI₁ receive dat
	Transmit data pin	TxD <sub>1</sub>	Output	SCI₁ transmit da

TxD<sub>0</sub>

Output

RDR

SMR

BRR

SCR

**TDR** 

SSR

**RDR** 

SCI transmit da

R

R/W

R/W

R/W

R/W

R

R/(W)\*2

H'

H'

H'

H'

H'

H'

H'

#### 13.1.4 **Register Configuration**

Transmit data pin

The SCI has internal registers as listed in table 13.2. These registers select asynchronous synchronous mode, specify the data format and bit rate, and control the transmitter and sections.

<b>Table 13.2</b>	Registers				
Channel	Address*1	Name	Abbreviation	R/W	ln
0	H'FFB0	Serial mode register	SMR	R/W	H'
	H'FFB1	Bit rate register	BRR	R/W	H'
	H'FFB2	Serial control register	SCR	R/W	H'
	H'FFB3	Transmit data register	TDR	R/W	H'
	H'FFB4	Serial status register	SSR	R/(W)*2	H,

Receive data register

Serial mode register

Serial control register

Transmit data register

Serial status register

Bit rate register

		H'FFBD	Receive data register
Notes:	1.	Lower 16 bits	of the address.

H'FFB5

H'FFB8

H'FFB9

H'FFBA

**H'FFBB** 

H'FFBC

1

2. Only 0 can be written, to clear flags.

Rev. 3.00 Sep 27, 2006 page 458 of 872

REJ09B0325-0300



Read/Write

The SCI loads serial data input at the RxD pin into RSR in the order received, LSB (b thereby converting the data to parallel data. When 1 byte has been received, it is autor transferred to RDR. The CPU cannot read or write RSR directly.

#### 13.2.2 Receive Data Register (RDR)

RDR is the register that stores received serial data.

Bit	7	6	5	4	3	2	1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

When the SCI finishes receiving 1 byte of serial data, it transfers the received data fro RDR for storage. RSR is then ready to receive the next data. This double buffering all be received continuously.

RDR is a read-only register. Its contents cannot be modified by the CPU. RDR is initi H'00 by a reset and in standby mode.

The SCI loads transmit data from TDR into TSR, then transmits the data serially from pin, LSB (bit 0) first. After transmitting one data byte, the SCI automatically loads the transmit data from TDR into TSR and starts transmitting it. If the TDRE flag is set to 1 however, the SCI does not load the TDR contents into TSR. The CPU cannot read or w directly.

## 13.2.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for serial transmission.

Bit	7	6	5	4	3	2	1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

TSR and starts serial transmission. Continuous serial transmission is possible by writin transmit data in TDR during serial transmission from TSR.

When the SCI detects that TSR is empty, it moves transmit data written in TDR from T

The CPU can always read and write TDR. TDR is initialized to H'FF by a reset and in mode.

Rev. 3.00 Sep 27, 2006 page 460 of 872

REJ09B0325-0300



						baud rate clock sour
					Se	ultiprocessor nultip ects the multip ection
					op bit len lects the s	gth stop bit length
				rity mode lects ever	e or odd pa	arity
			rity enablelects whet		ty bit is ad	ded
		aracter le lects char	ength acter leng	th in asyno	chronous i	mode
	mmunicat lects asynd		~	nous mod	le	
he CPU can always	read and v	write SMF	R. SMR is	initialized	l to H'00 b	y a reset and in

R/W

R/W

R/W

R/W

R/W

Rev. 3.00 Sep 27, 2006 pag

REJ0

R/W

R/W

Clock sel These bits baud rate clock sour

The CPU can always read and write SMR. SMR is initialized to H'00 by a reset and in mode.

Bit 7—Communication Mode ( $C/\overline{A}$ ): Selects whether the SCI operates in asynchronous mode.

Read/Write

Bit 7: C/A	Description
0	Asynchronous mode
1	Synchronous mode



Bit 5—Parity Enable (PE): In asynchronous mode, this bit enables or disables the add parity bit to transmit data, and the checking of the parity bit in receive data. In synchron the parity bit is neither added nor checked, regardless of the PE setting.

0		Parity bit not added or checked	(
1		Parity bit added and checked*	
Note:	*	When PE is set to 1, an even or odd parity bit is added to to even or odd parity mode selected by the $O/\overline{E}$ bit, and the p	

checked to see that it matches the even or odd mode selected by the O/E bi

Description

Bit 4—Parity Mode  $(O/\overline{E})$ : Selects even or odd parity. The  $O/\overline{E}$  bit setting is valid in asynchronous mode when the PE bit is set to 1 to enable the adding and checking of a particular to the set of The  $O/\overline{E}$  setting is ignored in synchronous mode, or when parity adding and checking i in asynchronous mode.

Bit 4: O/E	Description	
0	Even parity*1	(
1	Odd parity*2	
Noton 1	When over parity is calcuted the parity hit added to	a transmit data makas a

Notes: 1. When even parity is selected, the parity bit added to transmit data makes an number of 1s in the transmitted character and parity bit combined. Receive of

have an even number of 1s in the received character and parity bit combined 2. When odd parity is selected, the parity bit added to transmit data makes an of 1s in the transmitted character and parity bit combined. Receive data mus odd number of 1s in the received character and parity bit combined.

Bit 5: PE

Two stop bits (with value 1) are added at the end of each transmitted chara

In receiving, only the first stop bit is checked, regardless of the STOP bit setting. If th stop bit is 1 it is treated as a stop bit. If the second stop bit is 0 it is treated as the start next incoming character.

**Bit 2—Multiprocessor Mode (MP):** Selects a multiprocessor format. When a multiprocessor format is selected, parity settings made by the PE and  $O/\overline{E}$  bits are ignored. The MP b valid only in asynchronous mode. It is ignored in synchronous mode.

For further information on the multiprocessor communication function, see section 13 Multiprocessor Communication.


Bit 2: MP	Description	
0	Multiprocessor function disabled	
1	Multiprocessor format selected	

chip baud rate generator. Four clock sources are available:  $\phi$ ,  $\phi/4$ ,  $\phi/16$ , and  $\phi/64$ . For the relationship between the clock source, bit rate register setting, and baud rate, s

Bits 1 and 0—Clock Select 1 and 0 (CKS1, CKS0): These bits select the clock sour

For the relationship between the 13.2.8, Bit Rate Register (BRR).

Bit 1: CKS1	Bit 0: CKS0	Description
0	0	ф
	1	φ/4
1	0	φ/16
	1	φ/64
,		



R/W

Read/Write

R/W

Rev. 3.00 Sep 27, 2006 page 464 of 872

REJ09B0325-0300

RENESAS

R/W

R/W

R/W

R/W

Clock ena These bits SCI clock s

R/W

Transmit-end interrup Enables or disables tran end interrupts (TEI)

clearing it to 0; or by clearing the 11E bit to 0.

Bit 6—Receive Interrupt Enable (RIE): Enables or disables the receive-data-full in requested when the RDRF flag is set to 1 in SSR due to transfer of serial receive data RDR; also enables or disables the receive-error interrupt (ERI).

Bit 6: RIE	Description
0	Receive-data-full (RXI) and receive-error (ERI) interrupt requests a
1	Receive-data-full (RXI) and receive-error (ERI) interrupt requests are e

RXI and ERI interrupt requests can be cleared by reading the value 1 from Note: FER, PER, or ORER flag, then clearing it to 0; or by clearing the RIE bit to

Bit 5—Transmit Enable (TE): Enables or disables the start of SCI serial transmitting

Bit 5: TE	Description	
0	Transmitting disabled*1	
1	Transmitting enabled*2	
Notes: 1.	The TDRE bit is locked at 1 in SSR.	

2. In the enabled state, serial transmitting starts when the TDRE bit in SSR is after writing of transmit data into TDR. Select the transmit format in SMR be the TE bit to 1.

mode, or senar clock input is detected in synchronous mode. Select the rece in SMR before setting the RE bit to 1.

# Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocesso The MPIE setting is valid only in asynchronous mode, and only if the MP bit is set to 1 The MPIE setting is ignored in synchronous mode or when the MP bit is cleared to 0.

Bit 3: MPIE	Description
0	Multiprocessor interrupts are disabled (normal receive operation) (I
	[Clearing conditions]
	The MPIE bit is cleared to 0.
	<ul> <li>MPB = 1 in received data.</li> </ul>
1	Multiprocessor interrupts are enabled*
	Receive-data-full interrupts (RXI), receive-error interrupts (ERI), and the RDRF, FER, and ORER status flags in SSR are disabled until d multiprocessor bit set to 1 is received.
	The SCI does not transfer receive data from RSR to RDR, does not detect re errors, and does not set the RDRF, FER, and ORER flags in SSR. When it r

allows the FER and ORER flags to be set.

data in which MPB = 1, the SCI sets the MPB bit to 1 in SSR, automatically MPIE bit to 0, enables RXI and ERI interrupts (if the RIE bit is set to 1 in SCI

Bit 2—Transmit-End Interrupt Enable (TEIE): Enables or disables the transmit-end (TEI) requested if TDR does not contain new transmit data when the MSB is transmitted

0		Transmit-end interrupt requests (TEI) are disabled*	ıl)
1		Transmit-end interrupt requests (TEI) are enabled*	
Note:	*	TEI interrupt requests can be cleared by reading the value 1 from the TE SSR, then clearing the TDRE flag to 0, thereby also clearing the TEND to clearing the TEIE bit to 0.	

Rev. 3.00 Sep 27, 2006 page 466 of 872 REJ09B0325-0300

Description

Bit 2: TEIE



Bit 0:

Bit 1:

1

CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock, SCK pin available for gene input/output*1
		Synchronous mode	Internal clock, SCK pin used for serial clo
	1	Asynchronous mode	Internal clock, SCK pin used for clock out
		Synchronous mode	Internal clock, SCK pin used for serial clo

Asynchronous mode

Synchronous mode

Asynchronous mode

Synchronous mode

Notes: 1. Initial value

0

1


- 2. The output clock frequency is the same as the bit rate.
- 3. The input clock frequency is 16 times the bit rate.

External clock, SCK pin used for clock inp

External clock, SCK pin used for serial clo

External clock, SCK pin used for clock inp

External clock, SCK pin used for serial clo



REJ09B0325-0300

Read/vvrite

R/(VV)\*

R/(VV)\*

K/(VV)\*

R/(VV)<sup>\*</sup>

R/(VV)<sup>\*</sup>

Parity error

Framing error

RENESAS

a receive parity error

к

Multiprocess Stores the recomultiprocesso

Transmit end
Status flag indicating

transmission

Status flag indicating detection o

Multi bit tra Value proce be tra

	<ul> <li>The chip is reset or enters standby mode.</li> </ul>
	The TE bit in SCR is cleared to 0.
	TDR contents are loaded into TSR, so new data can be written
Bit 6—Receive	Data Register Full (RDRF): Indicates that RDR contains new receive
Bit 6—Receive Bit 6: RDRF	Data Register Full (RDRF): Indicates that RDR contains new received Description

• The chip is reset or enters standby mode.

The DMAC reads data from RDR.

RDR contains new receive data

[Setting condition]

Software reads RDRF while it is set to 1, then writes 0.

TDR does not contain valid transmit data

[Setting conditions]

1

1

	When serial data is received normally and transferred from RSR to
Note:	The RDR contents and RDRF flag are not affected by detection of receive error clearing of the RE bit to 0 in SCR. They retain their previous values. If the RDR set to 1 when reception of the next data ends, an overrun error occurs and receives.

Rev. 3.00 Sep 27, 2006 pag

		Reception of the next serial data ends when $RDRF = 1$ .
Notes:	1.	Clearing the RE bit to 0 in SCR does not affect the ORER flag, which retains previous value.
	2.	RDR continues to hold the receive data before the overrun error, so subseq data is lost. Serial receiving cannot continue while the ORER flag is set to 1 synchronous mode, serial transmitting is also disabled.

A receive overrun error occurred\*2

[Setting condition]

[Clearing conditions]

Bit 4—Framing Error (FER): Indicates that data reception ended abnormally due to error in asynchronous mode.

0

1

Bit 4: FER Description

	<ul> <li>The chip is reset or enters standby mode.</li> </ul>
	<ul> <li>Software reads FER while it is set to 1, then writes 0.</li> </ul>
1	A receive framing error occurred*2
	[Setting condition]
	The stop bit at the end of receive data is checked and found to be
Notes: 1	. Clearing the RE bit to 0 in SCR does not affect the FER flag, which retains

to 1. In synchronous mode, serial transmitting is also disabled.

Receiving is in progress or has ended normally

value.

2. When the stop bit length is 2 bits, only the first bit is checked. The second st checked. When a framing error occurs the SCI transfers the receive data interest of the science of the science

(Initi

does not set the RDRF flag. Serial receiving cannot continue while the FER

Rev. 3.00 Sep 27, 2006 page 470 of 872 REJ09B0325-0300



		The number of 1s in receive data, including the parity bit, does not even or odd parity setting of $O/\overline{E}$ in SMR.
Notes:	1.	Clearing the RE bit to 0 in SCR does not affect the PER flag, which retains value.
	2.	When a parity error occurs the SCI transfers the receive data into RDR but the RDRF flag. Serial receiving cannot continue while the PER flag is set to synchronous mode, serial transmitting is also disabled.
		5 5
		bit and cannot be written.

A receive parity error occurred\*2

[Setting condition]

1

a read-only bit and cannot be written.				
Bit 2: TEND	Description			
0	Transmission is in progress			
	[Clearing conditions]			
	Software reads TDRE while it is set to 1, then writes 0 in the T			

	[Clearing Conditions]
	<ul> <li>Software reads TDRE while it is set to 1, then writes 0 in th</li> </ul>
	<ul> <li>The DMAC writes data in TDR.</li> </ul>
1	End of transmission
	[Setting conditions]
	The chip is reset or enters standby mode.

The TE bit is cleared to 0 in SCR.

TDRE is 1 when the last bit of a serial character is transmitted.

previous value.

or when the SCI is not transmitting.

**Bit 0—Multiprocessor Bit Transfer (MPBT):** Stores the value of the multiprocessor transmit data when a multiprocessor format is selected for transmitting in asynchronou The MPBT setting is ignored in synchronous mode, when a multiprocessor format is not approximately setting in the model.

Bit 0: MPBT	Description	
0	Multiprocessor bit value in transmit data is 0	(I
1	Multiprocessor bit value in transmit data is 1	

### 13.2.8 Bit Rate Register (BRR)

BRR is an 8-bit register that, together with the CKS1 and CKS0 bits in SMR that select rate generator clock source, determines the serial communication bit rate.

Bit	7	6	5	4	3	2	1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

The CPU can always read and write BRR. BRR is initialized to H'FF by a reset and in a mode. The two SCI channels have independent baud rate generator control, so differen be set in the two channels.

Table 13.3 shows examples of BRR settings in asynchronous mode. Table 13.4 shows BRR settings in synchronous mode.

Rev. 3.00 Sep 27, 2006 page 472 of 872

REJ09B0325-0300



		3.68	864						
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n		
110	2	64	0.70	2	70	0.03	2		
150	1	191	0.00	1	207	0.16	1		
300	1	95	0.00	1	103	0.16	1		
600	0	191	0.00	0	207	0.16	0		
1200	0	95	0.00	0	103	0.16	0		
2400	0	47	0.00	0	51	0.16	0		
4800	0	23	0.00	0	25	0.16	0		
9600	0	11	0.00	0	12	0.16	0		
19200	0	5	0.00	0	6	-6.99	0		

-7.84

0.00

0.16

0.16

0.16

0.16

0.16

-6.99

8.51

0.00

-18.62

0.21

0.21

-0.70

1.14

-2.48

-2.48

13.78

4.86

-14.67

φ (MHz)

Ν

4.9152

0.00

0.00

0.00

0.00

0.00

0.00

0.00

22.88

0.00

Error

(%)

0.31

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

n

Ĉ

RENESAS

0.00

8.51

Rev. 3.00 Sep 27, 2006 pag

Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	
110	2	174	-0.26	2	177	-0.25	2	
150	2	127	0.00	2	129	0.16	2	
300	1	255	0.00	2	64	0.16	2	
600	1	127	0.00	1	129	0.16	1	
1200	0	255	0.00	1	64	0.16	1	
2400	0	127	0.00	0	129	0.16	0	
4800	0	63	0.00	0	64	0.16	0	
9600	0	31	0.00	0	32	-1.36	0	
19200	0	15	0.00	0	15	1.73	0	
31250	0	9	-1.70	0	9	0.00	0	
38400	0	7	0.00	0	7	1.73	0	

0.00

0.00

0.00

0.00

0.00

0.00

5.33

0.00

**Error** (%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34

Ν

φ (MHz)

0.00

0.00

0.00

0.00

0.00

2.40

0.00

Ν

n

9.8304

0.16

0.16

0.16

-2.34

-2.34

0.00

-2.34

4800	0	84	-0.43	0	90	0.16	0	95	0.00	0
9600	0	41	0.76	0	45	-0.93	0	47	0.00	0
19200	0	20	0.76	0	22	-0.93	0	23	0.00	0
31250	0	12	0.00	0	13	0.00	0	14	-1.70	0
38400	0	10	-3.82	0	10	3.57	0	11	0.00	0
					φ (M	Hz)				
		18	8 20							
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	•
110	3	79	-0.12	3	88	-0.25	3	110	-0.02	•
150	2	233	0.16	3	64	0.16	3	80	0.47	
300	2	116	0.16	2	129	0.16	2	162	-0.15	•
600	1	233	0.16	2	64	0.16	2	80	0.47	
1200	1	116	0.16	1	129	0.16	1	162	-0.15	
2400	0	233	0.16	1	64	0.16	1	80	0.47	
4800	0	116	0.16	0	129	0.16	0	162	-0.15	
9600	0	58	-0.69	0	64	0.16	0	80	0.47	-
19200	0	28	1.02	0	32	-1.36	0	40	-0.76	

0.10

0.16

0.16

0.00

1.73

Rev. 3.00 Sep 27, 2006 pag REJ09

0.00

0.00

0.00

0.00

-2.34

0.00

1.73

0.10

-0.43

0.16

1 M		0	0*	0	1	_			0	
2 M				0	0*	_	_		0	
2.5 M				_		0	0*			
4 M									0	
Legen	d:									
Blank: No setting available										
<b>—</b> :	Setting pos	ssibl	e, but	erro	r occu	ırs				
*:	Continuous transmit/receive not possible									
Note:	Settings w	ith a	n erro	or of	1% or	less	are re	ecommend	ed.	

1 k

5 k

10 k

25 k

50 k

100 k

250 k

500 k

2.5 k

1

0

0 99

0 49

0 19

0 9

0 4

0

0

1

0\*

124 1

199

1 99

0

0 39

0 19

0 9

0

0

249 2

199

99

3

1

1

1 99

0

0

0

0

124

199 1

199

79

39

19

7

3

1

0 99

0 49

0

0

0

2

2 80

1

1 80

0

0 64

0 12

249

124

249

24

9

4

202 2

162 1

129 0

2 99

1

0 79

0 39

0 15

0

0 3

249 3 69

199 1

99

159 0

7

0 1

0 0\*

2

1

0 89

0 44

0 17

0 8

0 4

112

224

112

179

77

12

24

12

19

99

49

19

9

0

0 4

3

Rev. 3.00 Sep 27, 2006 page 476 of 872 REJ09B0325-0300

$$N = \frac{10^{10} - 1}{8 \times 2^{2n-1} \times B} \times 10^{10} - 1$$

B: Bit rate (bits/s)

N: BRR setting for baud rate generator ( $0 \le N \le 255$ )

φ: System clock frequency (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3)

(For the clock sources and values of n, see the following table.)

		SMR Settings		
n	Clock Source	CKS1	CKS0	
0	ф	0	0	
1	ф/4	0	1	
2	ф/16	1	0	
3	ф/64	1	1	

The bit rate error in asynchronous mode is calculated as follows.

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

00000	U	U
76800	0	0
93750	0	0
115200	0	0
125000	0	0
153600	0	0
156250	0	0
187500	0	0
192000	0	0
230400	0	0
250000	0	0
307200	0	0
312500	0	0
375000	0	0
384000	0	0
437500	0	0
460800	0	0
500000	0	0
537600	0	0
562500	0	0
625000	0	0
	76800 93750 115200 125000 153600 156250 187500 192000 230400 250000 307200 312500 375000 384000 437500 460800 500000 537600 562500	76800       0         93750       0         115200       0         125000       0         153600       0         156250       0         187500       0         192000       0         230400       0         250000       0         307200       0         312500       0         375000       0         437500       0         460800       0         500000       0         537600       0         562500       0

4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
20	5.0000	312500

6.2500

25

390625

Rev. 3.00 Sep 27, 2006 pag REJ09

12	2.0000	2000000.0
14	2.3333	2333333.3
16	2.6667	2666666.7
18	3.0000	300000.0
20	3.3333	3333333.3
25	4.1667	4166666.7

Rev. 3.00 Sep 27, 2006 page 480 of 872 REJ09B0325-0300

selected by the C/A bit in SMR and the CKE1 and CKE0 bits in SCR, as shown in tab

### Asynchronous Mode:

- Data length is selectable: 7 or 8 bits.
- Parity and multiprocessor bits are selectable. So is the stop bit length (1 or 2 bits). selections determine the communication format and character length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors, ar state.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the on-chip baud rat and can output a serial clock signal with a frequency matching the bit rate.
  - When an external clock is selected, the external clock input must have a freque the bit rate. (The on-chip baud rate generator is not used.)

#### Synchronous Mode:

- The communication format has a fixed 8-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates using the on-chip baud rat
  - and outputs a serial clock signal to external devices. — When an external clock is selected, the SCI operates on the input serial clock.
  - baud rate generator is not used.

			'	1	<u> </u>			1 10301
	1		0	0	<u> </u>	7-bit data	_	Absen
				1	<u> </u>			
			1	0				Preser
				1				
	0	1	_	0	Asynchronous	8-bit data	Present	Absen
				1	mode (multi- processor			
	1			0	format)	7-bit data		
				1				
1	_	_	_	_	Synchronous mode	8-bit data	Absent	
					mode			

Table 13.9 SMR and SCR Settings and SCI Clock Source Selection

SMR Bit 7: C/Ā	SCR	Settings		SCI Transmit/Receive Clo		
	Bit 1: CKE1	Bit 0: CKE0	 Mode	Clock Source	SCK Pin Function	
0 0	0	0	Asynchronous	Internal	SCI does not use the SCK	
		1	mode —		Outputs a clock with freque matching the bit rate	
	1 0	External	Inputs a clock with frequen			
		1	<del>_</del>		times the bit rate	
1 0	0	0	Synchronous	Internal	Outputs the serial clock	
		1	mode mode			
	1	0	_	External	Inputs the serial clock	

1

Figure 13.2 shows the general format of asynchronous serial communication. In async serial communication the communication line is normally held in the mark (high) statemonitors the line and starts serial communication when the line goes to the space (low indicating a start bit. One serial character consists of a start bit (low), data (LSB first).

(high or low), and stop bit (high), in that order.

When receiving in asynchronous mode, the SCI synchronizes at the falling edge of the The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 time Receive data is latched at the center of each bit.




Figure 13.2 Data Format in Asynchronous Communication (Example: 8-Bit Data with Parity and 2 Stop Bits)

1	0	0	0	S	7-bit data
1	0	0	1	S	7-bit data
1	1	0	0	S	7-bit data
1	1	0	1	S	7-bit data
0	_	1	0	S	8-bit data
0	_	1	1	S	8-bit data
1	_	1	0	S	7-bit data
1	_	1	1	S	7-bit data
Lege S: STO P: MPB	Sta P: Sta Pa	art bit op bit			7-bit da

Rev. 3.00 Sep 27, 2006 page 484 of 872 REJ09B0325-0300

0

0

1

1

0

0

0

0

0

0

0

0

1

0

1

S

S

s

s

RENESAS

STOP

STOPS

S

S

STOP

STOP STOP

STOP

STOPS

MPB S

MPB S

MPB STOP

MPB STOP S

8-bit data

8-bit data

8-bit data

8-bit data

When the SCI operates on an internal clock, it can output a clock signal at the SCK pi frequency of this output clock is equal to the bit rate. The phase is aligned as in figure the rising edge of the clock occurs at the center of each transmit data bit.




Figure 13.3 Phase Relationship between Output Clock and Serial Data (Asynchronous Mode)

### **Transmitting and Receiving Data**

**SCI Initialization (Asynchronous Mode):** Before transmitting or receiving, clear the bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits following the procedure given below. Clearing TE to 0 sets the TDRE flag to 1 and in TSR. Clearing RE to 0, however, does not initialize the RDRF, PER, FER, and ORER RDR, which retain their previous contents.

When an external clock is used, the clock should not be stopped during initialization operation. SCI operation becomes unreliable if the clock is stopped.

Figure 13.4 is a sample flowchart for initializing the SCI.




Figure 13.4 Sample Flowchart for SCI Initialization

Rev. 3.00 Sep 27, 2006 page 486 of 872 REJ09B0325-0300




Figure 13.5 Sample Flowchart for Transmitting Serial Data

REJ09

- a. Start bit: One 0 bit is output.
  - b. Transmit data: 7 or 8 bits are output, LSB first.
  - c. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multip bit is output. Formats in which neither a parity bit nor a multiprocessor bit is out also be selected.
  - d. Stop bit: One or two 1 bits (stop bits) are output.

end interrupt (TEI) is requested at this time.

- e. Mark state: Output of 1 bits continues until the start bit of the next transmit data
- 3. The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, t loads new data from TDR into TSR, outputs the stop bit, then begins serial transmis next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, outputs then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a

Figure 13.6 shows an example of SCI transmit operation in asynchronous mode.




Figure 13.6 Example of SCI Transmit Operation in Asynchronous Mod (8-Bit Data with Parity and 1 Stop Bit)

Rev. 3.00 Sep 27, 2006 page 488 of 872

REJ09B0325-0300






Figure 13.7 Sample Flowchart for Receiving Serial Data (1)




Figure 13.7 Sample Flowchart for Receiving Serial Data (2)

Rev. 3.00 Sep 27, 2006 page 490 of 872

REJ09B0325-0300

- a. Parity check: The number of 1s in the receive data must match the even or odd setting of the  $O/\overline{E}$  bit in SMR.
  - b. Stop bit check: The stop bit value must be 1. If there are two stop bits, only the is checked.
  - c. Status check: The RDRF flag must be 0 so that receive data can be transferred into RDR.

If these checks all pass, the RDRF flag is set to 1 and the received data is stored in of the checks fails (receive error)\*, the SCI operates as indicated in table 13.11.

Note: \* When a receive error occurs, further receiving is disabled. In receiving, the is not set to 1. Be sure to clear the error flags to 0.

4. When the RDRF flag is set to 1, if the RIE bit is set to 1 in SCR, a receive-data-fu (RXI) is requested. If the ORER, PER, or FER flag is set to 1 and the RIE bit in Set to 1, a receive-error interrupt (ERI) is requested.

# **Table 13.11 Receive Error Conditions**

Abbreviation

Receive Error

Overrun error	ORER	Receiving of next data ends while RDRF flag is still set to 1 in SSR	Receive data not from RSR to RDF
Framing error	FER	Stop bit is 0	Receive data tran
Parity error	PER	Parity of receive data differs from even/odd parity setting in SMR	Receive data trar RSR to RDR

Condition

**Data Transfer** 



Figure 13.8 Example of SCI Receive Operation (8-Bit Data with Parity and One

### 13.3.3 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single communication line. The processors communicate in asynchronous mode using a formadditional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by an ID. A so communication cycle consists of an ID-sending cycle that identifies the receiving proceduata-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-scycles.

The transmitting processor starts by sending the ID of the receiving processor with whit to communicate as data with the multiprocessor bit set to 1. Next the transmitting procestransmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor to 1. When they receive data with the multiprocessor bit set to 1, receiving processors of data with their IDs. The receiving processor with a matching ID continues to receive further incoming data. Processors with IDs not matching the received data skip further incoming until they again receive data with the multiprocessor bit set to 1. Multiple processors careceive data in this way.

Figure 13.9 shows an example of communication among different processors using a multiprocessor format.

Rev. 3.00 Sep 27, 2006 page 492 of 872

REJ09B0325-0300







Figure 13.9 Example of Communication among Processors Using Multiprocess (Sending Data H'AA to Receiving Processor A)

Rev. 3.00 Sep 27, 2006 pag REJ0



write: read SSR, check that th flag is 1, then write transmit data in TDR. Also set the MPE 0 or 1 in SSR. Finally, clear th

- flag to 0.

  3. To continue transmitting serial after checking that the TDRE finding that data can be
  - indicating that data can be written, write data in TDR, the the TDRE flag to 0. When the is activated by a transmit-data
  - interrupt request (TXI) to write TDR, the TDRE flag is checke cleared automatically. 4. To output a break signal at the
  - To output a break signal at the serial transmission: set the DE 1 and clear the DR bit to 0 (DE DR are I/O port registers), the the TE bit to 0 in SCR.

Figure 13.10 Sample Flowchart for Transmitting Multiprocessor Serial D

- a. Start bit: One 0 bit is output.
  - b. Transmit data: 7 or 8 bits are output, LSB first.
  - c. Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
  - d. Stop bit: One or two 1 bits (stop bits) are output.
  - . Mark state: Output of 1 bits continues until the start bit of the next transmit dat
- . The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, loads data from TDR into TSR, outputs the stop bit, then begins serial transmissio frame. If the TDRE flag is 1, the SCI sets the TEND flag in SSR to 1, outputs the continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a tra interrupt (TEI) is requested at this time.

Figure 13.11 shows an example of SCI transmit operation using a multiprocessor form




Figure 13.11 Example of SCI Transmit Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

Rev. 3.00 Sep 27, 2006 pag REJ0




Figure 13.12 Sample Flowchart for Receiving Multiprocessor Serial Data




Figure 13.12 Sample Flowchart for Receiving Multiprocessor Serial Dat

Figure 13.13 shows an example of SCI receive operation using a multiprocessor form

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure 13.13 Example of SCI Receive Operation (8-Bit Data with Multiprocessor Bit and One Stop Bit)

Rev. 3.00 Sep 27, 2006 page 498 of 872

REJ09B0325-0300



10.14.1

Figure 13.14 shows the general format in synchronous serial communication.




Figure 13.14 Data Format in Synchronous Communication

In synchronous serial communication, each data bit is placed on the communication lifalling edge of the serial clock to the next. Data is guaranteed valid at the rise of the serial each character, the serial data bits are transmitted in order from LSB (first) to MSB output of the MSB, the communication line remains in the state of the MSB. In synch the SCI receives data by synchronizing with the rise of the serial clock.

#### **Communication Format**

The data length is fixed at 8 bits. No parity bit or multiprocessor bit can be added.

Rev. 3.00 Sep 27, 2006 pag

, ∠006 pag REJ09



transmitting or receiving, the clock signal remains in the high state. However, when rec only, overrun error may occur or the serial clock continues output until the RE bit clear When transmitting or receiving in single characters, select the external clock.

#### **Transmitting and Receiving Data**

**SCI Initialization (Synchronous Mode):** Before transmitting or receiving, clear the T

RE bits to 0 in SCR, then initialize the SCI as follows.

When changing the communication mode or format, always clear the TE and RE bits to following the procedure given below. Clearing the TE bit to 0 sets the TDRE flag to 1 initializes TSR. Clearing the RE bit to 0, however, does not initialize the RDRF, PER, ORE flags and RDR, which retain their previous contents.

Figure 13.15 is a sample flowchart for initializing the SCI.

Rev. 3.00 Sep 27, 2006 page 500 of 872

REJ09B0325-0300






Figure 13.15 Sample Flowchart for SCI Initialization

Rev. 3.00 Sep 27, 2006 pag REJ09






Figure 13.16 Sample Flowchart for Serial Transmitting



is selected, the SCI outputs data in synchronization with the input clock. Data is of the TxD pin in order from LSB (bit 0) to MSB (bit 7).

- 3. The SCI checks the TDRE flag when it outputs the MSB (bit 7). If the TDRE flag loads data from TDR into TSR and begins serial transmission of the next frame. If flag is 1, the SCI sets the TEND flag to 1 in SSR, and after transmitting the MSB, TxD pin in the MSB state. If the TEIE bit in SCR is set to 1, a transmit-end interrurequested at this time.
- 4. After the end of serial transmission, the SCK pin is held in a constant state.

Figure 13.17 shows an example of SCI transmit operation.




Figure 13.17 Example of SCI Transmit Operation




Figure 13.18 Sample Flowchart for Serial Receiving (1)




Figure 13.18 Sample Flowchart for Serial Receiving (2)

In receiving, the SCI operates as follows.

- 1. The SCI synchronizes with serial clock input or output and initializes internally.
- 2. Receive data is stored in RSR in order from LSB to MSB. After receiving the data, the SCI checks that the RDRF flag is 0 so that receive data transferred from RSR to RDR. If this check passes, the RDRF flag is set to 1 and t data is stored in RDR. If the check does not pass (receive error), the SCI operates in table 13.11.
- 3. After setting the RDRF flag to 1, if the RIE bit is set to 1 in SCR, the SCI requests data-full interrupt (RXI). If the ORER flag is set to 1 and the RIE bit in SCR is als the SCI requests a receive-error interrupt (ERI).

Figure 13.19 shows an example of SCI receive operation.

Rev. 3.00 Sep 27, 2006 pag

REJ09






Figure 13.19 Example of SCI Receive Operation

**Transmitting and Receiving Serial Data Simultaneously (Synchronous Mode):** Fig shows a sample flowchart for transmitting and receiving serial data simultaneously and the procedure to follow.

Rev. 3.00 Sep 27, 2006 page 506 of 872 REJ09B0325-0300




Figure 13.20 Sample Flowchart for Serial Transmitting

Rev. 3.00 Sep 27, 2006 pag REJ09



requested when the TEND flag is set to 1 in SSR. The TXI interrupt request can activate DMAC to transfer data. Data transfer by the DMAC automatically clears the TDRE flat TEI interrupt request cannot activate the DMAC.

The RXI interrupt is requested when the RDRF flag is set to 1 in SSR. The ERI interrupt requested when the ORER, PER, or FER flag is set to 1 in SSR. The RXI interrupt requactivate the DMAC to transfer data. Data transfer by the DMAC automatically clears the flag to 0. The ERI interrupt request cannot activate the DMAC.

The DMAC can be activated by interrupts from SCI channel 0.

**Table 13.12 SCI Interrupt Sources** 

Interrupt	Description	Priorit
ERI	Receive error (ORER, FER, or PER)	High
RXI	Receive data register full (RDRF)	
TXI	Transmit data register empty (TDRE)	
TEI	Transmit end (TEND)	Low

Data can be written into TDR regardless of the state of the TDRE flag. If new data is TDR when the TDRE flag is 0, the old data stored in TDR will be lost because this day yet been transferred to TSR. Before writing transmit data in TDR, be sure to check the flag is set to 1.

## **Simultaneous Multiple Receive Errors**

Table 13.13 indicates the state of SSR status flags when multiple receive errors occur simultaneously. When an overrun error occurs the RSR contents are not transferred to receive data is lost.

Table 13.13 SSR Status Flags and Transfer of Receive Data

	SSR Sta	tus Flag	js	Receive Data  — Transfer			
RDRF	ORER	FER	PER	RSR → RDR	Receive Errors		
1	1	0	0	×	Overrun error		
0	0	1	0	0	Framing error		
0	0	0	1	0	Parity error		
1	1	1	0	×	Overrun error + framing error		
1	1	0	1	×	Overrun error + parity error		
0	0	1	1	0	Framing error + parity error		
1	1	1	1	×	Overrun error + framing error +		

Legend:

O: Receive data is transferred from RSR to RDR.

x: Receive data is not transferred from RSR to RDR.



REJ09

When the TE bit is cleared to 0 the TxD pin becomes an I/O port, the level and direction output) of which are determined by DR and DDR bits. This feature can be used to send signal.

After the serial transmitter is initialized, the DR value substitutes for the mark state unt bit is set to 1 (the TxD pin function is not selected until the TE bit is set to 1). The DDI bits should therefore both be set to 1 beforehand.

To send a break signal during serial transmission, clear the DR bit to 0, then clear the T When the TE bit is cleared to 0 the transmitter is initialized, regardless of its current sta TxD pin becomes an output port outputting the value 0.

# Receive Error Flags and Transmitter Operation (Synchronous Mode Only)

When a receive error flag (ORER, PER, or FER) is set to 1 the SCI will not start transmeven if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 when transmit. Note that clearing the RE bit to 0 does not clear the receive error flags to 0.

# Receive Data Sampling Timing in Asynchronous Mode and Receive Margin

In asynchronous mode the SCI operates on a base clock with 16 times the bit rate frequenceiving, the SCI synchronizes internally with the fall of the start bit, which it samples base clock. Receive data is latched at the rising edge of the eighth base clock pulse. Sec 13.21.

Rev. 3.00 Sep 27, 2006 page 510 of 872

REJ09B0325-0300






Figure 13.21 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as in equation (

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\% \dots (1)$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty cycle (D = 0 to 1.0)

L: Frame length (L = 9 to 12)F: Absolute deviation of clock frequency

From equation (1), if F = 0 and D = 0.5 the receive margin is 46.875%, as given by eq

This is a theoretical value. A reasonable margin to allow in system designs is 20% to

## **Restrictions on Usage of DMAC**

To have the DMAC read RDR, be sure to select the SCI receive-data-full interrupt (R activation source with bits DTS2 to DTS0 in DTCR.

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure 13.22 Serial Clock Transmission (Example)

Rev. 3.00 Sep 27, 2006 page 512 of 872

REJ09B0325-0300

- 3.  $C/\overline{A}$  bit = 0 ... switchover to port output
- 4. Occurrence of low-level output (see figure 13.23)




Figure 13.23 Operation when Switching from SCK Pin to Port Pin

- 2. TE bit = 0
- 3. CKE1 bit = 1
- 4.  $C/\overline{A}$  bit = 0 ... switchover to port output
- 5. CKE1 bit = 0




Figure 13.24 Operation when Switching from SCK Pin Function to Port Pin I (Example of Preventing Low-Level Output)

setting.

14.1.1

#### **Features**

Features of the smart-card interface supported by the H8/3048B Group are listed below

- Asynchronous communication
  - Data length: 8 bits
  - Parity bits generated and checked
  - Error signal output in receive mode (parity error)
  - Error signal detect and automatic data retransmit in transmit mode
  - Supports both direct convention and inverse convention
- Built-in baud rate generator with selectable bit rates
- Three types of interrupts

Transmit-data-empty, receive-data-full, and receive-error interrupts are requested independently. The transmit-data-empty and receive-data-full interrupts can activa controller (DMAC) to transfer data.

Rev. 3.00 Sep 27, 2006 pag






Figure 14.1 Smart Card Interface Block Diagram

Rev. 3.00 Sep 27, 2006 page 516 of 872

REJ09B0325-0300

	•	· · · · · · · · · · · · · · · · · · ·	
Transmit data pin	$TxD_{\scriptscriptstyle{0}}$	Output	Transmit data output

## 14.1.4 Register Configuration

Name

The smart card interface has the internal registers listed in table 14.2. BRR, TDR, and their normal serial communication interface functions, as described in section 13, Seri Communication Interface.

**Abbreviation** 

**SCMR** 

R/W

R/W

Initial

H'F2

Table 14.2 Registers

Address\*1


H'FFB6

H'FFB0	Serial mode register	SMR	R/W	H'00
H'FFB1	Bit rate register	BRR	R/W	H'FF
H'FFB2	Serial control register	SCR	R/W	H'00
H'FFB3	Transmit data register	TDR	R/W	H'FF
H'FFB4	Serial status register	SSR	R/(W)*2	F'84
H'FFB5	Receive data register	RDR	R	H'00

Notes: 1. Lower 16 bits of the address.

2. Only 0 can be written, to clear flags.

Smart card mode register



SCMR is initialized to H'F2 by a reset and in standby mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conv format.

Bit 3: SDIR	Description	
0	TDR contents are transmitted LSB-first	(lı
	Received data is stored LSB-first in RDR	
1	TDR contents are transmitted MSB-first	
	Received data is stored MSB-first in RDR	

REJ09B0325-0300

Rev. 3.00 Sep 27, 2006 page 518 of 872


**Bit 1—Reserved:** Read-only bit, always read as 1.

Bit 0—Smart Card Interface Mode Select (SMIF): Enables the smart card interface

Bit 0: SMIF	Description
0	Smart card interface function is disabled (
1	Smart card interface function is enabled

#### 14.2.2 Serial Status Register (SSR)

The function of SSR bit 4 is modified in the smart card interface. This change also can modification to the setting conditions for bit 2 (TEND).



Error signal status (ERS)
Status flag indicating that an error signal has been received

Note: \* Only 0 can be written, to clear the flag.

	The chip is reset or enters standby mode.
	Software reads ERS while it is set to 1, then writes 0.
1	Indicates that the receiving device sent an error signal reporting a
	[Setting condition]
	A low error signal was sampled.
Note:	Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its palue.

Bits 3 to 0: These bits operate as in normal serial communication. For details see section Serial Communication Interface. The setting conditions for transmit end (TEND, bit 2) are modified as follows.

[Clearing conditions]

Bit 2: TEND	Description
0	Transmission is in progress
	[Clearing conditions]
	Software reads TDRE while it is set to 1, then writes 0 in the TDR
	The DMAC writes data in TDR.
1	End of transmission
	[Setting conditions]
	The chip is reset or enters standby mode.
	The TE bit and FER/ERS bit are both cleared to 0 in SCR.
	TDRE is 1 and FER/ERS is 0 at a time 2.5 etu after the last bit of serial character is transmitted (normal transmission)

(lr

а

Note: An etu (elementary time unit) is the time needed to transmit one bit.

Rev. 3.00 Sep 27, 2006 page 520 of 872 REJ09B0325-0300

					_		
Read/Write	R/W						
Initial value	0	0	0	U	0	0	0

**Bit 7—GSM Mode (GM):** Set at 0 when using the regular smart card interface. In GS set to 1. When transmission is complete, initially the TEND flag set timing appears for clock output restriction mode. Clock output restriction mode comprises serial control and bit 0. **Bit 7: GM Description** 

t 7: GM	Description
	Using the regular smart card interface mode
	The TEND flag is set 12.5 etu after the beginning of the start bit
	Clock output on/off control only
	Using the GSM mode smart card interface mode
	The TEND flag is set 11.0 etu after the beginning of the start bit
	<ul> <li>Clock output on/off and fixed-high/fixed-low control</li> </ul>
	(set by SCR)

Bits 6 to 0—Operate in the same way as for the normal SCI.

0

1

For details, see section 13.2.5, Serial Mode Register (SMR).

Rev. 3.00 Sep 27, 2006 pag

Read/Write R/W R/W R/W R/W R/W R/W R/W

Bits 7 to 2—Operate in the same way as for the normal SCI.

For details, see section 13.2.6, Serial Control Register (SCR).

Bits 1 and 0—Clock Enable (CKE1, CKE0): Setting enable or disable for the SCI clo

between enabling and disabling of the normal clock output, and specify a fixed high lev low level for the clock output. **SCR SMR** Bit 7: Bit 1: Bit 0: **GM** CKE<sub>1</sub> CKE0 Description  $\overline{}$ Λ Λ The internal clock/SCK pin functions as an I/O port

selection and clock output from the SCK pin. In smart card interface mode, it is possible

U	U	U	The internal clock/SCK <sub>0</sub> pin functions as an i/O port
0	0	1	The internal clock/SCK <sub>0</sub> pin functions as the clock outp
1	0	0	The internal clock/SCK $_{\scriptscriptstyle 0}$ pin is fixed at low-level output
1	0	1	The internal clock/SCK <sub>0</sub> pin functions as the clock outp
1	1	0	The internal clock/SCK <sub>0</sub> pin is fixed at high-level output
1	1	1	The internal clock/SCK <sub>0</sub> pin functions as the clock outp

Rev. 3.00 Sep 27, 2006 page 522 of 872

REJ09B0325-0300



- the end of the parity bit and the start of the next frame. (An elementary time unit is required to transmit one bit.)

   In receiving, if a parity error is detected, a low error signal is output for 1 etc. beginning.
  - In receiving, if a parity error is detected, a low error signal is output for 1 etu, begietu after the start bit.
    In transmitting, if an error signal is received, after at least 2 etu, the same data is a
    - transmitted again.
      Only asynchronous communication is supported. There is no synchronous communication.

# 14.3.2 Pin Connections

Figure 14.2 shows a pin connection diagram for the smart card interface.

In communication with a smart card, data is transmitted and received over the same since  $TxD_0$  and  $RxD_0$  pins should both be connected to this line. The data transmission be pulled up to  $V_{cc}$  through a resistor.

If the smart card uses the clock generated by the smart card interface, connect the SCI to the card's CLK input. If the card uses its own internal clock, this connection is unnection is unnection.

The reset signal should be output from one of the H8/3048B Group's generic ports.

In addition to these pin connections, power and ground connections will normally also necessary.

Rev. 3.00 Sep 27, 2006 pag




Figure 14.2 Smart Card Interface Connection Diagram

A loop-back test can be performed by setting both RE and TE to 1 without con smart card.

#### 14.3.3 **Data Format**

Figure 14.3 shows the data format of the smart card interface. In receive mode, parity i once per frame. If a parity error is detected, an error signal is returned to the transmittir request retransmission. In transmit mode, the error signal is sampled and the same data retransmitted if the error signal is low.

Rev. 3.00 Sep 27, 2006 page 524 of 872 REJ09B0325-0300






Figure 14.3 Smart Card Interface Data Format

The operating sequence is as follows.

- 1. When not in use, the data line is in the high-impedance state, and is pulled up to the through a resistor.
- 2. To start transmitting a frame of data, the transmitting device transmits a low start followed by eight data bits (D0 to D7) and a parity bit (Dp).
- 3. Next, in the smart card interface, the transmitting device returns the data line to the impedance state. The data line is pulled up to the high level through a resistor.
- 4. The receiving device performs a parity check. If there is no parity error, the receiv waits to receive the next data. If a parity error is present, the receiving device outp error signal (DE) to request retransmission of the data. After outputting the error s designated interval, the receiving device returns the signal line to the high-impeda The signal line is pulled back up to the high level through the pull-up resistor.
- 5. If the transmitting device does not receive an error signal, it proceeds to transmit t If it receives an error signal, it returns to step 2 and transmits the same data again.

Rev. 3.00 Sep 27, 2006 pag

BRR	H'FFB1	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
SCR	H'FFB2	TIE	RIE	TE	RE	0	0	CKE1
TDR	H'FFB3	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
SSR	H'FFB4	TDRE	RDRF	ORER	ERS	PER	TEND	0
RDR	H'FFB5	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR′
SCMR	H'FFB6	_	_	_	_	SDIR	SINV	_
Legend: —: Unused bit.								

1

O/E

1

0

CKS'

Lec

**SMR** 

Notes: 1. Lower 16 bits of the address.

H'FFB0

GM

2. When the GM of the SMR is set at 0, be sure the CKE1 bit is 0.

Serial Mode Register (SMR) Settings: In regular smart card interface mode, set the C

0

generator. See section 14.3.5, Clock. Bit Rate Register (BRR) Settings: This register sets the bit rate. Equations for calcula

In regular smart card mode, clear the GM bit to 0. In GSM mode, set the GM bit to 1. C O/E bit to 0 if the smart card uses the direct convention. Set the O/E bit to 1 if the smart the inverse convention. Bits CKS1 and CKS0 select the clock source of the built-in bat

setting are given in section 14.3.5, Clock. Serial Control Register (SCR): The TIE, RIE, TE, and RE bits have their normal seri communication functions. For details, see section 13, Serial Communication Interface.


and CKE0 bits select clock output. When the GM bit of the SMR is cleared to 0, to disa output, clear this bit to 00. To enable clock output, set this bit to 01. When the GM bit of is set to 1, clock output is enabled. Clock output is fixed at high or low.

Smart Card Mode Register (SCMR): If the smart card follows the direct convention, SDIR and SINV bits to 0. If the smart card follows the indirect convention, set the SDI SINV bits to 1. To use the smart card interface, set the SMIF bit to 1.

Rev. 3.00 Sep 27, 2006 page 526 of 872 REJ09B0325-0300

In the direct convention, state Z corresponds to logic level 1, and state A to logic l Characters are transmitted and received LSB-first. In the example above the first c is H'3B. The parity bit is 1, following the even parity rule designated for smart car

Inverse convention (SDIR = SINV =  $O/\overline{E} = 1$ )



In the inverse convention, state A corresponds to the logic level 1, and state Z to tl 0. Characters are transmitted and received MSB-first. In the example above the fir data is H'3F. Following the even parity rule designated for smart cards, the parity level is 0, corresponding to state Z.

In the H8/3048B Group, the SINV bit inverts only the data bits D7 to D0. The parity be inverted, so the  $O/\overline{E}$  bit in SMR must be set to odd parity mode. This applies in both t and receiving.

$$B = \frac{\phi}{1488 \times 2^{2n-1} \times (N+1)} \times 10^{6}$$

where, N: BRR setting  $(0 \le N \le 255)$ 

B: Bit rate (bits/s)

φ: System clock frequency (MHz)\*

n: See table 14.4

Table 14.4 n-Values of CKS1 and CKS0 Settings

n	CKS1	CKS0
0	0	0
1	0	1
2	1	0
3	1	1

Note: \* If the gear function is used to divide the system clock frequency, use the divided frequency to calculate the bit rate. The equation above applies directly to 1/division.

Table 14.5 Bit Rates (bits/s) for Different BRR Settings (when n = 0)

	φ (MHz)							
N	7.1424	10.00	10.7136	13.00	14.2848	16.00	18.00	20.00
0	9600.0	13440.9	14400.0	17473.1	19200.0	21505.4	24193.5	26881
1	4800.0	6720.4	7200.0	8736.6	9600.0	10752.7	12096.8	13440
2	3200.0	4480.3	4800.0	5824.4	6400.0	7168.5	8064.5	8960.6

Note: Bit rates are rounded off to one decimal place.

Rev. 3.00 Sep 27, 2006 page 528 of 872

REJ09B0325-0300

<b>Table 14.7</b>	<b>Maximum Bit Rates for Various Freque</b>	ncies (Smart C	ard Interface
φ (MHz)	Maximum Bit Rate (bits/s)	N	n
7.1424	9600	0	0
10.00	13441	0	0
10.7136	14400	0	0
13.00	17473	0	0
14.2848	19200	0	0
16.00	21505	0	0
18.00	24194	0	0

13.00

Error

8.99

14.2848

Error

0.00

16.00

Error

12.01

0

0

Rev. 3.00 Sep 27, 2006 pag

REJ09

18.00

N Error

2

15.99

20.0

6.6

N Er

2

0

0

The bit rate error is calculated from the following equation.

26882

33602

7.1424

0.00

9600

20.00

25.00

Error

10.00

30.00

10.7136

Error

25.00

Error (%) = 
$$\left\{ \frac{\phi}{1488 \times 2^{2n-1} \times B \times (N+1)} \times 10^6 - 1 \right\} \times 100$$

- Clear the ERS, PER, and ORER error flags to 0 in the serial status register (SSR).
   Set the parity mode bit (O/E) and baud rate generator clock source select bits (CKS)
- CKS0) as required in the serial mode register (SMR). At the same time, clear the Cand MP bits to 0, and set the STOP and PE bits to 1.
  - Set the SMIF, SDIR, and SINV bits as required in the smart card mode register (SC When the SMIF bit is set to 1, the TxD<sub>0</sub> and RxD<sub>0</sub> pins switch from their I/O port furtheir serial communication interface functions, and are placed in the high-impedance.
     Set a value corresponding to the desired bit rate in the bit rate register (BRR).
  - Set clock enable bit 0 (CKE0) as required in the serial control register (SCR). Write TIE, RIE, TE, RE, MPIE, TEIE, and CKE1 bits. If bit CKE0 is set to 1, a serial clooutput from the SCK<sub>0</sub> pin.
    - 7. Wait for at least the interval required to transmit or receive one bit, then set the TIE and RE bits as necessary in SCR. Do not set TE and RE both to 1, except when perloop-back test.

Rev. 3.00 Sep 27, 2006 page 530 of 872

REJ09B0325-0300

- 3. Check that the TEND flag is set to 1 in SSR. Repeat steps 2 and 3 until this check
  - 4. Write transmit data in TDR and clear the TDRE flag to 0. The data will be transmit TEND flag will be cleared to 0.
  - 5. To continue transmitting data, return to step 2.
  - 6. To terminate transmission, clear the TE bit to 0.

transmit/receive-error interrupt (ERI) is requested.

This procedure may include interrupt handling and DMA transfer.

If the TIE bit is set to 1 to enable interrupt requests, when transmission is completed a TEND flag is set to 1, a transmit-data-empty interrupt (TXI) is requested. If the RIE b

to enable interrupt requests, when a transmit error occurs and the ERS flag is set to 1,

The timing of TEND flag setting depends on the GM bit in SMR. The timing is shown 14.6.

If the TXI interrupt activates the DMAC, the number of bytes designated in the DMA transmitted automatically, including automatic retransmit.

For details, see Interrupt Operations and Data Transfer by DMAC in this section.




Figure 14.4 Transmit Flowchart (Example)

Rev. 3.00 Sep 27, 2006 page 532 of 872 REJ09B0325-0300

In case of normal transmission: TEND flag is set In case of transmit error:

ERS flag is set Steps (2) and (3) above are repeated until the TENI

Note: When the ERS flag is set, it should be cleared until transfer of the last bit (D7 in L transmission, D0 in MSB-first transmission) of the next transfer data to be transmission. been completed.

Figure 14.5 Relation Between Transmit Operation and Internal Regist




Figure 14.6 TEND Flag Occurrence Timing

- 3. Check that the RDRF flag is set to 1. Repeat steps 2 and 3 until this check passes.
  - 4. Read receive data from RDR.
  - 5. To continue receiving data, clear the RDRF flag to 0 and return to step 2.
  - 6. To terminate receiving, clear the RE bit to 0.




Figure 14.7 Receive Flowchart (Example)

Rev. 3.00 Sep 27, 2006 page 534 of 872

REJ09B0325-0300



For details, see Interrupt Operations and Data Transfer by DMAC below.

When a parity error occurs and PER is set to 1, the receive data is transferred to RDR, erroneous data can be read.

## **Switching Modes**

To switch from receive mode to transmit mode, check that receiving operations have then initialize the smart card interface, clearing RE to 0 and setting TE to 1. Completi operations is indicated by the RDRF, PER, or ORER flag.

To switch from transmit mode to receive mode, check that transmitting operations have completed, then initialize the smart card interface, clearing TE to 0 and setting RE to Completion of transmit operations can be verified from the TEND flag.

## **Fixing Clock Output**

When the GM bit of the SMR is set to 1, clock output is fixed by CKE1 and CKE0 of case, the clock pulse can be set at minimum value.

Figure 14.8 shows clock output fixed timing: CKE0 is restricted with GM = 1 and CK




Figure 14.8 Clock Output Fixed Timing

Rev. 3.00 Sep 27, 2006 pag REJ0



Table 14.8 Smart Card Mode Operating States and Interrupt Sources

Operating State		Flag	Mask Bit	Source	A
Transmit mode	Normal operation	TEND	TIE	TXI	A۱
	Error	ERS	RIE	ERI	No
Receive mode	Normal operation	RDRF	RIE	RXI	A۱
	Error	PER, ORER	RIE	ERI	No

#### **Data Transfer by DMAC**

The DMAC can be used to transmit and receive in smart card mode, as in normal SCI of In transmit mode, when the TEND flag is set to 1 in SSR, the TDRE flag is set simultar generating a TXI interrupt. If TXI is designated in advance as a DMAC activation sour DMAC will be activated by the TXI request and will transfer the next transmit data. The transfer by the DMAC automatically clears the TDRE and TEND flags to 0. When an ethe SCI automatically retransmits the same data, keeping TEND cleared to 0 so that the not activated. The SCI and DMAC will therefore automatically transmit the designated bytes, including retransmission when an error occurs. When an error occurs the ERS flaceleared automatically, so the RIE bit should be set to 1 to enable the error to generate a request, and the ERI interrupt handler should clear ERS.

When using the DMAC to transmit or receive, first set up and enable the DMAC, then settings. DMAC settings are described in section 8, DMA Controller.

In receive operations, when the RDRF flag is set to 1 in SSR, an RXI interrupt is reque is designated in advance as a DMAC activation source, the DMAC will be activated by request and will transfer the received data. This data transfer by the DMAC automatica the RDRF flag to 0. When an error occurs, the RDRF flag is not set and an error flag is The DMAC is not activated. The ERI interrupt request is directed to the CPU. The ERI handler should clear the error flags.

Rev. 3.00 Sep 27, 2006 page 536 of 872

REJ09B0325-0300



- inc o to the 1L and KL one in the serial control register (SCK) to stop transi operations. At the same time, set the CKE1 bit to the value for the fixed output software standby mode.
  - 3. Write 0 to the CKE0 bit in SCR to stop the clock.
    - 4. Wait for one serial clock cycle. During this period, the duty cycle is preserved

6. Make the transition to the software standby state.

- output is fixed at the specified level. 5. Write H'00 to the serial mode register (SMR) and smart card mode register (SQ
- Returning from software standby mode to smart card interface mode
- - 1. Clear the software standby state. 2. Set the CKE1 bit in SCR to the value for the fixed output state at the start of so
  - standby (the current P9<sub>4</sub> pin state). 3. Set smart card interface mode and output the clock. Clock signal generation is the normal duty cycle.




Figure 14.9 Procedure for Stopping and Restarting the Clock

# 14.4 Usage Notes

When using the SCI as a smart card interface, note the following points.

#### Receive Data Sampling Timing in Smart Card Mode and Receive Margin

In smart card mode the SCI operates on a base clock with 372 times the bit rate frequer receiving, the SCI synchronizes internally with the fall of the start bit, which it samples base clock. Receive data is latched at the rising edge of the 186th base clock pulse. See 14.10.




Figure 14.10 Receive Data Sampling Timing in Smart Card Mode

Rev. 3.00 Sep 27, 2006 page 538 of 872

REJ09B0325-0300



D: Clock duty cycle (D = 0 to 1.0) L: Frame length (L = 10)

F: Absolute deviation of clock frequency

From this equation, if F = 0 and D = 0.5 the receive margin is as follows.

D = 0.5, F = 0  
M = 
$$\{0.5 - 1/(2 \times 372)\} \times 100\%$$
  
= 49.866%

#### Retransmission

Retransmission is described below for the separate cases of transmit mode and receive

- Retransmission when SCI is in Receive Mode (see figure 14.11)
  - (1) The SCI checks the received parity bit. If it detects an error, it automatically se flag to 1. If the RIE bit in SCR is set to the enable state, an ERI interrupt is req PER flag should be cleared to 0 in SSR before the next parity bit sampling time
  - (2) The RDRF bit in SSR is not set to 1 for the error frame.

reads the RDR data, it automatically clears RDRF to 0.

- (3) If an error is not detected when the parity bit is checked, the PER flag is not se (4) If an error is not detected when the parity bit is checked, receiving operations a
  - to have ended normally, and the RDRF bit is automatically set to 1 in SSR. If t SCR is set to the enable state, an RXI interrupt is requested. If RXI is enabled transfer activation source, the RDR contents can be read automatically. When
- (5) When a normal frame is received, at the error signal transmit timing, the data p the high-impedance state.

T (')

#### Figure 14.11 Retransmission in SCI Receive Mode

- Retransmission when SCI is in Transmit Mode (see figure 14.12)
  - (6) After transmitting one frame, if the receiving device returns an error signal, the ERS flag to 1 in SSR. If the RIE bit in SCR is set to the enable state, an ERI interequested. The ERS flag should be cleared to 0 in SSR before the next parity bit
  - timing.

    (7) The TEND bit in SSR is not set for the frame in which the error signal was rece
  - indicating an error.

    (8) If no error signal is returned from the receiving device, the ERS flag is not set in
  - (9) If no error signal is returned from the receiving device, transmission of the fram retransmission, is assumed to be complete, and the TEND bit is set to 1 in SSR. bit in SCR is set to the enable state, a TXI interrupt is requested. If TXI is enabl DMA transfer activation source, the next data can be written in TDR automatica the DMAC writes data in TDR, it automatically clears the TDRE bit to 0.




Figure 14.12 Retransmission in SCI Transmit Mode

Rev. 3.00 Sep 27, 2006 page 540 of 872

REJ09B0325-0300



see section 20.6, Module Standby Function.

#### 15.1.1 Features

A/D converter features are listed below.

- 10-bit resolution
- Eight input channels
- Selectable analog conversion voltage range

The analog voltage conversion range can be programmed by input of an analog revoltage at the  $V_{\text{REF}}$  pin.

- High-speed conversion
  - Conversion time: Minimum 5.36 µs per channel (with 25-MHz system clock)
- Two conversion modes

Single mode: A/D conversion of one channel

Scan mode: continuous conversion on one to four channels

• Four 16-bit data registers

A/D conversion results are transferred for storage into data registers corresponding channels.

- Sample-and-hold function
- A/D conversion can be externally triggered
- A/D interrupt requested at end of conversion

At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.




Figure 15.1 A/D Converter Block Diagram

Rev. 3.00 Sep 27, 2006 page 542 of 872

REJ09B0325-0300

	$AN_2$	Input	
Analog input pin 3	AN <sub>3</sub>	Input	<del>_</del>
Analog input pin 4	AN <sub>4</sub>	Input	Group 1 analog inputs
Analog input pin 5	AN <sub>5</sub>	Input	<del>_</del>
Analog input pin 6	$AN_6$	Input	<del>_</del>
Analog input pin 7	AN,	Input	_
A/D external trigger input pin	ADTRG	Input	External trigger input for starting conversion

viation

 $\overline{\mathsf{AV}}_{\mathsf{cc}}$ 

 $\overline{\mathsf{AV}}_{\mathsf{ss}}$ 

 $V_{\mathsf{REF}}$ 

 $AN_{\circ}$ 

 $AN_{1}$ 

1/0

Input

Input

Input

Input

Input

Function

Analog power supply

Analog ground and reference v

Analog reference voltage
Group 0 analog inputs

Pin Name

Analog power supply pin

Analog ground pin

Analog input pin 0

Analog input pin 1

Reference voltage pin

Rev. 3.00 Sep 27, 2006 pag

H'FFE3	A/D data register B (low)	ADDRBL	R
H'FFE4	A/D data register C (high)	ADDRCH	R
H'FFE5	A/D data register C (low)	ADDRCL	R
H'FFE6	A/D data register D (high)	ADDRDH	R
H'FFE7	A/D data register D (low)	ADDRDL	R
H'FFE8	A/D control/status register	ADCSR	R/(W)*2
H'FFE9	A/D control register	ADCR	R/W
Notes: 1.	Lower 16 bits of the address		
2.	Only 0 can be written in bit 7, to clear	ar the flag.	
	International Control of Control		

**ADDRBH** 

R

H'0 H'0

H'0 H'0 H'0 H'0 H'7

Only o can be written in bit 7, to clear the hag.
 Initial value is H'7F in mask ROM versions, PROM versions, and dual power flash memory versions.

A/D data register B (high)

H'FFE2

Read/write	ĸ	K	K	ĸ	ĸ	K	K	ĸ	ĸ	ĸ	
(n = A to D)											
				۸ /D -		!		_			
				A/D c	onve	ersio	n aat	a			

10-bit data giving an A/D conversion result

The four A/D data registers (ADDRA to ADDRD) are 16-bit read-only registers that secults of A/D conversion.

An A/D conversion produces 10-bit data, which is transferred for storage into the A/D

register corresponding to the selected channel. The upper 8 bits of the result are stored byte of the A/D data register. The lower 2 bits are stored in the lower byte. Bits 5 to 0 data register are reserved bits that are always read as 0. Table 15.3 indicates the pairin input channels and A/D data registers.

The CPU can always read and write the A/D data registers. The upper byte can be read

but the lower byte is read through a temporary register (TEMP). For details see sectio Interface.

The A/D data registers are initialized to H'0000 by a reset and in standby mode.

## Table 15.3 Analog Input Channels and A/D Data Registers

#### **Analog Input Channel** A/D Data Register Group 0 Group 1 AN<sub>o</sub> $AN_{4}$ **ADDRA** AN, AN **ADDRB** AN, $AN_{e}$ **ADDRC** AN<sub>3</sub> AN, **ADDRD**

Reserved b

These bits select clock select
Selects the A/D conversion time

## Scan mode

Selects single mode or scan mode

### A/D start

Starts or stops A/D conversion

## A/D interrupt enable

# Enables and disables A/D end interrupts

#### A/D end flag

Indicates end of A/D conversion

Note: \* Only 0 can be written, to clear the flag.

ADCSR is an 8-bit readable/writable register that selects the mode and controls the A/I

ADCSR is initialized to H'00 by a reset and in standby mode.

Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.

Description	
[Clearing condition]	(lı
Cleared by reading ADF while ADF = 1, then writing 0 in ADF	
[Setting conditions]	
Single mode: A/D conversion ends	
Scan mode: A/D conversion ends in all selected channels	
	[Clearing condition] Cleared by reading ADF while ADF = 1, then writing 0 in ADF [Setting conditions] Single mode: A/D conversion ends

Rev. 3.00 Sep 27, 2006 page 546 of 872

REJ09B0325-0300

A/D conversion. It ca	n also be set to	1 by external	trigger input at the	ADTRG pin.

conversion ends.

to standby mode.

Description

Bit 5: ADST	Description
0	A/D conversion is stopped
1	Single mode: A/D conversion starts; ADST is automatically cleare

**Bit 4—Scan Mode (SCAN):** Selects single mode or scan mode. For further information operation in these modes, see section 15.4, Operation. Clear the ADST bit to 0 before the conversion mode.

Scan mode: A/D conversion starts and continues, cycling among t channels, until ADST is cleared to 0 by software, by a reset, or by

0	Single mode	
1	Scan mode	
Bit 3—Clo	lock Select (CKS): Selects the A/D conv	ersion time. Clear the ADST bit to

switching the conversion time.

Bit 4: SCAN


Bit 3: CKS	Description
0	Conversion time = 266 states (maximum)
1	Conversion time = 134 states (maximum)

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): These bits and the SCAN bit sele input channels. Clear the ADST bit to 0 before changing the channel selection.



-	_	4	4
	1	$AN_{5}$	AN <sub>4</sub> , AN <sub>5</sub>
1	0	AN <sub>6</sub>	AN <sub>4</sub> to AN <sub>6</sub>
	1	AN <sub>7</sub>	AN <sub>4</sub> to AN <sub>7</sub>

## 15.2.3 A/D Control Register (ADCR)



ADCR is an 8-bit readable/writable register that enables or disables external triggering conversion. ADCR is initialized to H'7E by a reset and in standby mode.

Must not I

Enables or disables external triggering of A/D conversion

Bit 7—Trigger Enable (TRGE): Enables or disables external triggering of A/D converges.

Bit 7: TRGE	Description	
0	A/D conversion cannot be externally triggered	ıl)
1	A/D conversion starts at the falling edge of the external trigger	signa

**Bits 6 to 1—Reserved:** Read-only bits, always read as 1.

**Bit 0—Reserved:** Do not set to 1.

Rev. 3.00 Sep 27, 2006 page 548 of 872

REJ09B0325-0300



When reading an A/D data register, always read the upper byte before the lower byte. to read only the upper byte, but if only the lower byte is read, incorrect data may be of

Figure 15.2 shows the data flow for access to an A/D data register.




Figure 15.2 A/D Data Register Access Operation (Reading H'AA40)

ADST bit remains set to 1 during A/D conversion and is automatically cleared to 0 who conversion ends.

When conversion ends the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI is requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in Al When the mode or analog input channel must be switched during analog conversion, to

incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. Af the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST set at the same time as the mode or channel is changed.

Typical operations when channel 1 ( $AN_1$ ) is selected in single mode are described next

Figure 15.3 shows a timing diagram for this example.

- Single mode is selected (SCAN = 0), input channel AN<sub>1</sub> is selected (CH2 = CH1 = CH0 = 1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (
   When A/D conversion is completed, the result is transferred into ADDRB. At the same conversion is completed.
- the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter become
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- 4. The A/D interrupt handling routine starts.5. The routine reads ADCSR, then writes 0 in the ADF flag.
- 6. The routine reads and processes the conversion result (ADDRB).
- 7. Execution of the A/D interrupt handling routine ends. After that, if the ADST bit is

A/D conversion starts again and steps 2 to 7 are repeated.

REJ09B0325-0300

Rev. 3.00 Sep 27, 2006 page 550 of 872




Figure 15.3 Example of A/D Converter Operation (Single Mode, Channel 1

When the mode or analog input channel selection must be changed during analog conv prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conver making the necessary changes, set the ADST bit to 1. A/D conversion will start again f first channel in the group. The ADST bit can be set at the same time as the mode or chaselection is changed.

Typical operations when three channels in group 0 (AN $_0$  to AN $_2$ ) are selected in scan m described next. Figure 15.4 shows a timing diagram for this example.

- 1. Scan mode is selected (SCAN = 1), scan group 0 is selected (CH2 = 0), analog input AN<sub>0</sub> to AN<sub>2</sub> are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST
- 2. When A/D conversion of the first channel  $(AN_0)$  is completed, the result is transfern ADDRA. Next, conversion of the second channel  $(AN_1)$  starts automatically.
- 3. Conversion proceeds in the same way through the third channel ( $AN_2$ ).
- 4. When conversion of all selected channels (AN<sub>0</sub> to AN<sub>2</sub>) is completed, the ADF flag and conversion of the first channel (AN<sub>0</sub>) starts again. If the ADIE bit is set to 1, an interrupt is requested at this time.
   5. Store 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST
- 5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion stops that, if the ADST bit is set to 1, A/D conversion stops.

corresponding to the chamicis.




Figure 15.4 Example of A/D Converter Operation

(Scan Mode, Channels AN<sub>0</sub> to AN<sub>2</sub> Selected)

RENESAS

In scan mode, the values given in table 15.4 apply to the first conversion. In the second subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 when CKS = 1.




Figure 15.5 A/D Conversion Timing

Rev. 3.00 Sep 27, 2006 page 554 of 872

REJ09B0325-0300



#### **External Trigger Input Timing** 15.4.4

A/D conversion can be externally triggered. When the TRGE bit is set to 1 in ADCR, trigger input is enabled at the ADTRG pin. A high-to-low transition at the ADTRG pi ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single a modes, are the same as if the ADST bit had been set to 1 by software. Figure 15.6 sho timing.




Figure 15.6 External Trigger Input Timing

Rev. 3.00 Sep 27, 2006 pag

REJ09

- 1. Analog Input Voltage Range: During A/D conversion, the voltages input to the analogism should be in the range  $AV_{SS} \le AN_n \le V_{REF}$ .
- 2. Relationships of  $AV_{cc}$  and  $AV_{ss}$  to  $V_{cc}$  and  $V_{ss}$ :  $AV_{cc}$ ,  $AV_{ss}$ ,  $V_{cc}$ , and  $V_{ss}$  should be follows:  $AV_{ss} = V_{ss}$ :  $AV_{cc}$  and  $AV_{ss}$  must not be left open, even if the A/D converted used.
- 3.  $V_{\text{REF}}$  Programming Range: The reference voltage input at the  $V_{\text{REF}}$  pin should be in to  $V_{\text{REF}} \leq AV_{\text{CC}}$ .

Failure to observe points 1, 2, and 3 above may degrade chip reliability.

- 4. Note on Board Design: In board layout, separate the digital circuits from the analog much as possible. Particularly avoid layouts in which the signal lines of digital circuits closely approach the signal lines of analog circuits. Induction and other effects may analog circuits to operate incorrectly, or may adversely affect the accuracy of A/D of the control of the circuit and the control of the circuits to operate incorrectly.
  - The analog input signals ( $AN_0$  to  $AN_7$ ), analog reference voltage ( $V_{REF}$ ), and analog voltage ( $AV_{CC}$ ) must be separated from digital circuits by the analog ground ( $AV_{SS}$ ) analog ground ( $AV_{SS}$ ) should be connected to a stable digital ground ( $V_{SS}$ ) at one po

board.

than that input to the analog input phis via input impedance  $R_{in}$ . The circuit constant therefore be selected carefully.




Figure 15.7 Example of Analog Input Protection Circuit



#### Figure 15.8 Analog Input Pin Equivalent Circuit

raise digital output from minimum voltage value B'000000000 to B'000000000

raise digital output from B'11111111110 to B'11111111111 (figure 15.10)

**Table 15.5** Analog Input Pin Ratings

Item		Min	Max	
Analog input capacitance		_	20	
Allowable signal-source impedance	φ ≤ 13 MHz	_	10	-
	φ > 13 MHz	_	5	-

- 6. A/D Conversion Accuracy Definitions: A/D conversion accuracy in the H8/3048B defined as follows:
   Resolution
  - Digital output code length of A/D converter
  - Offset error
    - Deviation from ideal A/D conversion characteristic of analog input voltage requ
    - 15.10)
  - Full-scale error
     Deviation from ideal A/D conversion characteristic of analog input voltage required.
  - Quantization error
  - Intrinsic error of the A/D converter; 1/2 LSB (figure 15.9)
    - Deviation from ideal A/D conversion characteristic in range from zero volts to f exclusive of offset error, full-scale error, and quantization error.
  - Absolute accuracy
     Deviation of digital value from analog input value, including offset error, full-so

Nonlinearity error

quantization error, and nonlinearity error.

Rev. 3.00 Sep 27, 2006 page 558 of 872 RE 109B0325-0300

REJ09B0325-0300






Figure 15.9 A/D Converter Accuracy Definitions (1)




Figure 15.10 A/D Converter Accuracy Definitions (2)



is not a problem.

A large external capacitor, however, acts as a low-pass filter. This may make it imp track analog signals with high dv/dt (e.g. a variation of 5 mV/ $\mu$ s) (figure 15.11). To high-speed analog signals or to use scan mode, insert a low-impedance buffer.

8. Effect on Absolute Accuracy: Attaching an external capacitor creates a coupling wisso if there is noise on the ground line, it may degrade absolute accuracy. The capaciton connected to an electrically stable ground, such as AV<sub>ss</sub>.

If a filter circuit is used, be careful of interference with digital signals on the same be make sure the circuit does not act as an antenna.




Figure 15.11 Analog Input Circuit (Example)

D/A converter features are listed below.

- Eight-bit resolution
- Two output channels
- Conversion time: maximum 10 µs (with 20-pF capacitive load)
- Output voltage: 0 V to  $255/256 \times V_{REF}$
- D/A outputs can be sustained in software standby mode






Figure 16.1 D/A Converter Block Diagram

Rev. 3.00 Sep 27, 2006 page 562 of 872

REJ09B0325-0300



Analog output pin 0	$DA_{_0}$	Output	Analog output, channel 0
Analog output pin 1	DA <sub>1</sub>	Output	Analog output, channel 1
Reference voltage input pin	$V_{REF}$	Input	Analog reference voltage

#### 16.1.4 **Register Configuration**

Table 16.2 summarizes the D/A converter's registers.

1 able 10.2	D/A Converter Registers
Address*	Name

**H'FFDC** D/A data register 0

D/A data register 1 D/A control register H'FFDE

Lower 16 bits of the address

H'FFDD

H'FF5C

Note: \*

D/A standby control register

Table 16.2 D/A Converter Registers

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ0

R/W

R/W

R/W

R/W

R/W

H

H

H

H

**Abbreviation** 

DADR0

DADR1


DACR

DASTCR

The D/A data registers (DADR0 and DADR1) are 8-bit readable/writable registers that data to be converted. When analog output is enabled, the D/A data register values are converted and output at the analog output pins.

The D/A data registers are initialized to H'00 by a reset and in standby mode.

# 16.2.2 D/A Control Register (DACR)



DACR is an 8-bit readable/writable register that controls the operation of the D/A convDACR is initialized to H'1F by a reset and in standby mode.

Rev. 3.00 Sep 27, 2006 page 564 of 872

REJ09B0325-0300

U	DA <sub>0</sub> analog output is disabled (					
1	Channel-0 D/A conversion and DA <sub>0</sub> analog output are enabled					
Bit 5—D/A Enable (DAE): Controls D/A conversion, together with bits DAOE0 and						
When the DAE bit i	is cleared to 0, analog conversion is controlled independently in ch					

Description

Bit 6: DAOE0

1

and D/A conversion.

1. When the DAE bit is set to 1, analog conversion is controlled together in channels 0

Output of the conversion results is always controlled independently by DAOE0 and D

Bit 7: Bit 6: Bit 5:

DAOE1 DAOE0 DAE Description

0 D/A conversion is disabled in channels 0

1	0	0	D/A conversion is disabled in channel 0
			D/A conversion is enabled in channel 1
		1	D/A conversion is enabled in channels 0
	1	_	D/A conversion is enabled in channels 0
When the	e DAE bit is s	set to 1, even if b	its DAOE0 and DAOE1 in DACR and the ADS

ADCSR are cleared to 0, the same current is drawn from the analog power supply as of

Bits 4 to 0—Reserved: Read-only bits, always read as 1.

0

1

Rev. 3.00 Sep 27, 2006 pag

REJ09

D/A conversion is enabled in channel 0

D/A conversion is disabled in channel 1

D/A conversion is enabled in channels 0

Read/Write Reserved bits

D/A standby enable Enables or disables D in software standby m

DASTCR is initialized to H'FE by a reset and in hardware standby mode. It is not initial software standby mode.

Bits 7 to 1—Reserved: Read-only bits, always read as 1.

Bit 0—D/A Standby Enable (DASTE): Enables or disables D/A output in software st

Bit 0: DASTE	Description	
0	D/A output is disabled in software standby mode	(1
1	D/A output is enabled in software standby mode	

Rev. 3.00 Sep 27, 2006 page 566 of 872

REJ09B0325-0300

mode.

An example of D/A conversion on channel 0 is given next. Timing is indicated in figure

- 1. Data to be converted is written in DADR0.
- Bit DAOE0 is set to 1 in DACR. D/A conversion starts and DA<sub>0</sub> becomes an output converted result is output after the conversion time. The output value is (DADR0 of XV<sub>REF</sub>. Output of this conversion result continues until the value in DADR0 is more DAOE0 bit is cleared to 0.
- 3. If the DADR0 value is modified, conversion starts immediately, and the result is of the conversion time.
- 4. When the DAOE0 bit is cleared to 0, DA<sub>0</sub> becomes an input pin.




Figure 16.2 Example of D/A Converter Operation




When D/A output is enabled in software standby mode, the reference supply current is during normal operation.

Rev. 3.00 Sep 27, 2006 page 568 of 872 REJ09B0325-0300



The on-chip RAM of the H8/3048B Group is assigned to addresses H'FEF10 to H'FF1 1, 2, 5, and 7, and to addresses H'FFEF10 to H'FFFF0F in modes 3, 4, and 6. The RA (RAME) in the system control register (SYSCR) can enable or disable the on-chip RA

REJ0



SYSCR: System control register

Note: \* This example is of the operating in mode 7. The lower 20 bits of the address at

Figure 17.1 RAM Block Diagram

## 17.1.2 Register Configuration

The on-chip RAM is controlled by SYSCR. Table 17.1 gives the address and initial val SYSCR.


**Table 17.1 System Control Register** 

Address*	Name	Abbreviation	R/W	Init
H'FFF2	System control register	SYSCR	R/W	H'0

Note: \* Lower 16 bits of the address.

Rev. 3.00 Sep 27, 2006 page 570 of 872

REJ09B0325-0300



One function of SYSCR is to enable or disable access to the on-chip RAM. The on-chenabled or disabled by the RAME bit in SYSCR. For details about the other bits, see system Control Register (SYSCR).

**Bit 0—RAM Enable (RAME):** Enables or disables the on-chip RAM. The RAME be initialized at the rising edge of the input at the  $\overline{RES}$  pin. It is not initialized in softward mode.

Bit 0: RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(

Since the on-chip RAM is connected to the CPU by an internal 16-bit data bus, it can be and read by word access. It can also be written and read by byte access. Byte data is access two states using the upper 8 bits of the data bus. Word data starting at an even address in two states using all 16 bits of the data bus.

Rev. 3.00 Sep 27, 2006 page 572 of 872

REJ09B0325-0300

#### 18.1.1 Notes on H8/3048F-ONE (Single Power Supply)

There are two models of the H8/3048F-ZTAT with on-chip flash memory: a dual pow model (H8/3048F) and single power supply model (H8/3048F-ONE). Points to be not using the H8/3048F-ONE single power supply is given below.

For the differences between the dual power supply model and single power supply model (H8/3048F-ONE), see section 1.4.3, Differences between H8/3048F and H8/3048F-O

### (1) Voltage Application

 $12\ V$  must not be applied to the H8/3048F-ONE (single power supply), as this will permanently damage the device.

The flash memory programming power supply for the H8/3048F-ONE (single power  $\rm V_{\rm cc}.$ 

The programming power supply for the dual power supply model is the  $V_{pp}$  pin (12 V) no  $V_{pp}$  pin in the single power supply model. In the H8/3048F-ONE (single power supply the FWE pin is provided at the same pin position as the  $V_{pp}$  pin in the dual power sound but FWE is not a power supply pin—it is used to control flash memory write enabling Also, in boot mode, 12 V must be applied to the MD, pin in the dual power supply model.

The maximum rating of the FWE and  $MD_2$  pins in the H8/3048F-ONE (single po is  $V_{\rm cc}$  +0.3 V. Applying a voltage in excess of the maximum rating will permanent he device.

Do not select the HN28F101 programmer setting for the H8/3048F-ONE (single pumply). If this setting is made by mistake, 12.0 V will be applied to the FWE pin.

is not necessary in the H8/3048F-ONE (single power supply).

when using a PROM programmer to program the on-chip flash memory in the last the on-c

ONE (single power supply), use a PROM programmer that supports Renesas Temicrocomputer device types with 128-kbyte on-chip flash memory.



Table 18.1 Operating Mode and ROM

Mode	MD <sub>2</sub>	MD₁	MD₀	FWE	RXD1	On-Chip
Mode 1 (1-Mbyte expanded mode with on-chip ROM disabled)	0	0	1	0	0/1	Disabled address a
Mode 2 (1-Mbyte expanded mode with on-chip ROM disabled)	0	1	0	0	0/1	_
Mode 3 (16-Mbyte expanded mode with on-chip ROM disabled)	0	1	1	0	0/1	_
Mode 4 (16-Mbyte expanded mode with on-chip ROM disabled)	1	0	0	0	0/1	_
Mode 5 (1-Mbyte expanded mode with on-chip ROM enabled)	1	0	1	0	0/1	Enabled
Mode 6 (16-Mbyte expanded mode with on-chip ROM enabled)	1	1	0	0	0/1	_
Mode 7 (single-chip mode)	1	1	1	0	0/1	

Pin Name

The H8/3048F-ONE can be set to PROM mode and programmed with a general-purpos programmer.

Rev. 3.00 Sep 27, 2006 page 574 of 872

REJ09B0325-0300

- Program-verity mode
  - Erase-verify mode
  - Programming/erase methods

The flash memory is programmed 128 bytes at a time. Block erase (in single-block be performed. To erase the entire flash memory, each block must be erased in turn

erasing can be performed as required on 1 kbyte, 28 kbytes, and 32 kbytes blocks.

equivalent approximately to 80 µs (typ.) per byte, and the erase time is 100 ms (typ.)

With data transfer in boot mode, the LSI's bit rate can be automatically adjusted to

• Programming/erase times

The flash memory programming time is 10 ms (typ.) for simultaneous 128-byte pr

Reprogramming capability

The flash memory can be reprogrammed up to 100 times. On-board programming modes

- There are two modes in which flash memory can be programmed/erased/verified of
- Boot mode

User program mode

In the boot mode, the transferred program from the host can be recognized.

- Automatic bit rate adjustment
  - transfer bit rate of the host.
- Flash memory emulation in RAM
  - Flash memory programming can be emulated in real time by overlapping a part of
  - flash memory. Protect modes
  - There are three protect modes, hardware, software, and error which allow protecte

designated for flash memory program/erase/verify operations.

- PROM mode

Flash memory can be programmed/erased in PROM mode, using a PROM program well as in on-board programming mode.

RENESAS




Figure 18.1 Block Diagram of Flash Memory

#### 18.2.2 Mode Transitions

When the mode pins and the FWE pin are set in the reset state and a reset-start is execumicrocomputer enters an operating mode as shown in figure 18.2. In user mode, flash ribe read but not programmed or erased.

The boot, user program and PROM modes are provided as modes to write and erase the memory.

Rev. 3.00 Sep 27, 2006 page 576 of 872

REJ09B0325-0300



Notes: Only make a transition between user mode and user program mode when the CPU is not the flash memory.


- 1. RAM emulation possible
- 2. The H8/3048F-ONE is placed in PROM mode by means of a dedicated PROM writer.
- 3. Mode settings are shown in the following table.
- 4. For pins RXD1 and TXD1, use on-board pull-up in boot mode.

Mode	Pins				
Wode	FWE	MD <sub>2</sub>	MD <sub>1</sub>	MD <sub>0</sub>	RXD1
Mode 1	0	0	0	1	0, 1
Mode 2		0	1	0	0, 1
Mode 3		0	1	1	0, 1
Mode 4		1	0	0	0, 1
Mode 5		1	0	1	0, 1
Mode 6		1	1	0	0, 1
Mode 7		1	1	1	0, 1
Boot mode 5	1	0	0	1	1*4
Boot mode 6		0	1	0	1*4
Boot mode 7		0	1	1	1*4
Setting prohibited		1	0	0	1
User program mode 5		1	0	1	0, 1
User program mode 6		1	1	0	0, 1
User program mode 7		1	1	1	0, 1


Figure 18.2 Flash Memory State Transitions



Rev. 3.00 Sep 27, 2006 page 578 of 872 REJ09B0325-0300



Flash memory initialization
 The erase program in the boot program area (in RAM) is executed, and the flash memory is initialized (to H'FF). In boot mode, total flash memory erasure is performed, without regard to blocks.



New application program

H8/3048F-ONE

SCI

Flash memory

RAM


Boot program area

Application program (old version)

Programming control program

to the RAM boot program area.

4. Writing new application program
The programming control program is recog
if it corresponds to the H8/3048F-ONE.
The programming control program is then
transferred from the host to RAM is execut
and the new application program in the ho
written into the flash memory.




Note: Never apply 12 V to the H8/3048F-ONE (single power supply). Otherwise, the LSI will be permanently damaged.


Rev. 3.00 Sep 27, 2006 pag REJ09

Program execution





Flash memory initialization
 The programming/erase program in RAM is executed, and the flash memory is initialized (to H'FF). Erasing can be performed in block units, but not in byte units.



Writing new application program
 Next, the new application program in the ho
 written into the erased flash memory blocks
 not write to unerased blocks.

New application

program

SCI

RAM

Programming/ erase control program

H8/3048F-ONE

Boot program


Flash memory

FWE assessment program

Transfer program

Application program

(old version)



Note: Never apply 12 V to the H8/3048F-ONE (single power supply). Otherwise, the LSI will be permanently damaged.

Rev. 3.00 Sep 27, 2006 page 580 of 872 REJ09B0325-0300




Figure 18.3 Reading Overlap RAM Data in User Mode or User Program

When overlap RAM data is confirmed, clear the RAMS bit to release RAM overlap, a perform writes to the flash memory.

When the programming control program is transferred to RAM in on-board programm ensure that the transfer destination and the overlap RAM do not overlap, as this will c the overlap RAM to be rewritten.




Figure 18.4 Writing Overlap RAM Data in User Program Mode

## 18.2.5 Differences between Boot Mode and User Program Mode

Item	Boot Mode	User Program Mode
Total erase	Yes	No
Block erase	No	Yes
Programming control program*	Boot program is initiated, and programming control program is transferred from host to on-chip RAM, and executed there.	Program that controls programming program memory is executed. should be written bef PROM mode and both

Note: \* To be provided by the user, in accordance with the recommended algorithm

Rev. 3.00 Sep 27, 2006 page 582 of 872 REJ09B0325-0300




Figure 18.5 Erase Area Block Divisions

# 18.3 Flash Memory Pin Configuration

The flash memory is controlled by means of the pins shown in table 18.2.

**Table 18.2** Pin Configuration

Pin Name	Abbreviation	I/O	Function
Reset	RES	Input	Reset
Flash write enable	FWE*1	Input	Flash program/erase protection
Mode 2	MD2*1	Input	Sets LSI operating mode
Mode 1	MD1	Input	Sets LSI operating mode
Mode 0	MD0	Input	Sets LSI operating mode
Transmit data	TxD1*2	Output	Serial transmit data output
Receive data	RxD1*2	Input	Serial receive data input

Notes: 1. Never apply 12 V to the H8/3048F-ONE (single power supply). Otherwise, the LSI will be permanently damaged.

2. In boot mode, use on-board pull-up.



**Table 18.3 Register Configuration** 

**Register Name** 

Flash memory control register 1	FLMCR1*5	R/W*2	H'00*3	H'F	
Flash memory control register 2	FLMCR2*5	R/W*2 *6	H'00	H'F	
Erase block register	EBR*5	R/W*2	H'00*4	H'F	
RAM control register	RAMCR*⁵	R/W	H'F0	H'F	
Notes: 1. Lower 16 bits of the add	ress.				

Abbreviation

R/W

**Initial Value** 

Ad

Notes: 1. Lower 16 bits of the address.2. If the chip is in a mode in which the on-chip flash memory is disabled, a read

- H'00 and writes are invalid. Writes are also invalid when the FWE bit in FLM set to 1.
- 3. When a high level is input to the FWE pin, the initial value is H'80.
- 4. When a low level is input to the FWE pin, or if a high level is input and the S
- FLMCR1 is 0, these registers are initialized to H'00.
- FLMCR1, FLMCR2, EBR, and RAMCR are 8-bit registers.
   Byte access must be used on these registers (do not use word or longword).
- 6. Bits 6 to 0 are reserved bits but are readable/writable.

# 18.5 Flash Memory Register Descriptions

## 18.5.1 Flash Memory Control Register 1 (FLMCR1)

Bit	7	6	5	4	3	2	1
	FWE	SWE	ESU	PSU	EV	PV	E
Initial value	*	0	0	0	0	0	0
Read/M/rite	R	R/M	R/M	R/M	R/M	R/M	R/M

Note: \* Determined by the state of the FWE pin.

Rev. 3.00 Sep 27, 2006 page 584 of 872 REJ09B0325-0300

**1** 

a read will return in 00, and writes are invalid. Set 1 to bits 6 to 0 by each bit in this re Writes are enabled only in the following cases: Writes to bit SWE of FLMCR1 enable

FWE = 1, to bits ESU, PSU, EV, and PV when FWE = 1 and SWE = 1, to bit E when SWE = 1 and ESU = 1, and to bit P when FWE = 1, SWE = 1, and PSU = 1.

Notes: 1. The programming and erase flowcharts must be followed when setting the

register to prevent erroneous programming or erasing. 2. Transitions are made to program mode, erase mode, program-verify mode, verify mode according to the settings in this register. When reading flash n

normal on-chip ROM, bits 6 to 0 in this register must be cleared. Bit 7—Flash Write Enable Bit (FWE): Sets hardware protection against flash memory

programming/erasing

p108141111118/01	g.
Bit 7: FWE	Description
0	When a low level is input to the FWE pin (hardware-protected state
1	When a high level is input to the FWF pin

Bit 6—Software Write Enable Bit (SWE): Enables or disables flash memory progra erasing (applicable addresses: H'00000 to H'1FFFF). Set this bit when setting bits 5 to 0 of EBR.

Bit 6: SWE	Description
0	Writes disabled
1	Writes enabled*
	[Setting condition]
	When FWE = 1
Note: * Do	not execute a SLEEP instruction while the SWE bit is set to 1.

REJ09

Bit 4—Program Setup Bit (PSU): Prepares for a transition to program mode (applical addresses: H'00000 to H'1FFFF). Do not set the SWE, ESU, EV, PV, E, or P bit at the Set this bit to 1 before setting bit P to 1 in FLMCR1.

Bit 4: PSU	Description	
0	Program setup cleared	(I
1	Program setup	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

Bit 3—Erase-Verify Bit (EV): Selects erase-verify mode transition or clearing (applic addresses: H'00000 to H'1FFFF). Do not set the SWE, ESU, PSU, PV, E, or P bit at the

Bit 3: EV	Description	
0	Erase-verify mode cleared	(1)
1	Transition to erase-verify mode	
	[Setting condition]	
	When FWE = 1 and SWE = 1	

В es: Н

Bit 1—Erase	Bit (E): Sele	cts erase mod	de transition	or clearing (	applicable a	ddresse
H'1FFFF). Do	not set the S	WE, ESU, PS	SU, EV, PV,	or P bit at th	ne same time	e.

Bit 1: E	Description
0	Erase mode cleared
1	Transition to erase mode*
	[Setting condition]
	When FWE = 1, SWE = 1, and ESU = 1
Note: *	Do not access flash memory while the F hit is set to 1

Do not access flash memory while the E bit is set to 1.

Bit 0—Program Bit (P): Selects program mode transition or clearing (applicable add H'00000 to H'1FFFF). Do not set the SWE, PSU, ESU, EV, PV, or E bit at the same to

Bit 0: P	Description
0	Program mode cleared
1	Transition to program mode*
	[Setting condition]
	When FWE = 1, SWE = 1, and PSU = 1
N1-4 **	Do not occordingly many many hills the Dibition of

Do not access flash memory while the P bit is set.

REJ09

initialized to H'00 by a reset, and in hardware standby mode and software standby mod the on-chip flash memory is disabled, a read will return H'00.

flash memory (programming or erasing). When FLER is set to 1, flash memory goes to

Note: Bits 6 to 0 are reserved bits but are readable/writable.

Bit 7—Flash Memory Error (FLER): Indicates that an error has occurred during an o

protection state. Bit 7: **FLER** Description Flash memory is operating normally Flash memory program/erase protection (error protection) is disabled [Clearing condition] Reset (RES pin or WDT reset) or hardware standby mode (Ir 1 An error occurred during flash memory programming/erasing Flash memory program/erase protection (error protection) is enabled [Setting conditions] When flash memory is read during programming/erasing (including a ve or instruction fetch, but excluding a read of the RAM area overlapping fl memory space) Immediately after the start of exception handling during programming/en

When a SLEEP instruction (including software standby) is executed dur programming/erasing

When the bus is released during programming/erasing

**Bits 6 to 0—Reserved:** These bits are readable/writable.

handling)

Rev. 3.00 Sep 27, 2006 page 588 of 872 REJ09B0325-0300

323-0300



(excluding reset, illegal instruction, trap instruction, and division-by-zero

Each bit in EBR cannot be set until the SWE bit in FLMCR1 is set. The flash memory configuration is shown in table 18.4. To erase all the blocks, erase each block sequent

	Bit	7	6	5	4	3	2	1
		EB7	EB6	EB5	EB4	EB3	EB2	EB1
Modes	Initial value	0	0	0	0	0	0	0
Modes <sub>1</sub> 1 to 4	Read/Write	R	R	R	R	R	R	R
Modes 5 to 7	Initial value	0	0	0	0	0	0	0
5 to 7	Read/Write	R/W						

Bits 7 to 0—Block 7 to Block 0 (EB7 to EB0): Setting one of these bits specifies the corresponding block (EB7 to EB0) for erasure.


Bits 7–0: EB7–EB0	Description	
0	Corresponding block (EB7 to EB0) not selected	
1	Corresponding block (EB7 to EB0) selected	

Note: When not performing an erase, clear EBR to H'00.

RENESAS

EB5 (32 kbytes)	H'008000-H'00FFFF
EB6 (32 kbytes)	H'010000-H'017FFF
EB7 (32 kbytes)	H'018000-H'01FFFF

### 18.5.4 RAM Control Register (RAMCR)



RAMCR selects the RAM area to be used when emulating real-time flash memory programmer RAMCR initialized to H'F0 by a reset and in hardware standby mode. It is not initialized software standby mode. RAMCR settings should be made in user mode or user programmer.

Note: \* When performing flash memory emulation by RAM, the RAME bit in SYS set to 1.

RAM area settings are shown in table 18.5. To ensure correct operation of the emulation the ROM for which RAM emulation is performed should not be accessed immediately

Rev. 3.00 Sep 27, 2006 page 590 of 872

REJ09B0325-0300



0	Emulation not selected
	Program/erase-protection of all flash memory blocks is disabled
1	Emulation selected
	Program/erase-protection of all flash memory blocks is enabled

**Bits 2 and 1—RAM2 and RAM1:** These bits are used with bit 3 to reassign an area table 18.5).

**Bit 0—Reserved:** This bit is readable/writable.

## Table 18.5 RAM Area Setting

	Bit 3	Bit 2	Bit 1	
RAM Area	RAMS	RAM2	RAM1	RAM Emulation S
H'FFF000-H'FFF3FF	0	0/1	0/1	No emulation
H'000000-H'0003FF	1	0	0	Mapping RAM
H'000400-H'0007FF	1	0	1	
H'000800-H'000BFF	1	1	0	
H'000C00-H'000FFF	1	1	1	

H'000FFF EB3

Figure 18.6 Example of ROM Area/RAM Area Overlap

### 18.6 Flash Memory On-Board Programming Modes

When pins are set to on-board programming mode and a reset-start is executed, a transformation of the on-board programming state in which program/erase/verify operations can performed on the on-chip flash memory. There are two on-board programming modes: and user program mode. The pin settings for transition to each of these modes are show 18.6. For a diagram of the transitions to the various flash memory modes, see figure 18

**Table 18.6 Setting On-Board Programming Modes** 

Mode		FWE*2	MD2*2	MD1	MD0	RxD1
Boot mode	Mode 5	1*1	0*1	0	1	1*3
	Mode 6		0*1	1	0	1*3
	Mode 7		0*1	1	1	1*3
User program mode	Mode 5		1*1	0	1	0/1
	Mode 6		1*1	1	0	0/1
	Mode 7	<del>_</del>	1*1	1	1	0/1

- Notes: 1. (1) For the high-level application timing, see Notes on Use of Boot Mode.
  - (2) In boot mode, the inverse of the MD, setting should be input.
  - (3) In boot mode, the mode control register (MDCR) can be used to monitor of modes 5, 6, and 7, in the same way as in normal mode.
  - 2. Never apply 12 V to the H8/3048F-ONE (single power supply). If do so, the permanently damaged.
  - 3. For pins RXD1 and TXD1, use on-board pull-up.

Rev. 3.00 Sep 27, 2006 page 592 of 872

REJ09B0325-0300



transfer is completed, the programming control program is recognized (the ID code is it corresponds to the H8/3048F-ONE. When the ID code is matched, control branches address of the programming control program area and the programming control progr state is entered (flash memory programming is performed).

The transferred programming control program must therefore include coding that follows programming algorithm given later.

The system configuration in boot mode is shown in figure 18.7, and the boot mode ex procedure in figure 18.8.




Figure 18.7 System Configuration in Boot Mode

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ09




Figure 18.8 Boot Mode Execution Procedure

Rev. 3.00 Sep 27, 2006 page 594 of 872

REJ09B0325-0300



When boot mode is initiated, H8/3048F-ONE measures the low period of the asynchronic communication data (H'00) transmitted continuously from the host. The SCI transmit/ format should be set as follows: 8-bit data, 1 stop bit, no parity. H8/3048F-ONE calcu rate of the transmission from the host from the measured low period, and transmits on to the host to indicate the end of bit rate adjustment. The host should confirm that this end indication (H'00) has been received normally, and transmit one H'55 byte to H8/3

the host transfer bit rate at 4,800, 9,600 or 19,200 bps\* to operate the SCI properly. Table 18.7 shows host transfer bit rates and system clock frequencies for which auton adjustment of H8/3048F-ONE bit rate is possible. The boot program should be execut this system clock range.

If reception cannot be performed normally, initiate boot mode again (reset), and repeat operations. Depending on the host's transmission bit rate and H8/3048F-ONE's system frequency, there will be a discrepancy between the bit rates of the host and H8/3048F

System Clock Frequencies for which Automatic Adjustment of H8/3 **Table 18.7** Bit Rate is Possible

Host Bit Rate	System Clock Frequency for Which Automatic Adjustment of LSI Bit Rate is Possible (MHz)		
4800 bps	4 to 25		
9,600 bps	8 to 25		
19,200 bps	16 to 25		

Note: Use a host bit rate setting of 4800, 9600, or 19200 bps only. No other setting used.

Although the H8/3048F-ONE may also perform automatic bit rate adjustm rate and system clock combinations other than those shown in table 18.7, a error will arise between the bit rates of the host and the H8/3048F-ONE, as

subsequent transfer will not be performed normally. Therefore, only comb bit rate and system clock within the ranges shown in table 18.7 can be used mode execution.

Rev. 3.00 Sep 27, 2006 pag







Figure 18.9 RAM Areas in Boot Mode

Note: The boot program area cannot be used until a transition is made to the execution the programming control program transferred to RAM. Note also that the boot remains in this area of the on-chip RAM even after control branches to the program.

In boot mode in the H8/3048F-ONE, the contents of the 8-byte ID code area shown believed to determine whether the program is a programming control program compatible H8/3048F-ONE.



If an original programming control program is used in boot mode, the 8-byte ID code sabove should be added at the beginning of the program.

Rev. 3.00 Sep 27, 2006 page 596 of 872 REJ09B0325-0300

23-0300



- accidentally erased and user program mode cannot be executed, for example.
- 3. Interrupts cannot be used during programming or erasing of flash memory.
- 4. The RXD<sub>1</sub> and TXD<sub>1</sub> pins should be pulled up on the board.
- 5. This LSI terminates transmit and receive operations by the on-chip SCI(channel I) the RE and TE bits in serial control register (SCR)) before branching to the transmoutput pin. However, the adjusted bit rate is held in the bit rate register (BRR). At TXD<sub>1</sub> is in the high level output state (P9DDR P9<sub>1</sub>DDR=1, P9DR P9<sub>1</sub>DR=1). Before branching to the programming control program the value of the general registers must be initialized immediately and so that the program is the general registers must be initialized immediately.

programming control program.

There are no other internal I/O registers in which the initial value is changed.

control branches to the programming control program. Since the stack pointer (SP implicitly used during subroutine call, etc., a stack area must be specified for use by

- Transition to the boot mode executes a reset-start of this LSI after setting the MD<sub>0</sub>
   FWE, and RXD1 pins according to the mode setting conditions shown in table 18.
  - the boot mode status at the reset clear (startup from Low level to High level) timin To clear boot mode, it is necessary to drive the FWE pin low during the reset, and reset release\*1. The following points must be noted:
    - Before making a transition from the boot mode to the regular mode, the micros boot mode must be reset by reset input via the  $\overline{RES}$  pin<sup>\*1</sup>. At this time, the  $\overline{RES}$  hold at low level for at least 20 system clock<sup>\*2</sup>.

At this time, this LSI latches the status of the mode pin inside the microcomputer to

Do not change the input levels at the mode pins  $(MD_2 \text{ to } MD_0)$  or the FWE pin boot mode. When making a mode transition, first enter the reset state by input level to the  $\overline{RES}$  pin. When a watchdog timer reset was generated in the boot n microcomputer mode is not reset and the on-chip boot program is restarted reg the state of the mode pin.




Figure 18.10 Recommended System Block Diagram

- Notes: 1. The mode pin, FWE pin, and RXD1 pin input must satisfy the mode prograsetup time ( $t_{MDS}$ ) relative to the reset clear timing.
  - See section 4.2.2, Reset Sequence and 18.11, Notes on Flash Memory Programming/Erasing. The H8/3048F-ONE requires a minimum of 20 systematical systems.
  - 3. For notes on FWE pin High/Low, see section 18.11, Notes on Flash Memor Programming/Erasing.


#### 18.6.2 User Program Mode

When set to the user program mode, user's programming/erasing control program can be program the flash memory. Therefore, on-chip flash memory on-board programming caperformed by providing a means of controlling FWE and supplying the write data on the and providing a programming/erasing program in a part of the program area.

To select this mode, activate H8/3048F-ONE to on-chip flash memory enable modes 5 and apply a high level to the FWE pin. In this state, the peripheral functions, other than memory, are performed the same as in modes 5, 6, and 7.

Rev. 3.00 Sep 27, 2006 page 598 of 872 REJ09B0325-0300

RENESAS



1. Sets the mode pin to an on-chip R enable mode (mode 5, 6, or 7).

The user writes a program that execut 3 to 8 in advance as shown below.

- 2. Starts the CPU via reset. (The CPU can also be started from
- program mode by setting the FWE High level during reset; that is, dur period the RES pin is a low level.)
  - to RAM. 4. Branches to the program in RAM a

3. Transfers the programming/erasing

- 5. Sets the FWE pin to a high level.\*
- (Switches to user program mode.) 6. After confirming that the FWE pin i level, executes the programming/e

program in RAM. This reprograms application program in flash memo

- 7. At the end of reprograming, clears bit, and exits the user program mo switching the FWE pin from a high low level.\*
- 8. Branches to, and executes, the us application program reprogramme memory.

Note: \* For notes on FWE pin High/L

Programming/Erasing.

section 18.11, Notes on Flas



# 18.7 Programming/Erasing Flash Memory

board programming modes. There are four flash memory operating modes: program mode, program-verify mode, and erase-verify mode. Transitions to these modes are masetting the PSU, ESU, P, E, PV, and EV bits in FLMCR1 for addresses H'000000 to H'

A software method, using the CPU, is employed to program and erase flash memory in


The flash memory cannot be read while it is being written or erased. Install the program flash memory programming and erasing (programming control program) in the on-chip external memory, and execute the program from there.

See section 18.11, Notes on Flash Memory Programming/Erasing, for points to be note programming or erasing the flash memory. In the following operation descriptions, was after setting or clearing individual bits in FLMCR1 are given as parameters; for details times, see section 21.1.6, Flash Memory Characteristics.

- Notes: 1. Operation is not guaranteed if bits SWE, ESU, PSU, EV, PV, E, and P of Fl set/reset by a program in flash memory in the corresponding address areas.
  - 2. When programming or erasing, set FWE to 1 (programming/erasing will no executed if FWE = 0).
  - 3. Programming should be performed in the erased state. Do not perform addit programming on previously programmed addresses.

Rev. 3.00 Sep 27, 2006 page 600 of 872 REJ09B0325-0300

RENESAS



through the software programming enable state. 4. After a transition from program mode to the program setup state, do not enter program mod passing through the software programming enable state.

Figure 18.12 State Transitions Caused by FLMCR1 Bit Settings

Rev. 3.00 Sep 27, 2006 pag

REJ09

the maximum number of programming operations (N) are shown in table 21.11 in secti Flash Memory Characteristics.

Following the elapse of (t<sub>sup</sub>) µs or more after the SWE bit is set to 1 in FLMCR1, 128written consecutively to the write addresses. The lower 8 bits of the first address writte be H'00 and H'80, 128 consecutive byte data transfers are performed. The program add program data are latched in the flash memory. A 128-byte data transfer must be perform writing fewer than 128 bytes; in this case, H'FF data must be written to the extra address

Set a value greater than  $(t_{sosu} + t_{sp} + t_{cp} + t_{cpsu})$  µs as the WDT overflow period. Preparation entering program mode (program setup) is performed next by setting the PSU bit in FL The operating mode is then switched to program mode by setting the P bit in FLMCR1 elapse of at least (t\_\_\_) us. The time during which the P bit is set is the flash memory pro time. Make a program setting so that the time for one programming operation is within of  $(t_{sp})$  µs.

Next, the watchdog timer (WDT) is set to prevent overprogramming due to program ru

The wait time after P bit setting must be changed according to the number of reprogram loops. For details, see Notes on Program/Program-Verify Procedure.

Rev. 3.00 Sep 27, 2006 page 602 of 872 REJ09B0325-0300



of H'FF data should be made to the addresses to be read. The dummy write should be after the elapse of  $(t_{spv})$  µs or more. When the flash memory is read in this state (verify in 16-bit units), the data at the latched address is read. Wait at least  $(t_{spvr})$  µs after the d before performing this read operation. Next, the originally written data is compared w data, and reprogram data is computed (see figure 18.13) and transferred to RAM. After verification of 128 bytes of data has been completed, exit program-verify mode, wait  $(t_{cpv})$  µs, then determine whether 128-byte programming has finished. If reprogramming necessary, set program mode again, and repeat the program/program-verify sequence. The maximum value for repetition of the program/program-verify sequence is indicated.

# Notes on Program/Program-Verify Procedure

The program/program-verify procedure for the H8/3048F-ONE is a 128-byte-unit programming algorithm.
 In order to perform 128-byte-unit programming, the lower 8 bits of the write start

maximum programming count (N). Leave a wait time of at least (t<sub>csw</sub>) µs after clearing

be H'00 or H'80.When performing continuous writing of 128-byte data to flash memory, byte-unit

- should be used.

  128-byte data transfer is necessary even when writing fewer than 128 bytes of data must be written to the extra addresses.
- 3. Verify data is read in word units.
- A The write pulse is applied and
- 4. The write pulse is applied and a flash memory write executed while the P bit in FI set. In the H8/3048F-ONE, write pulses should be applied as follows in the progra verify procedure to prevent voltage stress on the device and loss of write data relia
  - a. After write pulse application, perform a verify-read in program-verify mode ar write pulse again for any bits read as 1 (reprogramming processing). When all bits in the 128-byte write data are read as 0 in the verify-read operation, the program/program-verify procedure is completed. In the H8/3048F-ONE, the next of the program is a program in the program is completed.

programming should only be performed on bits which first return 0 in a ve in certain reprogramming processing.

When programming is completed at a late stage in the program/program-verify If programming is completed in the 7th or later reprogramming processing loop programming is not necessary for the relevant bits.

c. If programming of other bits is incomplete in the 128 bytes, reprogramming probe executed. If a bit for which programming has been judged to be completed is in a subsequent verify-read, a write pulse should again be applied to that bit.
5. The period for which the P bit in FLMCR1 is set (the write pulse width) should

Conditions

changed according to the degree of progress through the program/program-ve

When reprogramming loop count (n) is 1 to 6

When reprogramming loop count (n) is 7 or more

additional programming should be performed on the relevant bits. Addition

**procedure.** For detailed wait time specifications, see section 21.1.6, Flash Memory Characteristics.

Symbol

# Table 18.8 Wait Time after P Bit Setting

Item

bit setting

Wait time after P

	In case of additional programming processing*
Note: *	Additional programming processing is necessary only when the reprogramm count (n) is 1 to 6.
•	ogram/program-verify flowchart for the H8/3048F-ONE is shown in figure 1

To cover the points noted above, bits on which reprogramming processing is to be and bits on which additional programming is to be executed, must be determined as below.

Since reprogram data and additional-programming data vary according to the programming procedure, it is recommended that the following data storage areas (1

each) be provided in RAM.

Rev. 3.00 Sep 27, 2006 page 604 of 872

REJ09B0325-0300

RENESAS

1	0	1	_
1	1	1	Still in erased state: no action
Lege	end:		
Soul	ce data of bits	s on which programming is e	executed: (D)
Data	of bits on wh	ich reprogramming is execu	ted: (X)
		g care	

# **Table 18.10 Additional-Programming Data Computation Table**

1

1

0

X	Result of Verify-Read after Write Pulse Application (V)	(Y) Result of Operation	Comments
0	0	0	Programming by write pulse app judged to be completed: addition programming processing to be e
0	1	1	Programming by write pulse app


1	1	1	Still in erased state: no action			
Leg	gend	:				
Data of bits on which additional programming is executed: (Y)						
Data of bits on which reprogramming is executed in a certain reprogramming loop: (X')						

addresses for which a program/program-verify operation has finished.

7. It is necessary to execute additional programming processing during the course of H8/3048F-ONE program/program-verify procedure. However, once 128-byte-unit programming is finished, additional programming should not be carried out on the address area. When executing reprogramming, an erase must be executed first. No normal operation of reads, etc., is not guaranteed if additional programming is per

incomplete: additional programm processing not to be executed

Programming already completed programming processing not to l



A 128-byte data transfer must be performed even if writing fewer than 128 bytes; in this case, HFF data must be written to the extra addresses.

2. Verify data is read in 16-bit (tword) units.

3. Reprogram data is determined by the operation shown in the table below (comparison between the data stored in the program data area and the veril Bits for which the reprogram data is 0 are programmed in the next reprogramming loop. Therefore, even bits for which programming has been comple subjected to programming noce again if the result of the subsequent verify operation is NC.

4. A 128-byte area for storing program data, a 128-byte area for storing reprogram data, and a 128-byte area for storing additional data must be provide. The contents of the reprogram data area and additional data area are modified as programming proceeds.

5. A write pulse of 30 us or 200 us is applied according to the programs of the programming operation. See Note 6 for details of the pulse widths. When v

additional-programming data is executed, a 10 µs write pulse should be applied. Reprogram data X' means reprogram data when the write pulse is an 7. The wait times and value of N are shown in section 21.1.6, Flash Memory Characteristics.

rtoprogram Data	reprogram bata computation rable						
Original Data (D)	Verify Data (V)	Reprogram Data (X)	Comments				
0	0	1	Programming completed				
0	1	0	Programming incomplete; reprogram				
1	0	1					
1	1	1	Still in erased state; no action				

,							
Additional-Programming Data Computation Table							
Reprogram Data (X')	Verify Data (V)	Additional- Programming Data (Y)	Comments				
0	0	0	Additional programming to be executed				
0	1	1	Additional programminot to be executed				
1	0	1	Additional programminot to be executed				
1	1	1	Additional programminot to be executed				

Figure 18.13 Program/Program-Verify Flowchart (128-Byte Programmi

Rev. 3.00 Sep 27, 2006 page 606 of 872 REJ09B0325-0300



erase block register (EBR1) at least (t<sub>ssue</sub>) µs after setting the SWE bit to 1 in FLMCR? watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. Set greater than  $(t_{se})$  ms +  $(t_{sesu} + t_{ce} + t_{cesu})$   $\mu s$  as the WDT overflow period. Preparation for erase mode (erase setup) is performed next by setting the ESU bit in FLMCR1. The o mode is then switched to erase mode by setting the E bit in FLMCR1 after the elapse  $(t_{sol})$  µs. The time during which the E bit is set is the flash memory erase time. Ensure erase time does not exceed (t<sub>m</sub>) ms.

To erase flash memory contents, make a 1-bit setting for the flash memory area to be

With flash memory erasing, preprogramming (setting all memory data in the i be erased to all 0) is not necessary before starting the erase procedure.

#### 18.7.4 **Erase-Verify Mode**


In erase-verify mode, data is read after memory has been erased to check whether it has correctly erased.

After the elapse of the fixed erase time, clear the E bit in FLMCR1, then wait for at le

before clearing the ESU bit to exit erase mode. After exiting erase mode, the watchdo setting is also cleared. The operating mode is then switched to erase-verify mode by s bit in FLMCR1. Before reading in erase-verify mode, a dummy write of H'FF data she to the addresses to be read. The dummy write should be executed after the elapse of (t more. When the flash memory is read in this state (verify data is read in 16-bit units), the latched address is read. Wait at least (t<sub>sov</sub>) µs after the dummy write before perform operation. If the read data has been erased (all 1), a dummy write is performed to the and erase-verify is performed. If the read data is unerased, set erase mode again, and r

erase/erase-verify sequence as before. The maximum value for repetition of the erase/ sequence is indicated by the maximum erase count (N). When verification is complete erase-verify mode, and wait for at least (t\_m) us. If erasure has been completed on all the

blocks, clear bit SWE1 in FLMCR1, and leave a wait time of at least  $(t_{csue})$  µs.



- The wait times and the value of N are shown in section 21.1.6, Flash Memory Characteristics.

Rev. 3.00 Sep 27, 2006 page 608 of 872

REJ09B0325-0300



Figure 18.14 Erase/Erase-Verify Flowchart (Single-Block Erasing)

disabled or aborted. Hardware protection is reset by settings in flash memory control is (FLMCR1), and erase block register (EBR). In the error-protected state, the FLMCR1 and EBR settings are retained; the P and E bits can be set, but a transition is not made mode or erase mode. (See table 18.11.)

Rev. 3.00 Sep 27, 2006 pag

REJ0

protection		in standby mode, FLMCR1, FLMCR2, and EBR
		are initialized, and the program/erase-protected
		state is entered.
	•	In a reset via the $\overline{\text{RES}}$ pin, the reset state is not
		entered unless the RES pin is held low until
		oscillation stabilizes after powering on. In the
		case of a reset during operation, hold the RES
		pin low for the RES pulse width specified in the

AC Characteristics section\*4. Error When a microcomputer operation error (error protection generation (FLER = 1)) was detected while flash memory was being programmed/erased, error protection is enabled. At this time, the FLMCR1 and EBR settings are held, but programming/ erasing is aborted at the time the error was generated. Error protection is released only by a

hardware standby mode. Notes: 1. Excluding a RAM area overlapping flash memory.

- 2. It is possible to perform a program-verify operation on the 128 bytes being

  - programmed, or an erase-verify operation on the block being erased.

reset period during operation.

3. All blocks are unerasable and block-by-block specification is not possible. 4. See section 4.2.2, Reset Sequence, and section 18.11, Notes on Flash Men Programming/Erasing. The H8/3048F-ONE requires at least 20 system clock

reset via the RES pin or a WDT reset, or in the

Rev. 3.00 Sep 27, 2006 page 610 of 872

 $N0^{*3}$ 

No

Item	Description	Program	Erase
Block specification protection	<ul> <li>Erase protection can be set for individual blocks by settings in erase block register (EBR)*2.     However, programming protection is disabled.</li> <li>Setting EBR to H'00 places all blocks in the erase-protected state.</li> </ul>	_	No
Emulation protection	Setting the RAMS bit to 1 in the RAM control register (RAMCR) places all blocks in the program/erase-protected state.	No <sup>*1</sup>	No*3
	RAM area overlapping flash memory can be written to	Э.	

3. All blocks are unerasable and block-by-block specification is not possible.

- - 2. When not erasing, clear all EBR bits to 0.

Function

settings\*3 are retained, but program mode or erase mode is aborted at the point at which occurred. Program mode or erase mode cannot be re-entered by re-setting the P, E bit. PV, EV bit setting is enabled, and a transition can be made to verify mode\*2.

FLER bit setting conditions are as follows:

- 1. When the flash memory of the relevant address area is read during programming/er (including vector read and instruction fetch)
- 2. Immediately after exception handling (excluding an illegal reset or trap instruction exception handling at zero division) during programming/erasing
  - 3. When a SLEEP instruction (including software standby) is executed during programming/erasing
- 4. When the CPU releases the bus to the DMAC, refresh controller, and external bus r during programming/erasing

Error protection is released only by a reset (RES pin or WDT reset) and in hardware sta mode.

Notes: 1. State in which the P bit or E bit in FLMCR1 is set to 1. Note that NMI input in this state.

- 2. It is possible to perform a program-verify operation on the 128 bytes being programmed, or an erase-verify on the block being erased.
- 3. FLMCR1 and EBR can be written to. However, the registers are initialized transition is made to software standby mode while in the error-protected sta




Figure 18.15 Flash Memory State Transitions (When High Level Is Applied to FWE Pin in Mode 5, 6, and 7 (On-Chip ROM

The error protection function is invalid for abnormal operations other than the FLER to conditions. Also, if a certain time has elapsed before this protection state is entered, dealready have been caused to the flash memory. Consequently, this function cannot procomplete protection against damage to flash memory.

To prevent such abnormal operations, therefore, it is necessary to ensure correct opera accordance with the program/erase algorithm, with the flash write enable (FWE) volta and to conduct constant monitoring for MCU errors, internally and externally, using the timer or other means. There may also be cases where the flash memory is in an errore programming or erroneous erasing state at the point of transition to this protection monitoring the programming of the protection monitoring the protection and the protection and the protection and the protection are programming to the protection and the protection and the protection are protected as the protection are protected as the protection and the protection are protected as the protection and the protection are protected as the protection and the protection are protected as the protection are protected as the protection and the protection are protected as the protection are protected as the protection and the protect

programming or erroneous erasing state at the point of transition to this protection mo programming or erasing is not properly carried out because of an abort. In cases such forced recovery (program rewrite) must be executed using boot mode. However, it may happen that boot mode cannot be normally initiated because of overprogramming or of

Rev. 3.00 Sep 27, 2006 pag REJ09



and normal operation can not longer be assured.

cannot be executed.

- 2. Vector-read cannot be carried out normally\*2 during interrupt exception handling d programming/erasing and the microcomputer runs away as a result.
- 3. If an interrupt is generated during boot program execution, the normal boot mode so

With above reasons, there are conditions that exceptionally disable NMI inputs only in board programming mode. However, this does not assure normal programming/erasing microcomputer operation.

Thus, when the flash memory is programmed/erased, all interrupt requests (exception I and bus release), including NMI, inside and outside the microcomputer, must be disable interrupt is also disabled in the error-protected state and when the P bit or E bit in FLM retained during flash memory emulation by RAM.

Notes: 1. Indicates the period up to branching to the on-chip RAM boot program area (H'FFEF10). (This branch occurs immediately after programming control programming cont transfer was completed.)

must be disabled until initial writing by programming control program (writ vector table and NMI processing program, etc.) is completed. 2. In this case, vector read is not performed normally for the following two rea

- The correct value cannot be read even by reading the flash memory duri
  - programming/erasing (P bit or E bit in FLMCR1 is set). (Value is undef If a value has not yet been written to the interrupt vector table, interrupt handling will not be performed correctly.

Therefore, after branching to RAM area, NMI input is enabled in states other program/erase state. Thus, interrupt requests inside and outside the microco RAINCR and the RAIN area setting method, see section 16.5.4, RAIN control registe

### **Example of Emulation of Real-Time Flash Memory Programming**

In the following example, RAM area H'FFF000–H'FFF3FF is overlapped onto flash n EB2 (H'000800–H'000BFF).




Figure 18.16 Example of RAM Overlap Operation

Rev. 3.00 Sep 27, 2006 pag REJ09



while flash memory emulation in RAM is being used.

- 3. Block area EB0 includes the vector table. When performing RAM emulation, the vector is needed by the overlap RAM.
- 4. Flash write enable (FWE) application and releasing

prevent erroneous programming or erasing. To prevent erroneous programming and due to program runaway during FWE application, in particular, the watchdog timer set when the PSU, P, ESU, or E bit in FLMCR1 is set to 1, even while the emulatio is being used. For details, see section 18.11, Notes on Flash Memory Programming

As in on-board programming mode, care is required when applying and releasing F

5. Prohibited conditions of NMI input

When the emulation function is used, NMI input is prohibited when the P bit or E b FLMCR1 is set to 1, in the same way as with normal programming and erasing. The bits are cleared by a reset (including a watchdog timer reset), in standby mode, whe level is not being input to the FWE pin, or when the SWE bit in FLMCR1 is 0, whilevel is being input to the FWE pin.

# 18.10 Flash Memory PROM Mode

The H8/3048F-ONE has a PROM mode as well as the on-board programming modes for programming and erasing flash memory. In PROM mode, the on-chip ROM can be free programmed using a general-purpose PROM writer that supports the Renesas Technolomicrocomputer device type with 128-kbyte on-chip flash memory.

Rev. 3.00 Sep 27, 2006 page 616 of 872

REJ09B0325-0300



	_		
HD64F3048BF	100-pin QFP (FP-100B)	ME3064ESHF1H	Minato E
HD64F3048BVF		ME3024ESHF1H	<del></del>
HD64F3048BTE	100-pin TQFP	ME3064ESNF1H	<del></del>
HD64F3048BVTE	(TFP-100B)	ME3024ESNF1H	<del></del>
HD64F3048BF	100-pin QFP	HF306BQ100D4001	Data IO
HD64F3048BVF	(FP-100B)	HF302BQ100D4001	<del></del>
HD64F3048BTE	100-pin TQFP	HF306BT100D4001	
HD64F3048BVTE	(TFP-100B)	HF302BT100D4001	<del></del>
Note: * Use of th	e wrong socket ad	lapter may destroy the chip.	

**Socket Adapter Product Code**\*

Manufac

Figure 18.17 shows the memory map in PROM mode.

H'01FFFF

Package

**Product Code** 

MCU mode H8/3048F-ONE PROM mode H'000000 H'000000

Figure 18.17 Memory Map in PROM Mode



H'1FFFF

- 3. The memory is initially in the erased state when the device is shipped by Renesas. I for which the erasure history is unknown, it is recommended that erasing be execute and correct the initialization (erase) level. 4. The H8/3048F-ONE does not support a product identification mode as used with ge
- purpose EPROMs, and therefore the device name cannot be set automatically in the writer. 5. Refer to the instruction manual provided with the socket adapter, or other relevant
- documentation, for information on PROM writers and associated program versions compatible with the PROM mode of the H8/3048F-ONE. 6. Select a Renesas Technology 128 kbytes flash memory on-board microcomputer de
- If HN28F101 is selected, the LSI may be permanently damaged.

REJ09B0325-0300 RENESAS

Rev. 3.00 Sep 27, 2006 page 618 of 872

110/3046F-ONE (Single power supply) and 110/3046F (dual power supply) inodes Use a PROM writer that supports the Renesas Technology 128 kbytes flash memo microcomputer device type.

pin and this will permanently damage H8/3048F-ONE.

# 2. Notes on powering on/powering off (see figures 18.18 to 18.20)

Input a high level to the FWE pin after verifying Vcc. Before turning off Vcc, set to a low level.

When powering on and powering off the Vcc power supply, fix the FWE pin low flash memory to the hardware protection mode.

Do not select the HN28F101 as the PROM writer. Otherwise, 12 V will be applied

Be sure that the powering on and powering off timing is satisfied even when the p turned off and back on in the event of a power interruption, etc. If this timing is no microcomputer runaway, etc., may cause overprogramming or overerasing and the cells may not operate normally.

### 3. Notes on FWE pin High/Low switching (see figures 18.18 to 18.20)

Input FWE in the state microcomputer operation is verified. If the microcomputer satisfy the operation confirmation state, fix the FWE pin low to set the protection To prevent erroneous programming/erasing of flash memory, note the following in High/Low switching:

a. Apply an input to the FWE pin after the Vcc voltage has stabilized within the i

- If an input is applied to the FWE pin when the microcomputer Vcc voltage does the rated voltage, flash memory may be erroneously programmed or erased bed microcomputer is in the unconfirmed state.
- b. Apply an input to the FWE pin when the oscillation has stabilized (after the os stabilization time).

When turning on the Vcc power, apply an input to the FWE pin after holding t at a low level during the oscillation stabilization time. Do not apply an input to pin when oscillation is stopped or unstable.

RENESAS

d. In the user program mode, FWE = High/Low switching is possible regardless of

FWE input switching is also possible during program execution on flash memory

- e. Apply an input to FWE when the program is not running away.
  - When applying an input to the FWE pin, the program execution state must be su using a watchdog timer, etc.
- f. Release FWE pin input only when the SWE, ESU, PSU, EV, PV, E, and P bits i are cleared.

Do not erroneously set any of bits SWE, ESU, PSU, EV, PV, E, or P when appl releasing FWE.

To prevent erroneous programming/erasing in the event of program runaway, etc., i

# 4. Do not input a constant high level to the FWE pin.

level to the FWE pin only when programming/erasing flash memory (including flash emulation by RAM). Avoid system configurations that constantly input a high level FWE pin. Handle program runaway, etc. by starting the watchdog timer so that flas is not overprogrammed/overerased even while a high level is input to the FWE pin.

5. Program/erase the flash memory in accordance with the recommended algorit The recommended algorithms can program/erase the flash memory without applying stress to the device or sacrificing the reliability of the program data.

When setting the P and E bits in FLMCR1, set the watchdog timer for program runs Accesses to flash memory by means of an MOV instruction, etc., are prohibited

6. Do not set/clear the SWE bit while a program is executing on flash memory.

Before performing flash memory program execution or data read, clear the SWE bi

If the SWE bit is set, the flash data can be reprogrammed, but flash memory cannot accessed for purposes other than verify (verify during programming/erase).

Rev. 3.00 Sep 27, 2006 page 620 of 872 REJ09B0325-0300

P or bit E is set.

RENESAS

level is input to the FWE pin, disable all interrupt requests, including NMI. The bushould also be disabled.

- **8. Do not perform additional programming. Reprogram flash memory after era** With on-board programming, program to 128-byte programming unit blocks one t Erase all the programming unit blocks before reprogramming.
- 9. Before programming, check that the chip is correctly mounted in the PROM programmer.

Overcurrent damage to the device can result if the index marks on the PROM prog socket, socket adapter, and chip are not correctly aligned.

11. A wait time of 100 µs or more is necessary when performing a read after a tra

10. Do not touch the socket adapter or chip during programming.

Touching either of these can cause contact faults and write errors.

- Touching either of these can cause contact faults and write errors.
- normal mode from program, erase, or verify mode.
- 12. Use byte access on the registers that control the flash memory (FLMCR1, FLEEBR, and RAMCR).

Rev. 3.00 Sep 27, 2006 pag

REJ09




Figure 18.18 Powering On/Off Timing (Boot Mode)

Rev. 3.00 Sep 27, 2006 page 622 of 872 REJ09B0325-0300





Figure 18.19 Powering On/Off Timing (User Program Mode)

Rev. 3.00 Sep 27, 2006 pag

REJ09



- to the RES clear timing is necessary.
- 3. See section 21.1.6, Flash Memory Characteristics.
- 4. For pin RXD1, use on-board pull-up.

Figure 18.20 Mode Transition Timing (Example: Boot mode → User mode ↔ User program mode)

Rev. 3.00 Sep 27, 2006 page 624 of 872

REJ09B0325-0300




Figure 18.21 ROM Block Diagram (H8/3048B Mask ROM Version)

Rev. 3.00 Sep 27, 2006 pag

REJO




Figure 18.22 Mask ROM Addresses and Data

3. The flash memory control registers (FLMCR, EBR, RAMCR, FLMSR, FLMCR1, EBR1, and EBR2)used by the versions with on-chip flash memory are not provided mask ROM versions. Reading the corresponding addresses in a mask ROM version always return 1s, and writes to these addresses are disabled. This must be borne in switching from a flash memory version to a mask ROM version.

Rev. 3.00 Sep 27, 2006 page 626 of 872

REJ09B0325-0300



		F-ZTAT (Single Power Supply)	
Register	Bit	Version	Mask-ROM Version
FLMCR1	FWE	0: Application software running 1: Programming	0: Is not read out 1: Application software
Note: This	difference a	pplies to all the F-ZTAT (single power	r supply) versions and all

ROM versions that have different ROM size.

Rev. 3.00 Sep 27, 2006 pag REJ09

Status



Rev. 3.00 Sep 27, 2006 page 628 of 872 REJ09B0325-0300



and furnished as a master clock to prescalers that supply clock signals to the onsupporting modules. Frequency division ratios of 1/1, 1/2, 1/4, and 1/8 can be selected frequency divider by settings in a division control register (DIVCR). Power consumpt chip is reduced in almost direct proportion to the frequency division ratio\*2.

Notes: 1. Usage of the φ pin differs depending on the chip operating mode and the P

setting in the module standby control register (MSTCR). For details, see se System Clock Output Disabling Function. 2. The division ratio of the frequency divider can be changed dynamically du

operation. The clock output at the  $\phi$  pin also changes when the division rat changed. The frequency output at the  $\phi$  pin is shown below.

$$\phi = EXTAL \times n$$

EXTAL: Frequency of crystal resonator or external clock signal Frequency division ratio (n = 1/1, 1/2, 1/4, or 1/8)

RENESAS

REJ09




Figure 19.1 Block Diagram of Clock Pulse Generator

# 19.2 Oscillator Circuit

Clock pulses can be supplied by connecting a crystal resonator, or by input of an extern signal.

# 19.2.1 Connecting a Crystal Resonator

# **Circuit Configuration**

A crystal resonator can be connected as in the example in figure 19.2. The damping resshould be selected according to table 19.1, and external capacitance  $C_{L1}$  or  $C_{L2}$  to table 19.7 AT-cut parallel-resonance crystal should be used.

Rev. 3.00 Sep 27, 2006 page 630 of 872

REJ09B0325-0300

# Figure 19.2 Connection of Crystal Resonator (Example)

If a crystal resonator with a frequency higher than 20 MHz in the case of the 5 V vers MHz in the case of the 3 V version, is connected, the external load capacitance values should not exceed 10 [pF]. Also, in order to improve the accuracy of the oscillation fr thorough study of oscillation matching evaluation, etc., should be carried out when decircuit constants.

**Table 19.1 Damping Resistance Value** 

Dampii	ng Resistance				Fre	equency f (M	IHz)	
Value		2	2 < f ≤ 4	4 < f ≤ 8	8 < f ≤ 10	10 < f ≤ 13	13 < f ≤ 16	16 < f ≤
Rd (Ω)	H8/3048B Group	1 k	500	200	0	0	0	0

Note: A crystal resonator between 2 MHz and 25 MHz can be used. If the chip is to b at less than 2 MHz, the on-chip frequency divider should be used. (A crystal reless than 2 MHz cannot be used.)

**Table 19.2 External Capacitance Values** 

External Capacitance Value	5 V V	ersion	3 V V	ersi
Frequency f (MHz)	20 < f ≤ 25	2 ≤ f ≤ 20	2 ≤ f ≤ 13	,
$\mathbf{C}_{\scriptscriptstyle{L1}} = \mathbf{C}_{\scriptscriptstyle{L2}}  (\mathbf{pF})$	10	10 to 22	10 to 22	

RENESAS

REJ09




Figure 19.3 Crystal Resonator Equivalent Circuit

**Table 19.3 Crystal Resonator Parameters** 

Frequency (MHz)	2	4	8	10	12	16	18	20
Rs max (Ω)	500	120	80	70	60	50	40	40
C₀ max (pF)					7			

Use a crystal resonator with a frequency equal to the system clock frequency  $(\phi)$ .

# **Notes on Board Design**

When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction interfering with correct oscillation. See figure 19.4.

When the board is designed, the crystal resonator and its load capacitors should be placas possible to the XTAL and EXTAL pins.

Rev. 3.00 Sep 27, 2006 page 632 of 872

REJ09B0325-0300

. ,

Figure 19.4 Example of Incorrect Board Design

# 19.2.2 External Clock Input

# **Circuit Configuration**

An external clock signal can be input as shown in the examples in figure 19.5. The ex is input from the EXTAL pin. If the XTAL pin is left open, the stray capacitance show exceed 10 pF. If the stray capacitance at the XTAL pin exceeds 10 pF in configuration configuration b instead and hold the clock high in standby mode.




Figure 19.5 External Clock Input (Examples)

Rev. 3.00 Sep 27, 2006 pag REJ09

Table 19.4(1) Clock Timing for H8/3048B Group (8 MHz  $\leq$  f  $\leq$  25 MHz)

			cc = to 3.6 V		/ <sub>cc</sub> = / ±10%		T
Item	Symbol	Min	Max	Min	Max	Unit	С
External clock input low pulse width	t <sub>EXL</sub>	t <sub>cyc</sub> /2-5	_	t <sub>cyc</sub> /2-5	_	ns	Fi
External clock input high pulse width	t <sub>EXH</sub>	t <sub>cyc</sub> /2-5	_	t <sub>cyc</sub> /2-5	_	ns	
External clock rise time	t <sub>EXr</sub>	_	5	_	5	ns	_
External clock fall time	t <sub>EXf</sub>	_	5		5	ns	
Clock low pulse width	t <sub>CL</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	F
Clock high pulse width	t <sub>ch</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	_
External clock output settling delay time	t <sub>DEXT</sub> *	500	_	500	_	μs	Fi

Note: \*  $t_{DEXT}$  includes a  $\overline{RES}$  pulse width  $(t_{RESW})$ .  $t_{RESW} = 20 t_{cyc}$ 

Rev. 3.00 Sep 27, 2006 page 634 of 872

REJ09B0325-0300

input high pulse width							
External clock rise time	t <sub>EXr</sub>	_	5	_	5	ns	
External clock fall time	t <sub>EXf</sub>	_	5	_	5	ns	
Clock low pulse width	t <sub>cl</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	φ ≥ 5 M
width		0.4     0.6     0.4     0.6       80     —     80     —       0.4     0.6     0.4     0.6	ns	φ < 5 N			
Clock high pulse	t <sub>ch</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	φ ≥ 5 M
width		80	_	80	_	ns	φ < 5 N
External clock output settling delay time	t <sub>DEXT</sub> *	500	_	500	_	μs	Figure
	=						

Note:  $t_{DEXT}$  includes a  $\overline{RES}$  pulse width  $(t_{RESW})$ .  $t_{RESW} = 20 t_{cyc}$ 




Figure 19.6 External Clock Input Timing




Figure 19.7 External Clock Output Settling Delay Timing

# 19.3 Duty Adjustment Circuit

When the oscillator frequency is 5 MHz or higher, the duty adjustment circuit adjusts to cycle of the clock signal from the oscillator to generate the signal that becomes the system.

# 19.4 Prescalers

The prescalers divide the system clock ( $\phi$ ) to generate internal clocks ( $\phi$ /2 to  $\phi$ /4096).

# 19.5 Frequency Divider

The frequency divider divides the duty-adjusted clock signal to generate the system clof frequency division ratio can be changed dynamically by modifying the value in DIVCF described below. Power consumption in the chip is reduced in almost direct proportion frequency division ratio. The system clock generated by the frequency divider can be of  $\phi$  pin.

Rev. 3.00 Sep 27, 2006 page 636 of 872

REJ09B0325-0300

# 19.5.2 Division Control Register (DIVCR)

DIVCR is an 8-bit readable/writable register that selects the division ratio of the freque divider.

Bit	7	6	5	4	3	2	1		
	_	_	_	_	_	_	DIV1		
Initial value	1	1	1	1	1	1	0		
Read/Write	_	_	_	_	_	_	R/W		
Reserved bits									
						Divi	de bits 1		

DIVCR is initialized to H'FC by a reset and in hardware standby mode. It is not initial software standby mode.

Bits 7 to 2—Reserved: Read-only bits, always read as 1.

follows.

Bits 1 and 0—Divide (DIV1 and DIV0): These bits select the frequency division rational division division division rational division divisi

Bit 1: DIV1	Bit 0: DIV0	Frequency Division Ratio
0	0	1/1
	1	1/2
1	0	1/4
	1	1/8

Rev. 3.00 Sep 27, 2006 pag REJ0

These bits selfrequency divi



Tuble 15.0 shows the comparison with the clock frequency range for each version.

Table 19.6 Comparison with the Clock Frequency Ranges in the H8/3048 Group H8/3048B Group

ROM type		F-Z	TAT	ZTAT		N	Mask ROM	1
Product type	;	H8/3048 F-ONE	H8/3048F	H8/3048	H8/3048 Mask ROM Version	H8/3047 Mask ROM Version	H8/3045 Mask ROM Version	H8/304 Mask ROM Versio
Guaranteed clock	4.5–5.5 V	2–25 MHz	1–16 MHz	1–18 MHz		1–18	MHz	ı
frequency 3.15–5.5 \		_		1–13 MHz		1–13	MHz	
	2.7–5.5 V	_	1–8 MHz	1–8 MHz		1–8 N	MHz	
	3.0–3.6 V	2–25 MHz	_	_	_			
Crystal oscil	lation	2–25 MHz	2–16 MHz	2–18 MHz		2–18	MHz	

All on-chip module operations are based on φ. Note that the timing of timer operation communication, and other time-dependent processing differs before and after any communication. The waiting time for exit from software standby mode also change the division ratio is changed. For details, see section 20.4.3, Selection of Waiting T from Software Standby Mode.

Rev. 3.00 Sep 27, 2006 page 638 of 872

REJ09B0325-0300



The power-down state includes the following three modes:

- Sleep mode
- Software standby mode
- Hardware standby mode

The module standby function can halt on-chip supporting modules independently of the down state. The modules that can be halted are the ITU, SCI0, SCI1, DMAC, refresh and A/D converter.

Table 20.1 indicates the methods of entering and exiting the power-down modes and standby mode, and gives the status of the CPU and on-chip supporting modules in each


9														
v. 3.	Mode	Entering Conditions	Clock	CPU	CPU Registers	DMAC	Refresh Controller ITU	5	SCIO	SCI1	AD AD	Other Modules	RAM	Clock     Output
00 Sep 27, 2	Sleep	SLEEP instruction executed while SSBY = 0 in SYSCR	Active	Halted	Held	Active	Active	Active	Active	Active	Active	Active	Held	φ output
2006 page 6	Software standby mode	SLEEP instruction executed while SSBY = 1 in SYSCR	Halted	Halted	Held	Halted and reset	Halted and held*1	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Held	High output
640 of 8	Hardware standby mode	Hardware Low input at standby STBY pin mode	Halted	Halted Halted	Undeter- mined	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Halted and reset	Held <sup>*3</sup> High impe	High impedand
372	Module	Corresponding Active bit set to 1 in MSTCR	Active	Active		Halted*2 and reset	Halted*2 and held*1	Halted*2 and reset		Halted* <sup>2</sup> Halted* <sup>2</sup> and and reset reset	Halted <sup>*2</sup> Active and reset	Active		High impedanc
	Legend: SYSCR: S SSBY: S MSTCR: M Notes: 1.	ώ ο Σ	egister y bit control n s 7 and 6 the corre must be 0	egister 5 of RTMC sponding cleared to	SSR are initi: MSTCR bit v 0 in SYSCR	alized. Ott was set to ? before th	er bits and re 1. For details e transition fr sponding on-	egisters ho see secti om the pro	uld their pre on 20.2.2, ogram exe orting mod	evious stat Module S: cution stat	tes. tandby Cc te to hardv tialized. Td	nntrol Regist ware standb	ter (MST y mode.	CR).
		up ille lilodule legisters agail	egistera	agair.										



H'FFF2	System control register
H'FF5E	Module standby control register
Note: *	Lower 16 hits of the address

Note:

### System Control Register (SYSCR) 20.2.1



**SYSCR** 

**MSTCR** 

R/W

R/W

H<sub>0</sub>

H'4

SYSCR is an 8-bit readable/writable register. Bit 7 (SSBY) and bits 6 to 4 (STS2 to S the power-down state. For information on the other SYSCR bits, see section 3.3, Systematical Systems of the section 3.4 section 3.4 section 3.4 section 3.4 section 3.5 section 3.5 section 3.5 section 3.6 section 3.6 section 3.6 section 3.6 section 3.7 sectio Register (SYSCR).

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09 Bits 6 to 4—Standby Timer Select (STS2 to STS0): These bits select the length of times and on-chip supporting modules wait for the clock to settle when software standby mod by an external interrupt. If the clock is generated by a crystal resonator, set these bits ac the clock frequency so that the waiting time will be at least 7 ms. See table 20.3.

If an external clock is used, select the setting so that the waiting time is 100 µs or more to the clock frequency.

Bit 6: STS2	Bit 5: STS1	Bit 4: STS0	Description	
0	0	0	Waiting time = 8,192 states	(In
		1	Waiting time = 16,384 states	
	1	0	Waiting time = 32,768 states	
		1	Waiting time = 65,536 states	
1	0	0	Waiting time = 131,072 states	
		1	Waiting time = 262,144 states	
	1	0	Waiting time = 1,024 states	
		1	Illegal setting	

Initial value	0	1	0	0	
Read/Write	R/W	_	R/W	R/W	
		Reserv	ved bit		
	φ clock	stop			
	Enables	or disabl	es		
	output o	f the syst	em clock		
raman : : : :	1' 1	40.1			
ISTCR is initialized to H'40 by a reset and in hardy					

PS10F

MS vare standby mode. It is not initial software standby mode. **PSTOP):** Enables or disables output of the system clock  $(\phi)$ .

Bit 7—	Clock	Stop	(]

Bit 1: PSTOP	Description	
0	System clock output is enabled	(
1	System clock output is disabled	

**Bit 6—Reserved:** Read-only bit, always read as 1. -Module Standby 5 (MSTOP5): Selects whether to place the ITU in standby.

В	ıt	5-	_
_		_	

2010	•	
Dit	Б.	N.

Bit 5: MSTOP5

# **Description**

ITU operates normally

ITU is in standby st





tate



RENESAS

MS10P5 | MS10P4 | MS10P3 | MS10P2 | MS10P1

0

R/W

These bits select modules to be placed in standby

Module standby 5 to 0

0

R/W

0

R/W

Rev. 3.00 Sep 27, 2006 pag

REJ09



Bit 2—Module S	tandby 2 (MSTOP2): Selects whether to place the DMAC in stan
Bit 2: MSTOP2	Description
0	DMAC operates normally
1	DMAC is in standby state

(lı

Bit 3: MSTOP3

0

Description

SCI1 operates normally

Bit 1: MSTOP1	Description
0	Refresh controller operates normally
1	Refresh controller is in standby state
Bit 0—Module Sta	andby 0 (MSTOP0): Selects whether to place the A/D converter is

A/D converter is in standby state

Bit 0—Module S	standby 0 (MSTOP0): Selects whether to place the	A/D converter in				
Bit 0: MSTOP0	Description					
0	A/D converter operates normally	(Ir				

Modules which have been placed in standby by the module standby function, howeve halted.

### 20.3.2 **Exit from Sleep Mode**

Sleep mode is exited by an interrupt, or by input at the RES or STBY pin.

**Exit by Interrupt:** An interrupt terminates sleep mode and causes a transition to the exception handling state. Sleep mode is not exited by an interrupt source in an on-chip module if the interrupt is disabled in the on-chip supporting module. Sleep mode is no an interrupt other than NMI if the interrupt is masked by the I and UI bits in CCR and

Exit by RES Input: Low input at the RES pin exits from sleep mode to the reset state

Exit by STBY Input: Low input at the STBY pin exits from sleep mode to hardware mode.

### 20.4 **Software Standby Mode**

SYSCR.


### 20.4.1 **Transition to Software Standby Mode**

To enter software standby mode, execute the SLEEP instruction while the SSBY bit is

In software standby mode, current dissipation is reduced to an extremely low level be CPU, clock, and on-chip supporting modules all halt. The DMAC and on-chip suppor are reset. As long as the specified voltage is supplied, however, CPU register contents

RAM data are retained. The settings of the I/O ports and refresh controller\* are also h Note: RTCNT and bits 7 and 6 of RTMCSR are initialized. Other bits and registe

previous states.







Software standby mode can be exited by input of an external interrupt at the filtri, fix  $\overline{IRO}_3$  pin, or by input at the  $\overline{RES}$  or  $\overline{STBY}$  pin.

clock oscillator begins operating. After the oscillator settling time selected by bits STS in SYSCR, stable clock signals are supplied to the entire chip, software standby mode interrupt exception handling begins. Software standby mode is not exited if the interrupt bits of interrupts IRQ, IRQ, and IRQ, are cleared to 0, or if these interrupts are maske CPU.

**Exit by Interrupt:** When an NMI, IRQ<sub>0</sub>, IRQ<sub>1</sub>, or IRQ<sub>2</sub> interrupt request signal is recei

supplied immediately to the entire chip. The RES signal must be held low long enough clock oscillator to stabilize. When RES goes high, the CPU starts reset exception handle

Exit by RES Input: When the RES input goes low, the clock oscillator starts and clock

Exit by STBY Input: Low input at the STBY pin causes a transition to hardware stand

### 20.4.3 Selection of Waiting Time for Exit from Software Standby Mode

Bits STS2 to STS0 in SYSCR and bits DIV1 and DIV0 in DIVCR should be set as foll

Crystal Resonator: Set STS2 to STS0, DIV1, and DIV0 so that the waiting time (for t stabilize) is at least 7 ms. Table 20.3 indicates the waiting times that are selected by ST STS0, DIV1, and DIV0 settings at various system clock frequencies. Refer to the clock and the waiting time in which it takes for the clock to settle, as shown in table 20.3.

**External Clock:** Set bits STS2 to STS0, Bits DIV0, and DIV1 so that the waiting time or more.

Rev. 3.00 Sep 27, 2006 page 646 of 872 REJ09B0325-0300

			1	1	V	1024 States	U.U <del>T</del>	0.00	0.001	0.004	0.000	0.10	0.10	0.17	0.20
			1	1	1						Illegal se	etting			
(	)	1	0	0	0	8192 states	0.7	0.8	0.91	1.02	1.4	1.6	2.0	2.7	4.1
			0	0	1	16384 states	1.3	1.6	1.8	2.0	2.7	3.3	4.1	5.5	8.2*
			0	1	0	32768 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4
			0	1	1	65536 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8
			1	0	0	131072 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5
			1	0	1	262144 states	21.0	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1
			1	1	0	1024 states	0.08	0.10	0.11	0.13	0.17	0.20	0.26	0.34	0.51
			1	1	1						Illegal se	etting			
7	1	0	0	0	0	8192 states	1.3	1.6	1.8	2.0	2.7	3.3	4.1	5.5	8.2*
			0	0	1	16384 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4
			0	1	0	32768 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8
			0	1	1	65536 states	10.5*	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5
			1	0	0	131072 states	21.0	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1
			1	0	1	262144 states	41.9	52.4	58.3	65.5	87.4	104.9	131.1	174.8	262.1
			1	1	0	1024 states	0.16	0.20	0.23	0.26	0.34	0.41	0.51	0.68	1.02
			1	1	1						Illegal se	etting			
	1	1	0	0	0	8192 states	2.6	3.3	3.6	4.1	5.5	6.6	8.2*	10.9*	16.4*
			0	0	1	16384 states	5.2	6.6	7.3*	8.2*	10.9*	13.1*	16.4	21.8	32.8
			0	1	0	32768 states	10.5	13.1*	14.6	16.4	21.8	26.2	32.8	43.7	65.5
			0	1	1	65536 states	21.0*	26.2	29.1	32.8	43.7	52.4	65.5	87.4	131.1
			1	0	0	131072 states	41.9	52.4	58.3	65.5	87.4	104.9	131.1	174.8	262.1
			1	0	1	262144 states	83.9	104.9	116.5	131.1	174.8	209.7	262.1	349.5	524.3

Note: \* Recommended setting

1024 states

0.33

0.41

0.46

0.51

0.68

Illegal setting

0.82

1.0

Rev. 3.00 Sep 27, 2006 pag REJ09

1.4

2.0



Software standby mode is exited at the next rising edge of the NMI signal.




Figure 20.1 NMI Timing for Software Standby Mode (Example)

## 20.4.5 Note

The I/O ports retain their existing states in software standby mode. If a port is in the his state, its output current is not reduced.

Rev. 3.00 Sep 27, 2006 page 648 of 872

REJ09B0325-0300



retained. I/O ports are placed in the high-impedance state.

Clear the RAME bit to 0 in SYSCR before STBY goes low to retain on-chip RAM da

The inputs at the mode pins ( $MD_2$  to  $MD_0$ ) should not be changed during hardware sta

# 20.5.2 Exit from Hardware Standby Mode

Hardware standby mode is exited by inputs at the  $\overline{STBY}$  and  $\overline{RES}$  pins. While  $\overline{RES}$  is  $\overline{STBY}$  goes high, the clock oscillator starts running.  $\overline{RES}$  should be held low long end clock oscillator to settle. When  $\overline{RES}$  goes high, reset exception handling begins, follow transition to the program execution state.

# 20.5.3 Timing for Hardware Standby Mode

Figure 20.2 shows the timing relationships for hardware standby mode. To enter hardware, first drive  $\overline{RES}$  low, then drive  $\overline{STBY}$  low. To exit hardware standby mode, first  $\overline{STBY}$  high, wait for the clock to settle, then bring  $\overline{RES}$  from low to high.



Rese exce hand

Figure 20.2 Hardware Standby Mode Timing

# 20.6 Module Standby Function

# 20.6.1 Module Standby Timing

The module standby function can halt several of the on-chip supporting modules (the I' SCI1, DMAC, refresh controller, and A/D converter) independently of the power-down standby function is controlled by bits MSTOP5 to MSTOP0 in MSTCR. When one of set to 1, the corresponding on-chip supporting module is placed in standby and halts at beginning of the next bus cycle after the MSTCR write cycle.

# 20.6.2 Read/Write in Module Standby

When an on-chip supporting module is in module standby, read/write access to its regis disabled. Read access always results in H'FF data. Write access is ignored.

Rev. 3.00 Sep 27, 2006 page 650 of 872

REJ09B0325-0300

**Internal Peripheral Module Interrupt:** When MSTCR is set to 1, prevent module in advance. When an on-chip supporting module is placed in standby by the module stanfunction, its registers, including the interrupt flag, are initialized.

**Pin States:** Pins used by an on-chip supporting module lose their module functions w module is placed in module standby. What happens after that depends on the particular details, see section 9, I/O Ports. Pins that change from the input to the output state require. For example, if SCI1 is placed in module standby, the receive data pin loses its refunction and becomes a generic I/O pin. If its data direction bit is set to 1, the pin becontiput pin, and its output may collide with external serial data. Data collisions should by clearing the data direction bit to 0 or taking other appropriate action.

**Register Resetting:** When an on-chip supporting module is halted by the module star function, all its registers are initialized. To restart the module, after its MSTCR bit is of its registers must be set up again. It is not possible to write to the registers while the M set to 1.

**MSTCR Access from DMAC Disabled:** To prevent malfunctions, MSTCR can only from the CPU. It can be read by the DMAC, but it cannot be written by the DMAC.




Figure 20.3 Starting and Stopping of System Clock Output

Operating State	PSTOP = 0	PSTOP = 1
Hardware standby	High-impedance	High-impedance
Software standby	Always high	High-impedance
Sleep mode	System clock output	High-impedance
Normal operation	System clock output	High-impedance

range					
	$V_{cc} = 3.15 \text{ to } 5.5 \text{ V}$			_	1 to 13
	$V_{cc} = 2.7 \text{ to } 5.5 \text{ V}$			1 to 8	1 to 8
	$V_{cc} = 3.0 \text{ to } 3.6 \text{ V}$				
Operating temperature	Regular specifications	$T_{opr}$	°C	-20 to +75	-20 to +75
range	Wide-range specifications			-40 to +85	-40 to +85
Absolute	V <sub>PP</sub> pin rating	$V_{in}$		Yes	_
maximum ratings	FWE pin rating				_
Tutings	$V_{\scriptscriptstyle{CL}}$ pin			_	_

Symbol

Unit

MHz

Item

Operating

range

 $V_{cc} = 4.5 \text{ to } 5.5 \text{ V}$ 

H8/3048

F-ZTAT

(Dual

Power

Supply)

1 to 16

H8/3048

H8/3047

H8/3045

H8/3044

1 to 18

H8/30

F-ON

(Sing

Pow

Supp

2 to 25

operati model)

2 to 25 (3 V operati model)

**-20** 1

+75

**-40** 1 +85

Yes

Canno connec to pow supply (5 V operati model only)

REJ09

(5 V

H8/3048

ZTAT

1 to 18

1 to 13

1 to 8

-20 to +75

-40 to +85

Yes

							(3 V operation model)
DC characteristics	RESO pin specification			Yes	Yes	Yes	_
	FWE pin specification			_	_	_	Yes
	Determination level for applying high voltage (12 V)			Yes	_	_	_
	Standby current $(T_a \le 50^{\circ}C)$	I <sub>cc</sub> *3	μА	Max 5	Max 5	Max 5	Max 10
	Standby current (50°C < T <sub>a</sub> )			Max 20	Max 20	Max 20	Max 80
AC characteristics	Clock cycle time	t <sub>cyc</sub>	ns	Max 1000	Max 1000	Max 1000	Max 50
	RES pulse width	t <sub>RESW</sub>	t <sub>cyc</sub>	Min 10	Min 10	Min 10	Min 20
	RESO output delay time	t <sub>RESD</sub>	ns	Max 100	Max 100	Max 100	_
	RESO output pulse width	t <sub>RESOW</sub>	t <sub>cyc</sub>	Min 132	Min 132	Min 132	_
Flash memory charac- teristics**4				Refer to the H8/3048 Group Hardware Manual (revision 7.0) for details.	_	_	See tabl 21.11

Notes: 1. The operating temperature range for flash memory programming/erasing is 2. Connect an external capacitor between the  $V_{\rm cl}$  pin and GND.

3. See the DC Characteristics table for current dissipation during operation. 4. Refer to the program/erase algorithms for details of flash memory characteri

model) -0.3 to

- Rev. 3.00 Sep 27, 2006 page 654 of 872

Wide-range specifications: –40 to  Storage temperature T <sub>stg</sub> –55 to +125  Caution: Permanent damage to the chip may result if absolute maximum ratings are  Notes: 1. Do not apply the power supply voltage to the V <sub>CL</sub> pin in 5 V operation mo an external capacitor between this pin and GND.  2. 12 V must not be applied to any pin, as this may cause permanent dama device.  3. The operating temperature range for flash memory programming/erasing		Wide-range specifications: -40 to +8
Caution: Permanent damage to the chip may result if absolute maximum ratings are Notes:  1. Do not apply the power supply voltage to the V <sub>CL</sub> pin in 5 V operation mo an external capacitor between this pin and GND.  2. 12 V must not be applied to any pin, as this may cause permanent dama device.  3. The operating temperature range for flash memory programming/erasing		9 !
<ol> <li>Notes: 1. Do not apply the power supply voltage to the V<sub>CL</sub> pin in 5 V operation mo an external capacitor between this pin and GND.</li> <li>2. 12 V must not be applied to any pin, as this may cause permanent dama device.</li> <li>3. The operating temperature range for flash memory programming/erasing</li> </ol>	T <sub>stg</sub>	-55 to +125
<ul> <li>an external capacitor between this pin and GND.</li> <li>12 V must not be applied to any pin, as this may cause permanent dama device.</li> <li>3. The operating temperature range for flash memory programming/erasing</li> </ul>	the chip ma	y result if absolute maximum ratings are ex
device.  3. The operating temperature range for flash memory programming/erasing		- 02 -
	plied to any	pin, as this may cause permanent damage
+75°C.	erature rang	e for flash memory programming/erasing is
+75°C.	,	ver supply v r between th plied to any

 $V_{in}$ 

 $\frac{V_{in}}{V_{in}}$ 

 $\boldsymbol{V}_{\text{REF}}$ 

 $AV_{cc}$ 

 $V_{AN}$ 

 $\mathsf{T}_{\mathsf{opr}}$ 

Power supply voltage

Input voltage (FWE)\*2

Input voltage (port 7)

Analog input voltage

Operating temperature

Reference voltage

Input voltage (except for port 7)\*2

Analog power supply voltage

Rev. 3.00 Sep 27, 2006 pag

REJ09

5 V operation model: -0.3 to +7.0 3 V operation model: -0.3 to +4.6

5 V operation model: -0.3 to +7.0

3 V operation model: -0.3 to +4.6

Regular specifications:  $-20 \text{ to } + \overline{75}^{*3}$ 

-0.3 to  $V_{cc}$  +0.3

 $\overline{-0.3 \text{ to V}_{cc}}$  +0.3

 $\overline{-0.3}$  to AV<sub>cc</sub> +0.3

-0.3 to AV<sub>cc</sub> +0.3

-0.3 to AV<sub>cc</sub> +0.3

	P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>		2.0	
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub> , FWE	V <sub>IL</sub>	-0.3	_
	NMI, EXTAL, ports 1 to 7, 9, P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>	rts 1 to 7, 9, <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to		_
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> -0.5	_
voltage			3.5	_
Output low	All output pins	V <sub>OL</sub>	_	_
voltage	Ports 1, 2, 5, and B		_	_
Input leakage current	STBY, NMI, RES, FWE, MD <sub>2</sub> to MD <sub>0</sub>	I <sub>in</sub>	_	_
	Port 7	_	_	_

**Symbol** 

 $V_{T}^{+} - V_{T}^{-}$ 

 $V_{T}^{-}$ 

V\_+

 $V_{\text{IH}}$ 

Min

1.0

0.4

2.0

2.0

V<sub>cc</sub> -0.7

 $V_{cc} \times 0.7$ 

Тур

Max

 $V_{cc} \times 0.7$ 

V<sub>cc</sub> +0.3

V<sub>cc</sub> +0.3

AV<sub>cc</sub> +0.3

V<sub>cc</sub> +0.3

0.5

8.0

0.4

1.0

1.0

1.0

**Unit Test** 

٧

٧

٧

V

٧

٧

٧

٧

٧

٧

٧

٧

٧

μΑ

μΑ

 $I_{OH} = -$ 

I<sub>OH</sub> = -

 $I_{OL} = 1$ 

 $I_{OL} =$ 

V<sub>in</sub> = (

V<sub>...</sub> -(

 $V_{in} = 0$   $AV_{CC}$ 

Item

Schmitt

voltages

Input high

voltage

trigger input

Port A,

P8, to P8,

PB<sub>3</sub> to PB<sub>0</sub>

RES, STBY,

Ports 1 to 6, 9,

FWE, NMI, MD<sub>2</sub> to MD<sub>0</sub>

**EXTAL** 

Port 7

supply current	During A/D and D/A conversion		_	0.5	1.5	mA	
	Idle		_	0.01	5.0	μΑ	DAS
Reference current	During A/D conversion	Al <sub>cc</sub>	_	0.4	0.8	mA	$V_{REF}$
	During A/D and D/A conversion		_	1.5	3.0	mA	_
	Idle		_	0.01	5.0	μΑ	DAS
RAM stand	lby voltage	V <sub>RAM</sub>	2.0	_	_	V	
Notes: 1.	If the A/D and D/A open. Connect AV					V <sub>cc</sub> , A\	/ <sub>ss</sub> , an
2.	Current dissipation output pins unload						
3.	The values are for	$V_{RAM} \le V_{CC}$	4.5 V, V <sub>IH</sub>	min = V <sub>cc</sub>	imes 0.9, and $ imes$	/ <sub>⊾</sub> max	= 0.3
4.	Module standby co	urrent value	s apply in s	leep mode	e with all mo	odules	halted
5.	The current dissipation of the current dissipation (%) is 10 mA (%)			, , ,	,	•	•

 $\mathsf{AI}_{\mathsf{cc}}$ 

INIVII

Current

Analog

power supply

dissipation\*2

All input pins

except NMI, **FWE** 

operation\*5 Sleep mode

Module standby

Standby mode\*3

Normal

mode\*4

During A/D

conversion



50

15

60

50

25

10

80

1.5

45

35

20

1

0.5

- T<sub>a</sub> =

f = 2

 $T_a \le$ 

50°C

AV<sub>cc</sub>

REJ09

pF

mΑ

mΑ

mΑ

μΑ

μΑ

mΑ

Rev. 3.00 Sep 27, 2006 pag

RENESAS

Rev. 3.00 Sep 27, 2006 page 658 of 872 REJ09B0325-0300



voltage	FWE, NMI, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IH</sub>	$V_{cc} \times 0.9$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	_	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 7	=	$V_{cc} \times 0.7$	_	AV <sub>cc</sub> +0.3	V	_
	Ports 1 to 6, 9, P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>	_	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub> , FWE	V <sub>IL</sub>	-0.3	_	$V_{cc} \times 0.1$	V	
	NMI, EXTAL, ports 1 to 7, 9, P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>	_	-0.3	_	$V_{cc} \times 0.2$	V	_
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> -0.5			V	I <sub>он</sub> =
voltage			V <sub>cc</sub> -1.0	_	_	V	I <sub>OH</sub> =
Output low	All output pins	V <sub>oL</sub>	_	_	0.4	V	I <sub>OL</sub> =
voltage	Ports 1, 2, 5, and B	_	_	_	1.0	V	I <sub>OL</sub> =
Input leakage current	STBY, NMI, RES, FWE, MD <sub>2</sub> to MD <sub>0</sub>	I <sub>in</sub>	_	_	1.0	μA	V <sub>in</sub> = V <sub>CC</sub> -
	Port 7	_	_	_	1.0	μA	V <sub>in</sub> = AV <sub>cc</sub>
Three-state leakage current (off state)	Ports 1 to 6, 8 to B	I <sub>TSI</sub>	_	_	1.0	μA	$V_{in} = V_{CC}$
			RENES		. 3.00 Sep 2		)6 pa

 $V_{T}^{+} - V_{T}^{-}$   $V_{cc} \times 0.05$  —  $V_{IH}$   $V_{cc} \times 0.9$  —

٧

٧

V<sub>cc</sub> +0.3

voltages

Input high

PB<sub>3</sub> to PB<sub>0</sub>

RES, STBY,

supply current	During A/D and D/A conversion	-	<b>—</b> 0.5		1.5	mA	=
	Idle	-	_	0.01	5	μΑ	DAST
Reference current	During A/D conversion	Al <sub>cc</sub>	_	0.4	0.8	mA	V <sub>REF</sub> =
	During A/D and D/A conversion	-	_	1.5	3	mA	=
	Idle	-	_	0.01	5	μΑ	DAST
RAM stand	by voltage	$V_{RAM}$	2.0	_	_	V	
2. 3. 4. 5.	open. Connect AV <sub>c</sub> Current dissipation output pins unloade The values are for ' Module standby cu The current dissipa +75°C) is 10 mA (m I <sub>cc</sub> depends on V <sub>cc</sub> I <sub>cc</sub> max. (normal open I <sub>cc</sub> max. (sleep mod I <sub>cc</sub> max. (sleep mod V <sub>cc</sub> × f	values are ed and the ed and the ed $V_{RAM} \le V_{CC} < 0$ rrent values tion value fnax.) greate and f, accoeration) = 6 de) = 6.0 [m	for $V_{\text{IH}}$ min on-chip pul $3.0 \text{ V}$ , $V_{\text{IH}}$ is apply in so for flash me er than the ording to the 3.0  [mA] + 0.49  [mA]	$=$ $V_{cc}$ $-0.5$ l-up transismin $=$ $V_{cc}$ sleep mode emory programmer of the current discrete following 0.60 [mA/(MHz mA/(MHz)	stors in the $\times$ 0.9, and $\times$ 0.9, and $\times$ 0.9, and $\times$ with all mogram/erase $\times$ esipation value expression: $\times$	off stat  I max  I dules I  Operati  ue for I  s.  V <sub>cc</sub> × f	e. = 0.3 \ halted. ons (T normal

f = 25

 $T_a \le 5$ 

50°C

AV<sub>cc</sub>

mΑ

mΑ

mΑ

μΑ

μΑ

mΑ

Rev. 3.00 Sep 27, 2006 page 660 of 872

Current

Analog

power

supply

dissipation\*2

Normal

mode\*4

operation\*5 Sleep mode

Module standby

Standby mode\*3

During A/D

conversion

l<sub>cc</sub>

 $AI_{cc}$ 

40

30

20

1

0.5

60

50

25

10

80

1.5

	• •				
Permissible output low current (total)	Total of 28 pins in ports 1, 2, 5, and B	$\Sigma I_{OL}$	_	_	80
	Total of all output pins, including the above		_	_	120
Permissible output high current (per pin)	All output pins	<b>I</b> <sub>OH</sub>	_	_	2.0
Permissible output high current (total)	Total of all output pins	$\Sigma I_OH$	_	_	40

Ports 1, 2, 5, and B

Other output pins

Item

Permissible output

low current (per pin)

Symbol

 $I_{OL}$ 

Min

Notes: 1. To protect chip reliability, do not exceed the output current values in table 2.

2. When driving a darlington pair or LED, always insert a current-limiting resist output line, as shown in figures 21.1 and 21.2.

RENESAS

Conditions A, B

Ma

10

2.0

Тур



Figure 21.1 Darlington Pair Drive Circuit (Example)




Figure 21.2 LED Drive Circuit (Example)

 $V_{ss} = AV_{ss} = 0$  V,  $\phi = 2$  MHz to 25 MHz,  $T_a = -20$ °C to +75°C (regular specifications),  $T_a = -40^{\circ}$ C to  $+85^{\circ}$ C (wide-range specifications)

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{REF} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}, \phi = 2 \text{ MHz to } 25 \text{ MHz}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$  (regula specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (wide-range specifications)

		Conc	lition A	Cond	lition B	
		25	MHz	25	MHz	_
Item	Symbol	Min	Max	Min	Max	Unit
Clock cycle time	t <sub>cyc</sub>	40	500	40	500	ns
Clock pulse low width	t <sub>cL</sub>	10	_	10	_	
Clock pulse high width	t <sub>ch</sub>	10	_	10	_	_
Clock rise time	t <sub>CR</sub>	_	10	_	10	_
Clock fall time	t <sub>CF</sub>	_	10	_	10	_
Address delay time	t <sub>AD</sub>	_	28	_	25	_
Address hold time	t <sub>AH</sub>	0.5t <sub>cyc</sub> –20	_	0.5t <sub>cyc</sub> –20	_	_
Address strobe delay time	t <sub>ASD</sub>	_	25	_	25	_
Write strobe delay time	t <sub>wsd</sub>	_	25	_	25	_
Strobe delay time	t <sub>SD</sub>	_	25	_	25	_
Write data strobe pulse width 1	t <sub>wsw1</sub>	1.0t <sub>cyc</sub> –25	_	1.0t <sub>cyc</sub> –25	_	
Write data strobe pulse width 2	t <sub>wsw2</sub>	1.5t <sub>cyc</sub> –25	_	1.5t <sub>cyc</sub> –25	_	
Address setup time 1	t <sub>AS1</sub>	0.5t <sub>cyc</sub> –20	_	0.5t <sub>cyc</sub> –20	_	
Address setup time 2	t <sub>AS2</sub>	1.0t <sub>cyc</sub> -20	_	1.0t <sub>cyc</sub> –20	_	
Read data setup time	t <sub>RDS</sub>	15	_	15	_	<del></del>
Read data hold time	t <sub>RDH</sub>	0	_	0	_	<del></del>

	ACCI		сус		сус	
Read data access time 2	t <sub>ACC2</sub>	_	2.5t <sub>cyc</sub> -40	_	2.5t <sub>cyc</sub> -40	_
Read data access time 3	t <sub>ACC3</sub>	_	1.0t <sub>cyc</sub> –28	_	1.0t <sub>cyc</sub> –28	_
Read data access time 4	t <sub>ACC4</sub>	_	2.0t <sub>cyc</sub> -32	_	2.0t <sub>cyc</sub> -32	_
Precharge time	t <sub>PCH</sub>	1.0t <sub>cyc</sub> –20	_	1.0t <sub>cyc</sub> -20	_	_
Wait setup time	t <sub>wrs</sub>	25	_	25	_	ns
Wait hold time	t <sub>wth</sub>	5	_	5	_	_
Bus request setup time	t <sub>BRQS</sub>	25	_	25	_	ns
Bus acknowledge delay time 1	t <sub>BACD1</sub>	_	30	_	30	
Bus acknowledge delay time 2	t <sub>BACD2</sub>	_	30	_	30	_
Bus-floating time	t <sub>BZD</sub>	_	40	_	40	_

Rev. 3.00 Sep 27, 2006 page 664 of 872 REJ09B0325-0300

RENESAS

		25 MHz		25	MHz	_
Item	Symbol	Min	Max	Min	Max	Unit
RAS delay time 1*1	t <sub>RAD1</sub>	_	20	_	18	ns
RAS delay time 2*1	t <sub>RAD2</sub>	_	20	_	18	_
RAS delay time 3*1	t <sub>RAD3</sub>	_	20	_	18	_
Row address hold time	t <sub>RAH</sub>	0.5t <sub>cyc</sub> –5	_	0.5t <sub>cyc</sub> –5	_	_
RAS precharge time*1	t <sub>RP</sub>	1.0t <sub>cyc</sub> -15	_	1.0t <sub>cyc</sub> -15	_	_
CAS to RAS precharge time*1 *2	t <sub>CRP</sub>	1.0t <sub>cyc</sub> –15	_	1.0t <sub>cyc</sub> –15	_	
CAS pulse width*2	t <sub>CAS</sub>	1.0t <sub>cyc</sub> -18	_	1.0t <sub>cyc</sub> –18	_	_
RAS access time*1	t <sub>RAC</sub>	_	2.0t <sub>cyc</sub> –35	_	2.0t <sub>cyc</sub> -35	_
Address access time	t <sub>AA</sub>	_	1.5t <sub>cyc</sub> -40	_	1.5t <sub>cyc</sub> -40	_
CAS access time*2	t <sub>CAC</sub>	_	1.0t <sub>cyc</sub> -30	_	1.0t <sub>cyc</sub> -30	_
Write data setup time 3	t <sub>wds3</sub>	1.0t <sub>cyc</sub> –25	_	1.0t <sub>cyc</sub> –25	_	_
CAS setup time*2	t <sub>CSR</sub>	0.5t <sub>cyc</sub> –15	_	0.5t <sub>cyc</sub> –15	_	_
Read strobe delay time	t <sub>RSD</sub>	_	25	_	25	_
Signal rise time (all input pins except EXTAL)	t <sub>sr</sub>	_	100	_	100	ns
Signal fall time (all input pins except EXTAL)	t <sub>sf</sub>	_	100	_	100	_

**Condition A** 

Notes: 1. The RAS pin is assigned to the CS3 pin.

2. The  $\overline{\text{CAS}}$  pin is assigned to the  $\overline{\text{RD}}$  pin.

**Condition B** 

			<u> </u>	<u>-</u>	·	
Item	Symbol	Min	Max	Min	Max	Unit
RES setup time	t <sub>RESS</sub>	200	_	200	_	ns
RES pulse width	t <sub>RESW</sub>	20	_	20	_	t <sub>cyc</sub>
Mode programming setup time	t <sub>MDS</sub>	200	_	200	_	ns
NMI setup time (NMI, $\overline{IRQ}_s$ to $\overline{IRQ}_o$ )	t <sub>NMIS</sub>	150	_	150	_	ns
NMI hold time (NMI, $\overline{IRQ}_{_{0}}$ to $\overline{IRQ}_{_{0}}$ )	t <sub>nmih</sub>	10	_	10	_	
Interrupt pulse width (NMI, $\overline{IRQ}_2$ to $\overline{IRQ}_0$ when exiting software standby mode)	t <sub>nmiw</sub>	200	_	200	_	
Clock oscillator settling time at reset (crystal)	t <sub>osc1</sub>	20	_	20	_	ms
Clock oscillator settling time in software standby (crystal)	t <sub>osc2</sub>	7	_	7	_	ms

**Condition A** 

25 MHz

**Condition B** 25 MHz

Rev. 3.00 Sep 27, 2006 page 666 of 872 REJ09B0325-0300



	pulse width	Both edges	t <sub>TCKWL</sub>	2.5	_
SCI	Input clock	'		4	_
	cycle	Synchronous	t <sub>scyc</sub>	6	_
	Input clock ri	$\mathbf{t}_{\scriptscriptstyle{SCKr}}$	_	1.5	
	Input clock fa	all time	t <sub>sckf</sub>	_	1.5
Transmit da	Input clock p	ulse width	t <sub>sckw</sub>	0.4	0.6
	Transmit data	a delay time	t <sub>TXD</sub>	_	100
	Receive data (synchronous	•	t <sub>RXS</sub>	100	_
	Clock input	t <sub>RXH</sub>	100	_	
	` •	Clock output	t <sub>RXH</sub>	0	_
Ports	Output data delay time		t <sub>PWD</sub>	_	50

Item

ITU

and

TPC

DMAC DREQ setup time

DREQ hold time

**TEND** delay time 1

TEND delay time 2

Timer output delay time

Timer input setup time

Input data setup time

Input data hold time

Timer clock input setup time

Timer clock Single edge





**Condition A** 

25 MHz

Max

50

50

50

Min

20

10

40

40

1.5

Symbol

 $t_{\text{DRQS}}$ 

 $t_{DROH}$ 

 $\mathbf{t}_{\text{TED1}}$ 

 $\mathbf{t}_{\text{TED2}}$ 

 $t_{TOCD}$ 

 $t_{\text{TICS}}$ 

 $\mathbf{t}_{\text{\tiny TCKS}}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{TCKWH}}}$ 

**Condition B** 

25 MHz

Max

50

50

50

1.5 1.5

0.6

100

50

Unit

ns

ns

 $t_{\text{CYC}}$ 

 $\mathbf{t}_{\text{\tiny CYC}}$ 

tscyc

ns

ns

REJ09

Min

20

10

\_

40

40

1.5

2.5 4

6

\_

0.4

100

100

0

50

50

50

50

 $t_{PRS}$ 

 $t_{PRH}$ 

Rev. 3.00 Sep 27, 2006 pag



Figure 21.3 Output Load Circuit

Rev. 3.00 Sep 27, 2006 page 668 of 872 REJ09B0325-0300



specifications), 1<sub>a</sub> to 2 to 100 2 (wind image specifications

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{REF} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to +75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to +85°C (wide-range specifications)

			Condition	Condition B				
			25 MHz			25 MI		
Item		Min	Тур	Max	Min	Тур	Max	
Resolution		10	10	10	10	10	10	
Conversion time (single mode)		5.36	_	_	5.36	_	_	
Analog input capacitance		_	_	20	_	_	20	
Permissible	φ ≤ 13 MHz	_	_	10	_	_	10	
signal-source impedance	φ > 13 MHz	_	_	5	_	_	5	
Nonlinearity err	or	_	_	±3.5	_	_	±3.5	
Offset error		_	_	±3.5	_	_	±3.5	
Full-scale error		_	_	±3.5	_	_	±3.5	
Quantization er	ror	_	_	±0.5	_	_	±0.5	
Absolute accura	acy	_	_	±4.0	_	_	±4.0	

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{REF} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}, \phi = 2 \text{ MHz to } 25 \text{ MHz}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$  (regular

specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (wide-range specifications)

	Condition A		Condition B					
		25 MHz		25 MHz			_	
Item	Min	Тур	Max	Min	Тур	Max	Unit	Test (
Resolution	8	8	8	8	8	8	bits	
Conversion time (centering time)	_	_	10	_	_	10	μs	20-pF load
Absolute accuracy	_	±2.0	±3.0	_	±1.5	±2.0	LSB	2-MΩ load
	_	_	±2.0	_	_	±1.5	LSB	4-MΩ load

Wait time after P bit clear*1	t <sub>cp</sub>	5
Wait time after PSU bit clear*1	t <sub>cpsu</sub>	5
Wait time after PV bit setting*1	t <sub>spv</sub>	4
Wait time after H'FF dummy write*1	t <sub>spvr</sub>	2
Wait time after PV bit clear*1	t <sub>cpv</sub>	2
Wait time after SWE bit clear*1	t <sub>cswe</sub>	100
Maximum programming count*1 *4	N	_
Wait time after SWE bit setting*1	t <sub>sswe</sub>	1
Wait time after ESU bit setting*1	t <sub>sesu</sub>	100
Wait time after E bit setting*1 *5	t <sub>se</sub>	10
Wait time after E bit clear*1	t <sub>ce</sub>	10
Wait time after ESU bit clear*1	t <sub>cesu</sub>	10
Wait time after EV bit setting*1	t <sub>sev</sub>	20
Wait time after H'FF dummy write*1	t <sub>sevr</sub>	2
Wait time after EV bit clear*1	t <sub>cev</sub>	4
Wait time after SWE bit clear*1	t <sub>cswe</sub>	100
Maximum erase count*1 *5	N	12

Programming time\*1 \*2 \*4

Reprogramming count

Programming Wait time after SWE bit setting\*1

Wait time after PSU bit setting\*1

Wait time after P bit setting\*1 \*4

Erase time\*1 \*3 \*5

**Erase** 



RENESAS

Symbol

t<sub>E</sub>

 $N_{\scriptscriptstyle WEC}$ 

 $\mathbf{t}_{_{\text{sswe}}}$ 

 $t_{_{\rm spsu}}$ 

 $\mathbf{t}_{\text{sp30}}$ 

 $\mathbf{t}_{\text{sp200}}$ 

 $t_{\rm sp10}$ 

тур

200

1200

100

32

202

12

10

100

1

50

30

200

10

5

5

4

2

2

1

100

10

10

10

20

2

4

100

100

1

50

28

198

8

Unit

ms/ 128 bytes

ms/block

Times

μs

ms

μs

μs

μs

μs

μs

μs

Times

Times

1000

100

120

r t

E

REJ09

the programming counter (n).

Programming counter (n) = 7 to 1000:

Programming counter (n) = 1 to 6:

 $t_{sp30} = 30 \ \mu s$ 

 $t_{sp200} = 200 \ \mu s$ 

Programming counter (n) [in additional programming] = 1 to 6:  $t_{ento}$  = 10  $\mu$ s

5. For the maximum erase time (t<sub>c</sub>(max)), the following relationship applies bet wait time after E bit setting (t<sub>se</sub>) and the maximum erase count (N):

 $t_{E}(max) = Wait time after E bit setting (t_{E}) x maximum erase count (N)$ 

To set the maximum erase time, the values of t<sub>se</sub> and N should be set so as t the above formula.

Examples: When  $t_{se} = 100$  [ms], N = 12When  $t_{sa} = 10$  [ms], N = 120

Rev. 3.00 Sep 27, 2006 page 672 of 872

Wait time after PSU bit clear*1	t <sub>cpsu</sub>	5
Wait time after PV bit setting*1	t <sub>spv</sub>	4
Wait time after H'FF dummy write*1	t <sub>spvr</sub>	2
Wait time after PV bit clear*1	t <sub>cpv</sub>	2
Wait time after SWE bit clear*1	t <sub>cswe</sub>	100
Maximum programming count*1*4	N	_
Wait time after SWE bit setting*1	t <sub>sswe</sub>	1
Wait time after ESU bit setting*1	t <sub>sesu</sub>	100
Wait time after E bit setting*1 *5	t <sub>se</sub>	10
Wait time after E bit clear*1	t <sub>ce</sub>	10
Wait time after ESU bit clear*1	t <sub>cesu</sub>	10
Wait time after EV bit setting*1	t <sub>sev</sub>	20
Wait time after H'FF dummy write*1	t <sub>sevr</sub>	2
Wait time after EV bit clear*1	t <sub>cev</sub>	4
Wait time after SWE bit clear*1	t <sub>cswe</sub>	100
Maximum erase count*1 *5	N	12

Reprogramming count

Erase

Programming Wait time after SWE bit setting\*1

Wait time after PSU bit setting\*1

Wait time after P bit setting\*1\*4

Wait time after P bit clear\*1



REJ0

Times

Times

μs

ms

μs

μs

μs

μs

μs

μs

Times

1000

100

120

Rev. 3.00 Sep 27, 2006 pag

F

r t

E

100

32

202

12

 $N_{\text{WEC}}$ 

 $\mathbf{t}_{\text{sswe}}$ 

t<sub>spsu</sub>

 $t_{sp30}$ 

 $\mathbf{t}_{_{\mathrm{sp200}}}$ 

t<sub>sp10</sub>

 $\mathbf{t}_{_{\mathrm{cp}}}$ 

1

50

28

198

8

5

1

50

30

200

10

5

5

4

2

2

1

100

10

10

10

20

2

4

100

100

The wait time after P bit setting should be changed as follows according to the the programming counter (n).

Programming counter (n) = 1 to 6:

Programming counter (n) = 7 to 1000: Programming counter (n) [in additional programming] = 1 to 6:  $t_{sn10} = 1$ 

 $t_{sp30} = 3$ 

 $t_{sp200} = 2$ 

5. For the maximum erase time (t<sub>c</sub>(max)), the following relationship applies bet

wait time after E bit setting (t<sub>se</sub>) and the maximum erase count (N):

 $t_{E}(max)$  = Wait time after E bit setting  $(t_{E}) \times maximum$  erase count (N) To set the maximum erase time, the values of t<sub>se</sub> and N should be set so as the

the above formula. Examples: When  $t_{se} = 100$  [ms], N = 12 times When  $t_{se} = 10$  [ms], N = 120 times

Rev. 3.00 Sep 27, 2006 page 674 of 872

REJ09B0325-0300



	ermanent damage to the chip may result if all Do not apply the power supply voltage to the an external capacitor between this pin and 0	e V <sub>CL</sub> pin in 5 V operation mode
2.	12 V must not be applied to any pin, as this device.	may cause permanent damage
3.	The operating temperature range for flash n +75°C.	nemory programming/erasing is

 $V_{in}$ 

 $V_{in}$ 

 $V_{in}$ 

 $\boldsymbol{V}_{\text{ref}}$ 

 $AV_{cc}$ 

 $\boldsymbol{V}_{_{\!A\!N}}$ 

 $\mathsf{T}_{\mathsf{opr}}$ 

Power supply voltage

Input voltage (FWE)\*2

Input voltage (port 7)

Reference voltage

Analog input voltage

Operating temperature

Input voltage (except for port 7)\*2

Analog power supply voltage

Rev. 3.00 Sep 27, 2006 pag

REJ09

5 V operation model: -0.3 to +7.0

3 V operation model: -0.3 to +4.6

5 V operation model: -0.3 to +7.0

3 V operation model: -0.3 to +4.6

Regular specifications: -20 to +75\*3

Wide-range specifications: -40 to +8

-0.3 to  $V_{cc}$  +0.3

-0.3 to  $V_{cc}$  +0.3 -0.3 to  $AV_{cc}$  +0.3

-0.3 to AV<sub>cc</sub> +0.3

-0.3 to AV<sub>cc</sub> +0.3

	P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>		2.0	
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IL</sub>	-0.3	_
	NMI, EXTAL, ports 1 to 7, 9, P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>	_	-0.3	_
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> -0.5	_
voltage	(Except RESO)		3.5	_
Output low voltage	All output pins (Except RESO)	V <sub>oL</sub>	_	_
	Ports 1, 2, 5, and B	_	_	_
	RESO	_	_	_
Input leakage current	STBY, NMI, RES, MD <sub>2</sub> to MD <sub>0</sub>	<sub>in</sub>	_	_
	Port 7	_	_	_

Symbol

 $V_{T}^{+} - V_{T}^{-}$ 

 $V_{T}^{-}$ 

V\_+

 $V_{IH}$ 

Item Schmitt

trigger input

voltages

Input high

voltage

Port A,

P8, to P8,

PB<sub>3</sub> to PB<sub>0</sub>

RES, STBY,

 $\overline{\mathrm{NMI}}$ ,  $\overline{\mathrm{MD}}_{2}$  to  $\overline{\mathrm{MD}}_{0}$ 

Ports 1 to 6, 9,

**EXTAL** 

Port 7

Min

1.0

0.4

2.0

2.0

V<sub>cc</sub> -0.7

 $V_{cc} \times 0.7$ 

Тур

Max

 $V_{cc} \times 0.7$ 

V<sub>cc</sub> +0.3

V<sub>cc</sub> +0.3

AV<sub>cc</sub> +0.3

V<sub>cc</sub> +0.3

0.5

0.8

0.4

1.0

0.4

1.0

1.0

**Unit Test** 

٧

٧

٧

٧

٧

٧

٧

٧

٧

٧

٧

 $I_{OH} = -$ 

 $I_{OH} = I_{OL} = 1$ 

 $I_{OL} = 1$ 

 $I_{OL} = 1$ 

 $V_{in} = 0$   $V_{CC} - 0$ 

 $V_{in} = 0$   $AV_{CC}$ 

## supply During A/D and 0.5 current D/A conversion Idle 0.01 $AI_{cc}$ Reference During A/D 0.4 current conversion During A/D and 1.5 D/A conversion Idle 0.01 RAM standby voltage $V_{RAM}$ 2.0 If the A/D and D/A converters are not used, do not leave the AV<sub>cc</sub>, AV<sub>ss</sub>, an Notes: 1. open. Connect $AV_{CC}$ and $V_{RFF}$ to $V_{CC}$ , and connect $AV_{SS}$ to $V_{SS}$ . 2. Current dissipation values are for $V_{H}$ min = $V_{CC}$ –0.5 V and $V_{H}$ max = 0.5 Voutput pins unloaded and the on-chip pull-up transistors in the off state. The values are for $V_{RAM} \le V_{CC} < 4.5 \text{ V}$ , $V_{IH} \min = V_{CC} \times 0.9$ , and $V_{IL} \max = 0.3$ Module standby current values apply in sleep mode with all modules halted $I_{cc}$ depends on $V_{cc}$ and f, according to the following expressions. [Applicable operating frequency: 2 to 25 MHz] $I_{cc}$ max. (normal operation) = 5.0 [mA] + 0.32 [mA/(MHz × V)] × $V_{cc}$ × (f –2) $I_{cc}$ max. (sleep mode) = 7.0 [mA] + 0.26 [mA/(MHz × V)] × $V_{cc}$ × (f –2) $I_{cc}$ max. (sleep mode and module standby mode) = 6.0 [mA] + 0.11 [mA/(M $V_{cc} \times (f-2)$ The typical values of current dissipation are reference values.

All input pins

I\_CC \*5

 $AI_{cc}$ 

except NMI

Normal

mode\*4

During A/D

conversion

operation Sleep mode

Module standby

Standby mode\*3

Current

Analog

power

dissipation\*2

15

60

50

25

10

80

1.5

1.5

5.0

8.0

3.0

5.0

45

35

20

1

0.5

RENESAS

рr

mΑ

mΑ

mΑ

μΑ

μΑ

mΑ

mΑ

μΑ

mΑ

mΑ

μΑ ٧

Rev. 3.00 Sep 27, 2006 pag

 $T_a =$ 

f = 2

T<sub>a</sub> ≤

50°C  $AV_{cc}$ 

DAS

 $\boldsymbol{V}_{\text{REF}}$ 

DAS

REJ09

voltages	PB <sub>3</sub> to PB <sub>0</sub>				CC -	
	3 1 -0	$V_T^+ - V_T^-$	$V_{cc} \times 0.05$	_	_	V
Input high voltage	RES, STBY, NMI, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IH</sub>	$V_{cc} \times 0.9$	_	V <sub>cc</sub> +0.3	V
	EXTAL	-	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V
	Port 7	=	$V_{cc} \times 0.7$	_	AV <sub>cc</sub> +0.3	V
	Ports 1 to 6, 9, P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>	_	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IL</sub>	-0.3	_	$V_{cc} \times 0.1$	V
	NMI, EXTAL, ports 1 to 7, 9, P8 <sub>4</sub> , P8 <sub>3</sub> , PB <sub>7</sub> to PB <sub>4</sub>		-0.3	_	$V_{cc} \times 0.2$	V
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> -0.5	_	_	V
voltage	(Except RESO)		V <sub>cc</sub> -1.0	_	_	V
Output low voltage	All output pins (Except RESO)	V <sub>oL</sub>	_	_	0.4	V
	Ports 1, 2, 5, and B	_	_	_	1.0	V
	RESO	=	_	_	0.4	_
Input leakage current	STBY, NMI, RES, MD <sub>2</sub> to MD <sub>0</sub>	<sub>in</sub>	_	_	1.0	μΑ
	Port 7	_	_	_	1.0	μΑ

## Analog During A/D $AI_{cc}$ 0.5 1.5 power conversion supply During A/D and 0.5 1.5 current D/A conversion Idle 0.01 5 $AI_{cc}$ Reference During A/D 0.4 8.0 current conversion During A/D and 1.5 3 D/A conversion Idle 5 0.01 RAM standby voltage $V_{RAM}$ 2.0 If the A/D and D/A converters are not used, do not leave the AV<sub>cc</sub>, AV<sub>ss</sub>, an Notes: 1. open. Connect $AV_{CC}$ and $V_{RFF}$ to $V_{CC}$ , and connect $AV_{SS}$ to $V_{SS}$ . 2. Current dissipation values are for $V_{H}$ min = $V_{CC}$ –0.5 V and $V_{H}$ max = 0.5 Voutput pins unloaded and the on-chip pull-up transistors in the off state. The values are for $V_{RAM} \le V_{CC} < 3.0 \text{ V}$ , $V_{IH} \min = V_{CC} \times 0.9$ , and $V_{IL} \max = 0.3$ Module standby current values apply in sleep mode with all modules halted $I_{cc}$ depends on $V_{cc}$ and f, according to the following expressions. [Applicable operating frequency: 2 to 25 MHz] $I_{cc}$ max. (normal operation) = 6.0 [mA] + 0.53 [mA/(MHz × V)] × $V_{cc}$ × (f –2) $I_{cc}$ max. (sleep mode) = 4.0 [mA] + 0.43 [mA/(MHz × V)] × $V_{cc}$ × (f –2) $I_{cc}$ max. (sleep mode and module standby mode) = 3.0 [mA] + 0.20 [mA/(M $V_{cc} \times (f-2)$

All input pins

I\_CC \*5

except NMI

Normal

mode\*4

operation Sleep mode

Module standby

Standby mode\*3

Current

dissipation\*2

15

50

40

20

10

80

40

25

15

1

рr

mΑ

mΑ

mΑ

μΑ

μΑ

mΑ

mΑ

μΑ

mΑ

mΑ

μΑ ٧

Rev. 3.00 Sep 27, 2006 pag

 $T_a =$ 

f = 2

T<sub>a</sub> ≤

50°C  $AV_{cc}$ 

DAS

 $\boldsymbol{V}_{\text{REF}}$ 

DAS

REJ09

The typical values of current dissipation are reference values.

Item		Symbol	Min	Тур
Permissible output	Ports 1, 2, 5, and B	I <sub>oL</sub>	_	_
low current (per pin)	Other output pins	<del></del>	_	_
Permissible output low current (total)	Total of 28 pins in ports 1, 2, 5, and B	$\Sigma I_OL$	_	_
	Total of all output pins, including the above		_	_
Permissible output high current (per pin)	All output pins	I <sub>OH</sub>	_	_
Permissible output	Total of all output pins	$\Sigma l_{OH}$	_	_

Conditions A, B

**Max** 10

2.0

80

120

2.0

40

Notes: 1. To protect chip reliability, do not exceed the output current values in table 21
2. When driving a darlington pair or LED, always insert a current-limiting resists output line, as shown in figures 21.4 and 21.5.

Rev. 3.00 Sep 27, 2006 page 680 of 872 REJ09B0325-0300

REJ09B0325-0300

high current (total)



Darlington pair

Figure 21.4 Darlington Pair Drive Circuit (Example)




Figure 21.5 LED Drive Circuit (Example)

 $V_{ss} = AV_{ss} = 0 \text{ V}, \phi = 2 \text{ MHz to } 25 \text{ MHz}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C} \text{ (regular)}$ specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{REF} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}, \phi = 2 \text{ MHz to } 25 \text{ MHz}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C}$  (regular specifications),  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  (wide-range specifications)

		Conc	lition A	Cond	lition B	
		25	MHz	25	MHz	
Item	Symbol	Min	Max	Min	Max	Unit
Clock cycle time	t <sub>cyc</sub>	40	500	40	500	ns
Clock pulse low width	t <sub>cL</sub>	10	_	10	_	
Clock pulse high width	t <sub>ch</sub>	10	_	10	_	
Clock rise time	t <sub>CR</sub>	_	10	_	10	
Clock fall time	t <sub>CF</sub>	_	10	_	10	
Address delay time	t <sub>AD</sub>	_	28	_	25	
Address hold time	t <sub>AH</sub>	0.5t <sub>cyc</sub> –20	_	0.5t <sub>cyc</sub> –20	_	
Address strobe delay time	t <sub>ASD</sub>	_	25	_	25	
Write strobe delay time	t <sub>wsd</sub>	_	25	_	25	
Strobe delay time	t <sub>SD</sub>	_	25	_	25	
Write data strobe pulse width 1	t <sub>wsw1</sub>	1.0t <sub>cyc</sub> –25	_	1.0t <sub>cyc</sub> –25	_	
Write data strobe pulse width 2	t <sub>wsw2</sub>	1.5t <sub>cyc</sub> –25	_	1.5t <sub>cyc</sub> –25	_	<del></del> -
Address setup time 1	t <sub>AS1</sub>	0.5t <sub>cyc</sub> –20	_	0.5t <sub>cyc</sub> –20	_	
Address setup time 2	t <sub>AS2</sub>	1.0t <sub>cyc</sub> –20	_	1.0t <sub>cyc</sub> –20	_	
Read data setup time	t <sub>RDS</sub>	15	_	15	_	

0

Rev. 3.00 Sep 27, 2006 page 682 of 872

 $t_{RDH}$ 

REJ09B0325-0300

Read data hold time



0

Read data access time 2	$t_{\scriptscriptstyle ACC2}$	_	$2.5t_{cyc} - 40$	_	$2.5t_{cyc}$ –40	
Read data access time 3	t <sub>ACC3</sub>	_	1.0t <sub>cyc</sub> –28	_	1.0t <sub>cyc</sub> –28	_
Read data access time 4	t <sub>ACC4</sub>	_	$2.0t_{cyc} - 32$	_	$2.0t_{cyc} - 32$	_
Precharge time	$\mathbf{t}_{PCH}$	1.0t <sub>cyc</sub> –20	_	1.0t <sub>cyc</sub> –20	_	
Wait setup time	t <sub>wrs</sub>	25	_	25	_	ns
Wait hold time	t <sub>wth</sub>	5	_	5	_	_
Bus request setup time	t <sub>BRQS</sub>	25	_	25	_	ns
Bus acknowledge delay time 1	t <sub>BACD1</sub>	_	30	_	30	_
Bus acknowledge delay time 2	t <sub>BACD2</sub>		30	_	30	=
Bus-floating time	t <sub>BZD</sub>	_	40	_	40	_

		Cond	Condition A		lition B	
		25	MHz	25	MHz	_
Item	Symbol	Min	Max	Min	Max	Unit
RAS delay time 1*1	t <sub>RAD1</sub>	_	20	_	18	ns
RAS delay time 2*1	t <sub>RAD2</sub>	_	20	_	18	_
RAS delay time 3*1	t <sub>RAD3</sub>	_	20	_	18	_
Row address hold time	t <sub>RAH</sub>	0.5t <sub>cyc</sub> –5	_	0.5t <sub>cyc</sub> –5	_	_
RAS precharge time*1	t <sub>RP</sub>	1.0t <sub>cyc</sub> -15	_	1.0t <sub>cyc</sub> -15	_	_
CAS to RAS precharge time*1 *2	t <sub>CRP</sub>	1.0t <sub>cyc</sub> –15	_	1.0t <sub>cyc</sub> -15	_	_
CAS pulse width*2	t <sub>CAS</sub>	1.0t <sub>cyc</sub> -18	_	1.0t <sub>cyc</sub> -18	_	_
RAS access time*1	t <sub>RAC</sub>	_	2.0t <sub>cyc</sub> -35	_	2.0t <sub>cyc</sub> -35	_
Address access time	t <sub>AA</sub>	_	1.5t <sub>cyc</sub> -40	_	1.5t <sub>cyc</sub> -40	_
CAS access time*2	t <sub>CAC</sub>	_	1.0t <sub>cyc</sub> -30	_	1.0t <sub>cyc</sub> -30	_
Write data setup time 3	t <sub>wds3</sub>	1.0t <sub>cyc</sub> –25	_	1.0t <sub>cyc</sub> -25	_	_
CAS setup time*2	t <sub>CSR</sub>	0.5t <sub>cyc</sub> -15	_	0.5t <sub>cyc</sub> -15	_	_
Read strobe delay time	t <sub>RSD</sub>	_	25	_	25	_
Signal rise time (all input pins except EXTAL)	t <sub>sr</sub>	_	100	_	100	ns
Signal fall time (all input pins except EXTAL)	t <sub>SF</sub>	_	100	_	100	_

Notes: 1. The  $\overline{RAS}$  pin is assigned to the  $\overline{CS3}$  pin.

2. The  $\overline{\text{CAS}}$  pin is assigned to the  $\overline{\text{RD}}$  pin.

Rev. 3.00 Sep 27, 2006 page 684 of 872

REJ09B0325-0300



		2	5 MHz	2	5 MHz	_
Item	Symbol	Min	Max	Min	Max	Unit
RES setup time	t <sub>RESS</sub>	200	_	200	_	ns
RES pulse width	t <sub>RESW</sub>	20	_	20	_	t <sub>cyc</sub>
Mode programming setup time	t <sub>MDS</sub>	200	_	200	_	ns
RESO output delay time	t <sub>RESD</sub>	_	50	_	50	ns
RESO output pulse width	t <sub>RESOW</sub>	132	_	132	_	t <sub>cyc</sub>
NMI setup time (NMI, $\overline{IRQ}_5$ to $\overline{IRQ}_0$ )	t <sub>NMIS</sub>	150	_	150	_	ns
NMI hold time (NMI, $\overline{IRQ}_{5}$ to $\overline{IRQ}_{0}$ )	t <sub>NMIH</sub>	10	_	10	_	<del></del> ,
Interrupt pulse width (NMI, $\overline{IRQ}_2$ to $\overline{IRQ}_0$ when exiting software standby mode)	t <sub>nmiw</sub>	200	_	200	_	
Clock oscillator settling time at reset (crystal)	t <sub>osc1</sub>	20	_	20	_	ms
Clock oscillator settling time in software standby (crystal)	t <sub>osc2</sub>	7	_	7	_	ms

**Condition A** 

**Condition B** 

Rev. 3.00 Sep 27, 2006 pag REJ09



301	iliput clock	Asyliciliolious	SCYC	4		
	cycle	Synchronous	t <sub>scyc</sub>	6	_	
	Input clock r	ise time	$t_{\scriptscriptstyle SCKr}$	_	1.5	
	Input clock fa	t <sub>sckf</sub>	_	1.5		
	Input clock p	t <sub>sckw</sub>	0.4	0.6		
	Transmit dat	t <sub>TXD</sub>	_	100		
	Receive data (synchronou	t <sub>RXS</sub>	100	_		
	Receive data hold	Clock input	t <sub>RXH</sub>	100	_	
	time (syn- chronous)	Clock output	t <sub>RXH</sub>	0	_	
Ports	Output data	Output data delay time		_	50	
and TPC	Input data se	etup time	t <sub>PRS</sub>	50	_	
0	Input data ho	old time	t <sub>PRH</sub>	50	_	

Item

ITU

SCI

DMAC DREQ setup time

DREQ hold time

TEND delay time 1

TEND delay time 2

Timer clock

pulse width

Input clock

Timer output delay time

Timer input setup time

Timer clock input setup time

Rev. 3.00 Sep 27, 2006 page 686 of 872

REJ09B0325-0300

Single edge

Both edges

Asynchronous

**Condition A** 

25 MHz

Max

50

50

50

Min

20

10

40

40

1.5

2.5

RENESAS

4

Symbol

 $\boldsymbol{t}_{\text{DRQS}}$ 

 $t_{DROH}$ 

 $\mathbf{t}_{\text{TED1}}$ 

 $t_{TED2}$ 

 $t_{TOCD}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{TICS}}}$ 

 $\mathbf{t}_{\scriptscriptstyle \mathsf{TCKS}}$ 

 $\mathbf{t}_{\text{TCKWH}}$ 

 $\boldsymbol{t}_{\text{TCKWL}}$ 

 $\mathbf{t}_{\text{scyc}}$ 

**Condition B** 

25 MHz

Max

50

50

50

1.5

0.6

100

50

Min

20

10

40

40

1.5

2.5

4

6

0.4

100

100

0

50 50 Т

C

F

F

а

F

F

F

F

F

Unit

ns

ns

 $t_{CYC}$ 

 $\mathbf{t}_{\scriptscriptstyle{\mathrm{CYC}}}$ 

 $\mathbf{t}_{\mathtt{SCYC}}$ 

ns

ns

• High: 2.0 V

Figure 21.6 Output Load Circuit

Rev. 3.00 Sep 27, 2006 pag REJ0

RENESAS

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{REF} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to +75°C (regular specifications),  $T_a = -40^{\circ}\text{C}$  to +85°C (wide-range specifications)

			Condition	n A		Condition B		
			25 MH	lz	_	25 MF	lz	
Item		Min	Тур	Max	Min	Тур	Max	
Resolution		10	10	10	10	10	10	
Conversion time (single mode)		5.36	_	_	5.36	_	_	
Analog input capacitance		_	_	20	_	_	20	
Permissible	φ ≤ 13 MHz	_	_	10	_	_	10	
signal-source impedance	φ > 13 MHz	_	_	5	_	_	5	
Nonlinearity erro	or	_	_	±3.5	_	_	±3.5	
Offset error		_	_	±3.5	_	_	±3.5	
Full-scale error	Full-scale error		_	±3.5	_	_	±3.5	
Quantization er	ror	_	_	±0.5	_	_	±0.5	
Absolute accura	асу	_	_	±4.0	_	_	±4.0	

Rev. 3.00 Sep 27, 2006 page 688 of 872

REJ09B0325-0300



Condition B:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{REF} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to 25 MHz,  $T_a = -20^{\circ}\text{C}$  to +75°C (regular)

 $V_{ss} = AV_{ss} = 0 \text{ V}, \phi = 2 \text{ MHz to } 25 \text{ MHz}, T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regressions)}, T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C (wide-range specifications)}$ 

		Conditio	n A		Conditio	n B		
	-	25 MH	łz		25 MH	İz	_	
Item	Min	Тур	Max	Min	Тур	Max	Unit	Test
Resolution	8	8	8	8	8	8	bits	
Conversion time (centering time)	_	_	10	_	_	10	μs	20-pl load
Absolute accuracy	_	±2.0	±3.0	_	±1.5	±2.0	LSB	2-MΩ load
	_	_	±2.0	_	_	±1.5	LSB	4-MΩ load

Figure 21.7 shows the timing of the external two-state access cycle.

- Basic bus cycle: three-state access
  - Figure 21.8 shows the timing of the external three-state access cycle.

  - Basic bus cycle: three-state access with one wait state Figure 21.9 shows the timing of the external three-state access cycle with one wait inserted.

Rev. 3.00 Sep 27, 2006 page 690 of 872 REJ09B0325-0300

RENESAS




Figure 21.7 Basic Bus Cycle: Two-State Access

Rev. 3.00 Sep 27, 2006 pag REJ0




Figure 21.8 Basic Bus Cycle: Three-State Access

Rev. 3.00 Sep 27, 2006 page 692 of 872

REJ09B0325-0300






Figure 21.9 Basic Bus Cycle: Three-State Access with One Wait State

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure 21.10 DRAM Bus Timing (Read/Write): Three-State Access

— 2WE Mode —

Rev. 3.00 Sep 27, 2006 page 694 of 872

REJ09B0325-0300




Figure 21.11 DRAM Bus Timing (Refresh Cycle): Three-State Acces

— 2WE Mode —




Figure 21.12 DRAM Bus Timing (Self-Refresh Mode)

— 2WE Mode —

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure 21.13 DRAM Bus Timing (Read/Write): Three-State Access  $-2\overline{\text{CAS}}$  Mode -

Rev. 3.00 Sep 27, 2006 page 696 of 872

REJ09B0325-0300




Figure 21.14 DRAM Bus Timing (Refresh Cycle): Three-State Access—2\overline{CAS} Mode—





Figure 21.15 DRAM Bus Timing (Self-Refresh Mode)

— 2CAS Mode —

Rev. 3.00 Sep 27, 2006 pag

REJ0



Figure~21.16~PSRAM~Bus~Timing~(Read/Write):~Three-State~Access




Figure 21.17 PSRAM Bus Timing (Refresh Cycle): Three-State Access

Rev. 3.00 Sep 27, 2006 page 698 of 872

REJ09B0325-0300

- Interrupt input timing Figure 21.20 shows the input timing for NMI and  $\overline{IRQ}_0$  to  $\overline{IRQ}_0$ .
- Bus-release mode timing
  Figure 21.21 shows the bus-release mode timing.




Figure 21.18 Reset Input Timing




Figure 21.19 Reset Output Timing\*

Note: \* This is a function for models with on-chip mask ROM (H8/3048B, H8/304B, H8/3045, and H8/3044), PROM (H8/3048ZTAT), and on-chip flash memodual power supply (H8/3048F). The function does not exist in the product

flash memory with a single power supply (H8/3048F-ONE).

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure 21.20 Interrupt Input Timing




Figure 21.21 Bus-Release Mode Timing

Rev. 3.00 Sep 27, 2006 page 700 of 872 REJ09B0325-0300




Figure 21.22 Oscillator Settling Timing

## 21.3.5 TPC and I/O Port Timing

Figure 21.23 shows the TPC and I/O port timing.




Figure 21.23 TPC and I/O Port Input/Output Timing




Figure 21.24 ITU Input/Output Timing




Figure 21.25 ITU External Clock Input Timing

Rev. 3.00 Sep 27, 2006 page 702 of 872 REJ09B0325-0300




Figure 21.26 SCK Input Clock Timing




Figure 21.27 SCI Input/Output Timing in Synchronous Mode

Rev. 3.00 Sep 27, 2006 pag REJ0



• DMAC DREQ input timing
Figure 21.30 shows DMAC DREQ input timing.




Figure 21.28 DMAC TEND Output Timing for 2 State Access




Figure 21.29 DMAC TEND Output Timing for 3 State Access




Figure 21.30 DMAC DREQ Input Timing

Rev. 3.00 Sep 27, 2006 page 704 of 872

REJ09B0325-0300

	<b>5</b>
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
$\rightarrow$	Transfer from the operand on the left to the operand on the right, or trar the state on the left to the state on the right
+	Addition of the operands on both sides
_	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
٨	Logical AND of the operands on both sides
V	Logical OR of the operands on both sides
$\oplus$	Exclusive logical OR of the operands on both sides
7	NOT (logical complement)
(), <>	Contents of operand
	neral registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16- to R7 and E0 to E7).
	Rev. 3.00 Sep 27, 2006 pag REJ09
	<b>7</b>

General destination register (address register or 32-bit register)

General source register (address register or 32-bit register)

General source register

General register

Rs

Rn

ERd

ERs



Varies depending on conditions, described in notes  $\Delta$ 

Rev. 3.00 Sep 27, 2006 page 706 of 872 REJ09B0325-0300



	ŏ		¥	Ŗ	(9)	(9)	9	0	0	<b>©</b>	ı	н	N	z	
MOV.B #xx:8, Rd	В	#xx:8 → Rd8	2								_	_	1	1	Ī
MOV.B Rs, Rd	В	Rs8 → Rd8		2							_	_	1	1	
MOV.B @ERs, Rd	В	@ERs → Rd8			2						_	_	1	1	
MOV.B @(d:16, ERs), Rd	В	@(d:16, ERs) → Rd8				4					_	_	1	1	1
MOV.B @(d:24, ERs), Rd	В	@(d:24, ERs) → Rd8				8					_	_	1	<b>1</b>	
MOV.B @ERs+, Rd	В	@ERs → Rd8, ERs32+1 → ERs32					2						<b>1</b>	<b>1</b>	
MOV.B @aa:8, Rd	В	@aa:8 → Rd8						2			_	_	1	1	
MOV.B @aa:16, Rd	В	@aa:16 → Rd8						4			_	_	1	1	(
MOV.B @aa:24, Rd	В	@aa:24 → Rd8						6			_	_	1	1	
MOV.B Rs, @ERd	В	Rs8 → @ERd			2						_	_	1	1	
MOV.B Rs, @(d:16, ERd)	В	Rs8 → @(d:16, ERd)				4					_	_	1	1	
MOV.B Rs, @(d:24, ERd)	В	Rs8 → @(d:24, ERd)				8					_	_	1	1	1
MOV.B Rs, @-ERd	В	ERd32–1 $\rightarrow$ ERd32, Rs8 $\rightarrow$ @ERd					2				_	_	\$	\$	(
MOV.B Rs, @aa:8	В	Rs8 → @aa:8						2			_	_	1	1	
MOV.B Rs, @aa:16	В	Rs8 → @aa:16						4			_	_	1	1	(
MOV.B Rs, @aa:24	В	Rs8 → @aa:24						6			_	_	1	1	
MOV.W #xx:16, Rd	W	#xx:16 → Rd16	4								_	_	1	<b>1</b>	1
MOV.W Rs, Rd	W	Rs16 → Rd16		2							_	_	1	<b>1</b>	
MOV.W @ERs, Rd	W	@ERs → Rd16			2						_	_	1	<b>1</b>	
MOV.W @(d:16, ERs), Rd	W	@(d:16, ERs) → Rd16				4					_	_	1	<b>1</b>	(
MOV.W @(d:24, ERs), Rd	W	@(d:24, ERs) → Rd16				8					_	_	1	<b>1</b>	1
MOV.W @ERs+, Rd	W	@ERs $\rightarrow$ Rd16, ERs32+2 $\rightarrow$ @ERd32					2				_		\$	\$	
MOV.W @aa:16, Rd	W	@aa:16 → Rd16						4			_	_	1	1	-
MOV.W @aa:24, Rd	W	@aa:24 → Rd16						6			_	_	1	1	(

W Rs16 → @ERd

MOV.W Rs, @(d:16, ERd) W Rs16  $\rightarrow$  @(d:16, ERd) MOV.W Rs, @(d:24, ERd) W Rs16  $\rightarrow$  @(d:24, ERd)

MOV.W Rs, @ERd

RENESAS

2

**1** 

1 1

REJ0

,	1		l	l	l		l .	1 -
MOV.L #xx:32, Rd	L	#xx:32 → Rd32	6					
MOV.L ERs, ERd	L	ERs32 → ERd32		2				
MOV.L @ERs, ERd	L	@ERs → ERd32			4			
MOV.L @(d:16, ERs), ERd	L	@(d:16, ERs) → ERd32				6		
MOV.L @(d:24, ERs), ERd	L	@(d:24, ERs) → ERd32				10		
MOV.L @ERs+, ERd	L	@ERs $\rightarrow$ ERd32, ERs32+4 $\rightarrow$ ERs32					4	
MOV.L @aa:16, ERd	L	@aa:16 → ERd32						6
MOV.L @aa:24, ERd	L	@aa:24 → ERd32						8
MOV.L ERs, @ERd	L	ERs32 → @ERd			4			
MOV.L ERs, @(d:16, ERd)	L	ERs32 → @(d:16, ERd)				6		
MOV.L ERs, @(d:24, ERd)	L	ERs32 → @(d:24, ERd)				10		
MOV.L ERs, @-ERd	L	$\begin{array}{c} ERd324 \to ERd32, \\ ERs32 \to @ERd \end{array}$					4	
MOV.L ERs, @aa:16	L	ERs32 → @aa:16						6
MOV.L ERs, @aa:24	L	ERs32 → @aa:24						8
POP.W Rn	W	$@SP \rightarrow Rn16,$ $SP+2 \rightarrow SP$						
POP.L ERn	L	$@SP \rightarrow ERn32,$ $SP+4 \rightarrow SP$						
PUSH.W Rn	W	$SP-2 \rightarrow SP$ , $Rn16 \rightarrow @SP$						
PUSH.L ERn	L	$SP-4 \rightarrow SP$ , $ERn32 \rightarrow @SP$						
MOVFPE @aa:16, Rd	В	Cannot be used in the H8/3048B Group						4
h	_		_	_	_	_	_	_

B Cannot be used in

the H8/3048B Group

W Rs16 → @aa:16

W Rs16 → @aa:24

6

↑ 0

↑ ↑ 0

 $\updownarrow$ 

1

1 1 0

↑ | ↑ | 0

Cannot be used i the H8/3048B Gre

Cannot be used i

the H8/3048B Gr

1 1 0

1 1 0

MOV.W Rs, @aa:16

MOV.W Rs, @aa:24

MOVTPE Rs, @aa:16

Rev. 3.00 Sep 27, 2006 page 708 of 872 REJ09B0325-0300

ADD.B #xx:8, Rd	В	Rd8+#xx:8 → Rd8	2					_	1	1	1
ADD.B Rs, Rd	В	Rd8+Rs8 → Rd8		2					1	1	1
ADD.W #xx:16, Rd	W	Rd16+#xx:16 → Rd16	4						(1)	1	1
ADD.W Rs, Rd	W	Rd16+Rs16 → Rd16		2				_	(1)	1	1
ADD.L #xx:32, ERd	L	ERd32+#xx:32 → ERd32	6					_	(2)	1	1
ADD.L ERs, ERd	L	ERd32+ERs32 → ERd32		2					(2)	\$	1
ADDX.B #xx:8, Rd	В	Rd8+#xx:8 +C $\rightarrow$ Rd8	2					_	1	1	(3)
ADDX.B Rs, Rd	В	$Rd8+Rs8+C \rightarrow Rd8$		2				_	<b>1</b>	1	(3)
ADDS.L #1, ERd	L	ERd32+1 → ERd32		2				_	_	_	_ -
ADDS.L #2, ERd	L	ERd32+2 → ERd32		2				_	_	_	_ -
ADDS.L #4, ERd	L	ERd32+4 → ERd32		2				_	_	_	_ -
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2				_	_	1	1
INC.W #1, Rd	W	Rd16+1 → Rd16		2				_	_	1	1
INC.W #2, Rd	W	Rd16+2 → Rd16		2				_	_	1	1
INC.L #1, ERd	L	ERd32+1 → ERd32		2				_	_	1	1
INC.L #2, ERd	L	ERd32+2 → ERd32		2				<u> </u>	_	1	1
DAA Rd	В	Rd8 decimal adjust  → Rd8		2				_	*	1	1
SUB.B Rs, Rd	В	Rd8–Rs8 → Rd8		2				_	<b>1</b>	1	1
SUB.W #xx:16, Rd	W	Rd16–#xx:16 → Rd16	4					_	(1)	1	1
SUB.W Rs, Rd	W	Rd16-Rs16 → Rd16		2				<u> </u>	(1)	1	1
SUB.L #xx:32, ERd	L	ERd32–#xx:32 → ERd32	6					<u> </u>	(2)	1	1
SUB.L ERs, ERd	L	ERd32–ERs32 → ERd32		2				<u> </u>	(2)	1	1
SUBX.B #xx:8, Rd	В	Rd8–#xx:8–C → Rd8	2					<u> </u>	1	1	(3)
SUBX.B Rs, Rd	В	Rd8–Rs8–C → Rd8		2				<u> </u>	1	1	(3)
SUBS.L #1, ERd	L	ERd32−1 → ERd32		2				<u> </u>	_	_	- -
SUBS.L #2, ERd	L	ERd32−2 → ERd32		2							
SUBS.L #4, ERd	L	ERd32–4 → ERd32		2							
DEC.B Rd	В	Rd8−1 → Rd8		2				_	_	1	1

W Rd16–1 → Rd16

W Rd16–2 → Rd16

DEC.W #1, Rd

DEC.W #2, Rd

RENESAS

2

2

Rev. 3.00 Sep 27, 2006 pag

**1** 1 :

1 1

REJ0

		(ansigned manipheditori)								
MULXU. W Rs, ERd	W	Rd16 × Rs16 → ERd32 (unsigned multiplication)		2					_	
MULXS. B Rs, Rd	В	Rd8 × Rs8 → Rd16 (signed multiplication)		4				_		\$
MULXS. W Rs, ERd	W	Rd16 × Rs16 → ERd32 (signed multiplication)		4					_	<b>\$</b>
DIVXU. B Rs, Rd	В	Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)		2						(6)
DIVXU. W Rs, ERd	W	ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)		2					_	(6)
DIVXS. B Rs, Rd	В	Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)		4				_	_	(8)
DIVXS. W Rs, ERd	W	ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)		4				_	_	(8)
CMP.B #xx:8, Rd	В	Rd8-#xx:8	2					_	1	1
CMP.B Rs, Rd	В	Rd8-Rs8		2				_	1	1
CMP.W #xx:16, Rd	W	Rd16-#xx:16	4					_	(1)	\$
CMP.W Rs, Rd	W	Rd16-Rs16		2					(1)	<b>\$</b>
CMP.L #xx:32, ERd	L	ERd32-#xx:32	6					_	(2)	<b>\$</b>
CMP.L ERs, ERd	L	ERd32-ERs32		2				_	(2)	1

B Rd8 decimal adjust

B  $Rd8 \times Rs8 \rightarrow Rd16$ 

(unsigned multiplication)

 $\rightarrow$  Rd8

2

2

1

1 **1** 

**1 1** 

(6) (7)

(6) (7)

(8) (7)

(8) (7)

1

**\$** 

1 1

DAS.Rd


MULXU. B Rs, Rd

Rev. 3.00 Sep 27, 2006 page 710 of 872 REJ09B0325-0300

NEG.L ERd	L	0–ERd32 → ERd32	2					1	1	1
EXTU.W Rd	W	0 → ( <bits 15="" 8="" to=""> of Rd16)</bits>	2						0	1
EXTU.L ERd	L	0 → ( <bits 16="" 31="" to=""> of ERd32)</bits>	2				_	_	0	$ \uparrow $
EXTS.W Rd	W	( <bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	2						1	1
EXTS.L ERd	L	( <bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	2						\$	<b>\$</b>

AND.W #xx:16, Rd	AND.B #xx:8, Rd	В	Rd8∧#xx:8 → Rd8	2					_	_	1	1	0
AND.W Rs, Rd       W Rd16∧Rs16 → Rd16       2       — ↓ ↓ ↓ 0         AND.L #xx:32, ERd       L ERd32∧#xx:32 → ERd32 6       — — ↓ ↓ 0         AND.L ERs, ERd       L ERd32∧ERs32 → ERd32 4       — — ↓ ↓ 0         OR.B #xx:8, Rd       B Rd8∨#xx:8 → Rd8 2       — — ↓ ↓ 0         OR.B Rs, Rd       B Rd8∨Rs8 → Rd8 2       — — ↓ ↓ 0         OR.W #xx:16, Rd       W Rd16∨#xx:16 → Rd16 4       — — ↓ ↓ 0         OR.W Rs, Rd       W Rd16∨Rs16 → Rd16 2       — — ↓ ↓ 0         OR.L #xx:32, ERd       L ERd32∨#xx:32 → ERd32 6       — — ↓ ↓ 0         OR.L ERs, ERd       L ERd32∨ERs32 → ERd32 4       — — ↓ ↓ 0         XOR.B #xx:8, Rd       B Rd8⊕#xx:8 → Rd8 2       — — ↓ ↓ 0         XOR.B Rs, Rd       B Rd8⊕Rs8 → Rd8 2       — — ↓ ↓ 0         XOR.W #xx:16, Rd       W Rd16⊕#xx:16 → Rd16 4       — — ↓ ↓ 0         XOR.W Rs, Rd       W Rd16⊕Rs16 → Rd16 2       — — ↓ ↓ 0         XOR.L #xx:32, ERd       L ERd32⊕ERs32 → ERd32 6       — — ↓ ↓ 0         XOR.L ERs, ERd       L ERd32⊕ERs32 → ERd32 6       — — ↓ ↓ 0         XOR.L ERs, ERd       L ERd32⊕ERs32 → ERd32 6       — — ↓ ↓ 0         XOR.L ERs, ERd       L ERd32⊕ERs32 → ERd32 6       — — ↓ ↓ 0         XOR.L ERs, ERd       L ERd32⊕ERs32 → ERd32 6       — — ↓ ↓ 0	AND.B Rs, Rd	В	Rd8∧Rs8 → Rd8		2				_	_	<b>1</b>	<b>1</b>	0
AND.L #xx:32, ERd	AND.W #xx:16, Rd	W	Rd16∧#xx:16 → Rd16	4					_	_	<b>1</b>	<b>1</b>	0
AND.L ERS, ERd	AND.W Rs, Rd	W	Rd16∧Rs16 → Rd16		2				_	_	<b>1</b>	<b>1</b>	0
OR.B #xx:8, Rd       B Rd8√#xx:8 → Rd8       2       — ↓ ↓ ↓ 0         OR.B Rs, Rd       B Rd8√Rs8 → Rd8       2       — ↓ ↓ ↓ 0         OR.W #xx:16, Rd       W Rd16√#xx:16 → Rd16       4       — — ↓ ↓ ↓ 0         OR.W Rs, Rd       W Rd16√Rs16 → Rd16       2       — — ↓ ↓ ↓ 0         OR.L #xx:32, ERd       L ERd32√#xx:32 → ERd32       6       — — ↓ ↓ ↓ 0         OR.L ERs, ERd       L ERd32√ERs32 → ERd32       4       — — ↓ ↓ ↓ 0         XOR.B #xx:8, Rd       B Rd8⊕#xx:8 → Rd8       2       — — ↓ ↓ ↓ 0         XOR.B Rs, Rd       B Rd8⊕Rs8 → Rd8       2       — — ↓ ↓ ↓ 0         XOR.W #xx:16, Rd       W Rd16⊕#xx:16 → Rd16       4       — — ↓ ↓ ↓ 0         XOR.W Rs, Rd       W Rd16⊕Rs16 → Rd16       2       — — ↓ ↓ ↓ 0         XOR.L #xx:32, ERd       L ERd32⊕ERs32 → ERd32       6       — — ↓ ↓ ↓ 0         XOR.L ERs, ERd       L ERd32⊕ERs32 → ERd32       4       — — ↓ ↓ ↓ 0         NOT.B Rd       B ¬ Rd8 → Rd8       2       — — ↓ ↓ ↓ 0	AND.L #xx:32, ERd	L	ERd32∧#xx:32 → ERd32	6					_	_	<b>1</b>	<b>1</b>	0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	AND.L ERs, ERd	L	ERd32∧ERs32 → ERd32		4				_	_	<b>1</b>	<b>1</b>	0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OR.B #xx:8, Rd	В	Rd8∨#xx:8 → Rd8	2					_	_	<b>1</b>	<b>1</b>	0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OR.B Rs, Rd	В	Rd8∨Rs8 → Rd8		2				_	_	<b>1</b>	<b>1</b>	0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OR.W #xx:16, Rd	W	Rd16∨#xx:16 → Rd16	4					_	_	<b>1</b>	<b>1</b>	0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OR.W Rs, Rd	W	Rd16∨Rs16 → Rd16		2				_	_	<b>1</b>	<b>1</b>	0
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	OR.L #xx:32, ERd	L	ERd32∨#xx:32 → ERd32	6					_	_	<b>1</b>	<b>1</b>	0
XOR.B Rs, Rd       B       Rd8 $\oplus$ Rs8 $\rightarrow$ Rd8       2       —	OR.L ERs, ERd	L	ERd32∨ERs32 → ERd32		4				_	_	<b>1</b>	<b>1</b>	0
XOR.W #xx:16, Rd       W Rd16 $\oplus$ #xx:16 $\rightarrow$ Rd16       4       —       \$\frac{1}{2}\$ \$\fr	XOR.B #xx:8, Rd	В	Rd8⊕#xx:8 → Rd8	2					_	_	<b>1</b>	<b>1</b>	0
XOR.W Rs, Rd       W Rd16 $\oplus$ Rs16 $\rightarrow$ Rd16       2       — — ‡ ‡ 0         XOR.L #xx:32, ERd       L ERd32 $\oplus$ #xx:32 $\rightarrow$ ERd32 6       — — ‡ ‡ 0         XOR.L ERs, ERd       L ERd32 $\oplus$ ERs32 $\rightarrow$ ERd32 4       — — ‡ ‡ 0         NOT.B Rd       B ¬ Rd8 $\rightarrow$ Rd8       2       — — ‡ ‡ 0         NOT.W Rd       W ¬ Rd16 $\rightarrow$ Rd16       2       — — ‡ ‡ 0	XOR.B Rs, Rd	В	Rd8⊕Rs8 → Rd8		2				_	_	<b>1</b>	<b>1</b>	0
XOR.L #xx:32, ERd       L       ERd32 $\oplus$ #xx:32 $\rightarrow$ ERd32       6       —       \$\frac{1}{2}\$	XOR.W #xx:16, Rd	W	Rd16⊕#xx:16 → Rd16	4					_	_	<b>1</b>	<b>1</b>	0
XOR.L ERs, ERd       L ERd32 $\oplus$ ERs32 $\rightarrow$ ERd32       4       — — \$\frac{1}{2}\$ \$\frac{1}{2}\$ 0         NOT.B Rd       B ¬ Rd8 $\rightarrow$ Rd8       2       — — \$\frac{1}{2}\$ \$\frac{1}{2}\$ 0         NOT.W Rd       W ¬ Rd16 $\rightarrow$ Rd16       2       — — \$\frac{1}{2}\$ \$\frac{1}{2}\$ 0	XOR.W Rs, Rd	W	Rd16⊕Rs16 → Rd16		2				_	_	<b>1</b>	<b>1</b>	0
NOT.B Rd B $\neg$ Rd8 $\rightarrow$ Rd8 2 $$ \$\frac{1}{2}\$ \$\text{NOT.W Rd}\$ \$\text{NOT.W Rd}\$ \$\text{W}\$ $\neg$ Rd16 $\rightarrow$ Rd16 2 $$ \$\frac{1}{2}\$ \$\text{O}\$	XOR.L #xx:32, ERd	L	ERd32⊕#xx:32 → ERd32	6					_	_	<b>1</b>	<b>1</b>	0
NOT.W Rd $\qquad$ W $\neg$ Rd16 $\rightarrow$ Rd16 $\qquad$ 2 $\qquad$	XOR.L ERs, ERd	L	ERd32⊕ERs32 → ERd32		4				_	_	<b>1</b>	<b>1</b>	0
	NOT.B Rd	В	$\neg Rd8 \rightarrow Rd8$		2				_	_	<b>1</b>	<b>1</b>	0
NOT.L ERd $L \rightarrow Rd32 \rightarrow Rd32$ $2 \rightarrow Rd32 \rightarrow Rd32$	NOT.W Rd	W	¬ Rd16 → Rd16		2				_	_	<b>1</b>	<b>1</b>	0
	NOT.L ERd	L	$\neg Rd32 \rightarrow Rd32$		2				_	_	<b>1</b>	<b>1</b>	0

Rev. 3.00 Sep 27, 2006 page 712 of 872 REJ09B0325-0300



BSET #xx:3, Rd	В	(#xx:3 of Rd8) ← 1	2					_	_		_	
BSET #xx:3, @ERd	В	(#xx:3 of @ERd) ← 1		4								
BSET #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 1				4		_	_	_	_	-
BSET Rn, Rd	В	(Rn8 of Rd8) ← 1	2					_	_	_	_	-
BSET Rn, @ERd	В	(Rn8 of @ERd) ← 1		4				_	_	_	_	-
BSET Rn, @aa:8	В	(Rn8 of @aa:8) ← 1				4		_	_	_	_	-
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0	2					_	_	_	_	-
BCLR #xx:3, @ERd	В	(#xx:3 of @ERd) ← 0		4				_	_	_	<u> </u>	-
BCLR #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 0				4		_	_	_	-	-
BCLR Rn, Rd	В	(Rn8 of Rd8) ← 0	2					_	_	_	-	-
BCLR Rn, @ERd	В	(Rn8 of @ERd) ← 0		4				_	_	_	-	-
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0				4		_	_	_	-	-
BNOT #xx:3, Rd	В	(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)	2					_	_	_	_	
BNOT #xx:3, @ERd	В	(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)		4				_	_	_	-	
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)				4		_	_		_	
BNOT Rn, Rd	В	(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)	2						_	_	_	
BNOT Rn, @ERd	В	(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)		4				_	_		-	
BNOT Rn, @aa:8	В	(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)				4		_	_	_		
BTST #xx:3, Rd	В	¬ (#xx:3 of Rd8) → Z	2					_	_	_	1	
BTST #xx:3, @ERd	В	¬ (#xx:3 of @ERd) → Z		4				_	_	_	1	
BTST #xx:3, @aa:8	В	¬ (#xx:3 of @aa:8) → Z				4			_	_	1	
BTST Rn, Rd	В	¬ (Rn8 of @Rd8) → Z	2						_	_	1	
BTST Rn, @ERd	В	¬ (Rn8 of @ERd) $\rightarrow$ Z		4				_	_	_	1	

Rev. 3.00 Sep 27, 2006 page 714 of 872 REJ09B0325-0300

BTST Rn, @aa:8

BLD #xx:3, Rd

 $\neg$  (Rn8 of @aa:8)  $\rightarrow$  Z B (#xx:3 of Rd8) → C

RENESAS

2

BILD #xx:3, Rd	В	¬ (#xx:3 of Rd8) → C	2					_	_	_	_	-
BILD #xx:3, @ERd	В	¬ (#xx:3 of @ERd) → C		4				_	_		_	-
BILD #xx:3, @aa:8	В	¬ (#xx:3 of @aa:8) → C				4		_	_		_	-
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of Rd8})$	2					_	_		_	-
BST #xx:3, @ERd	В	C → (#xx:3 of @ERd24)		4				_	_		_	-
BST #xx:3, @aa:8	В	C → (#xx:3 of @aa:8)				4		_	_		_	
BIST #xx:3, Rd	В	$\neg C \rightarrow (\#xx:3 \text{ of Rd8})$	2					_	_		_	-
BIST #xx:3, @ERd	В	$\neg$ C $\rightarrow$ (#xx:3 of @ERd24)		4				_	_		_	-
BIST #xx:3, @aa:8	В	¬ C → (#xx:3 of @aa:8)				4		_	_	<u> </u>	_	-
BAND #xx:3, Rd	В	$C \land (\#xx:3 \text{ of Rd8}) \rightarrow C$	2					_	_	<u> </u>	_	-
BAND #xx:3, @ERd	В	$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$		4				_	_	<u> </u>	_	-
BAND #xx:3, @aa:8	В	C∧(#xx:3 of @aa:8) → C				4		_	_	<u> </u>	_	-
BIAND #xx:3, Rd	В	$C \land \neg \text{ (#xx:3 of Rd8)} \rightarrow C$	2					_	_	_	_	-
BIAND #xx:3, @ERd	В	$C \land \neg \text{ (#xx:3 of @ERd24)} \rightarrow C$		4				_	_	<u> </u>	_	-
BIAND #xx:3, @aa:8	В	C∧ ¬ (#xx:3 of @aa:8) → C				4		_	_	<u> </u>	_	-
BOR #xx:3, Rd	В	$C \lor (\#xx:3 \text{ of Rd8}) \to C$	2					_	_	<u> </u>	_	-
BOR #xx:3, @ERd	В	$C\lor(\#xx:3 \text{ of } @ERd24) \rightarrow C$		4				_	_	<u> </u>	_	-
BOR #xx:3, @aa:8	В	C∨(#xx:3 of @aa:8) → C				4		_	_	<u> </u>	_	-
BIOR #xx:3, Rd	В	$C \lor \neg \text{ (#xx:3 of Rd8)} \to C$	2					_	_	<u> </u>	_	-
BIOR #xx:3, @ERd	В	$C \lor \neg \text{ (#xx:3 of @ERd24)} \to C$		4				_	_	<u> </u>	_	-
BIOR #xx:3, @aa:8	В	C∨ ¬ (#xx:3 of @aa:8) → C				4		_	_	<u> </u>	_	-
BXOR #xx:3, Rd	В	$C$ ⊕(#xx:3 of Rd8) $\rightarrow$ C	2					_	_	<u> </u>	_	-
BXOR #xx:3, @ERd	В	C⊕(#xx:3 of @ERd24) → C		4				_	_	<u> </u>	_	-
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 of @aa:8) → C				4		_	_	<u> </u>	_	-
BIXOR #xx:3, Rd	В	C⊕ ¬ (#xx:3 of Rd8) → $C$	2					_	_	_	_	-
BIXOR #xx:3, @ERd	В	C⊕ ¬ (#xx:3 of @ERd24) → $C$		4				_	_	_	_	-
										-		-

BIXOR #xx:3, @aa:8 B C⊕ ¬ (#xx:3 of @aa:8) → C

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ0

BRA d:8 (BT d:8)	_	If condition	Always			2		_	_	_	_	_
BRA d:16 (BT d:16)	-	is true then				4		_	_	_	-	_
BRN d:8 (BF d:8)	-	PC ← PC+d else next;	Never			2		_	_	_	-	_
BRN d:16 (BF d:16)	-	eise riext,				4		_	_	_	_	_
BHI d:8	_		C ∨ Z = 0			2		_	_	_	_	_
BHI d:16	_					4		_	_	_	_	_
BLS d:8	_		C ∨ Z = 1			2		_	_	_	_	_
BLS d:16	_					4		_	_	_	_	_
BCC d:8 (BHS d:8)	_		C = 0			2		_	_	_	_	_
BCC d:16 (BHS d:16)	_					4		_	_	_	_	_
BCS d:8 (BLO d:8)	-		C = 1			2		_	_	_	-	_
BCS d:16 (BLO d:16)	-					4		_	_	_	-	_
BNE d:8	-		Z = 0			2		_	_	_		_
BNE d:16	-					4		_	_	_		_
BEQ d:8	-		Z = 1			2		_	_	_		_
BEQ d:16	-					4		_	_	_	-	_
BVC d:8	_		V = 0			2		_	_	_	_	_
BVC d:16	-					4		_	_	_	-	_
BVS d:8	-		V = 1			2		_	_	_	-	_
BVS d:16	-					4		_	_	_	-	_
BPL d:8	-		N = 0			2		_	_	_	-	_
BPL d:16	-					4		_	_	_	-	_
BMI d:8	-		N = 1			2		_	_	_	-	_
BMI d:16	-					4		_	_	_	-	_
BGE d:8	-		N⊕V = 0			2		_	_	_	-	_
BGE d:16	-					4		_	_	_	-	_
BLT d:8	-		N⊕V = 1			2		_	_	_	-	_
BLT d:16	-					4		_	_	_	-	_
BGT d:8			$Z \vee (N \oplus V) = 0$			2						
BGT d:16						4						
BLE d:8			Z ∨ (N⊕V) = 1			2						
		1										

Rev. 3.00 Sep 27, 2006 page 716 of 872 REJ09B0325-0300

BLE d:16



JMP @@aa:8	— PC ← @aa:8						2		_	_	_	_
BSR d:8	$\begin{array}{c} - & PC \to @-SP \\ PC \leftarrow PC+d:8 \end{array}$					2			_	_	_	_
BSR d:16	— PC → @-SP PC ← PC+d:16	6				4			_	_	_	
JSR @ERn	$\begin{array}{c} - & PC \to @-SP \\ PC \leftarrow @ERn \end{array}$		2	2					_		_	
JSR @aa:24	— PC → @-SP PC ← @aa:24				4							
JSR @@aa:8	— PC → @-SP PC ← @aa:8						2					
RTS	— PC ← @SP+							2	_	_	_	

TRAPA #x:2		$\begin{array}{l} PC \to @-SP, \\ CCR \to @-SP, \\  \to PC \end{array}$								2	1		_		
RTE	_	CCR ← @SP+, PC ← @SP+									\$	\$	\$	\$	1
SLEEP		Transition to power- down state										_	_	_	_
LDC #xx:8, CCR	В	#xx:8 → CCR	2								1	1	1	1	1
LDC Rs, CCR	В	Rs8 → CCR		2							1	1	1	1	1
LDC @ERs, CCR	W	@ERs → CCR			4						1	1	1	1	1
LDC @(d:16, ERs), CCR	W	@(d:16, ERs) → CCR				6					1	1	1	1	1
LDC @(d:24, ERs), CCR	W	@(d:24, ERs) → CCR				10					1	1	1	1	1
LDC @ERs+, CCR	W	@ERs → CCR, ERs32+2 → ERs32					4				1	\$	\$	\$	1
LDC @aa:16, CCR	w	@aa:16 → CCR						6			1	1	1	1	1
LDC @aa:24, CCR	W	@aa:24 → CCR						8			1	1	1	1	1
STC CCR, Rd	В	CCR → Rd8		2							_	_	_	_	_
STC CCR, @ERd	W	CCR → @ERd			4						_	_	_	_	_
STC CCR, @(d:16, ERd)	W	CCR → @(d:16, ERd)				6						_		_	_
STC CCR, @(d:24, ERd)	W	CCR → @(d:24, ERd)				10						_		_	_
STC CCR, @-ERd	W	$\begin{array}{c} ERd322 \to ERd32, \\ CCR \to @ERd \end{array}$					4				_	_	_	_	_
STC CCR, @aa:16	W	CCR → @aa:16						6			_	_	_	_	_
STC CCR, @aa:24	W	CCR → @aa:24						8			_	_	_	_	_
ANDC #xx:8, CCR	В	CCR∧#xx:8 → CCR	2								1	1	1	1	1
ORC #xx:8, CCR	В	CCR∨#xx:8 → CCR	2								1	1	1	1	1
XORC #yy:8 CCR	B	CCR⊕#xx:8 → CCR	2								1	1	1	1	1

B CCR⊕#xx:8 → CCR

PC ← PC+2

Rev. 3.00 Sep 27, 2006 page 718 of 872

REJ09B0325-0300

XORC #xx:8, CCR

NOP



2

1 1 1 1

2

	EEPMOV. B		if R4L ≠ 0 repeat	0 then @R5 → @R6 R5+1 → R5					4					
				$R6+1 \rightarrow R6$ $R4L-1 \rightarrow R4L$										
			until else next	R4L=0										
-			eise next											L
	EEPMOV. W	_	if R4 ≠ 0 repeat	then $@R5 \rightarrow @R6$ $R5+1 \rightarrow R5$ $R6+1 \rightarrow R6$ $R4-1 \rightarrow R4$					4	_	_	_	_	
			until else next	R4=0										

- Notes: 1. The number of states is the number of states required for execution when instruction and its operands are located in on-chip memory. For other case section A.3, Number of States Required for Execution.
  - 2. n is the value set in register R4L or R4.
  - Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0. (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
  - (3) Retains its previous value when the result is zero; otherwise cleared to 0. (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous
    - synchronization with the E clock is variable.
  - (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
  - (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
  - (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

(5) The number of states required for execution of an instruction that transfers

Instruc	Instruction code:		1st byte AH AL	2nd byte BH BL	byte BL		— Inst	truction	when r	nost sig nost sig	<ul> <li>Instruction when most significant bit of BH is 0.</li> <li>Instruction when most significant bit of BH is 1.</li> </ul>	t bit of ] t bit of ]	BH is C BH is 1	<i>.</i> .
AH AL	0	-	2	ю	4	5	9	7	80	6	٨	В	O	О
0	NOP	Table A.2 (2)	STC	ГРС	ORC	XORC	ANDC	ГРС	ADD		Table A.2 (2)	Table A.2 (2)		MOV
-	Table A.2 (2)	Table A.2 (2)	Table A.2 Table A.2 Table A.2 Table A.2 (2) (2) (2)	Table A.2 (2)	OR.B	XOR.B	AND.B	Table A.2 (2)	SUB	В	Table A.2 (2)	Table A.2 Table A.2 (2)		CMP
2														
3								MOV.B						
4	BRA	BRN	ВНІ	BLS	ВСС	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT
2	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A.2 (2)		JMP		BSR	
9	i C	i i	i č	1	OR	XOR	AND	BST				M	MOV	
7	BSE	BNO	BCLK	200	BOR	BXOR	BAND	<u>ы</u> /	MOV	Table A.2 (2)	Table A.2 Table A.2 EEPMOV (2)	EEPMOV		Ţ
80								ADD						
6								ADDX						
Α								CMP						
В								SUBX						
O								OR						
O								XOR						
ш								2						

Rev. 3.00 Sep 27, 2006 page 720 of 872 REJ09B0325-0300



₩ /													
AH AL	0	-	2	က	4	2	9	7	∞	6	⋖	ш	
01	MOV				LDC/STC				SLEEP				Ţ
90	INC											IA IA	ADD
0B	ADDS					INC		INC	ADI	ADDS			
0F	DAA											Ž	MOV
10	HS	SHLL		SHLL					SHAL	AL		SHAL	
11	HS	SHLR		SHLR					HS	SHAR		SHAR	
12	RO	ROTXL		ROTXL					RO	ROTL		ROTL	
13	ROI	ROTXR		ROTXR					RO	ROTR		ROTR	
17	N N	NOT		NOT		ЕХТО		EXTU	N	NEG		NEG	
1A	DEC											S	SUB
18	SUBS					DEC		DEC	SUBS	BS			
1F	DAS											Ö	СМР
58	BRA	BRN	BHI	BLS	BCC	BCS	BNE	ВЕО	BVC	BVS	ТАВ	BMI	
70	MOV	0	GMAD	gilo	g	VOD	CIAA						


2nd byte BH BL

1st byte AH AL

Instruction code:

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09



Rev. 3.00 Sep 27, 2006 page 722 of 872 REJ09B0325-0300

## **Examples of Calculation of Number of States Required for Execution**

Examples: Advanced mode, stack located in external address space, on-chip supporti accessed with 8-bit bus width, external devices accessed in three states with one wait 16-bit bus width.

BSET #0, @FFFFC7:8

$$I = L = 2$$
 and  $J = K = M = N = 0$ 

From table A.3,

$$S_1 = 4$$
 and  $S_L = 3$ 

Number of states =  $2 \times 4 + 2 \times 3 = 14$ 

JSR @@30

From table A.4,

$$I = J = K = 2$$
 and  $L = M = N = 0$ 

From table A.3,

$$S_{I} = S_{I} = S_{K} = 4$$

Number of states =  $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$ 

Branch address read	S <sub>J</sub>
	S <sub>K</sub>
	<b>О</b> к
te data access	$S_{\scriptscriptstyle \! L}$
Vord data access	S <sub>M</sub>
Internal operation	$S_{N}$

Legend:

m: Number of wait states inserted into external device access

Rev. 3.00 Sep 27, 2006 page 724 of 872 REJ09B0325-0300



	ADD.L #xx:32, ERd	3		
	ADD.L ERs, ERd	1		
ADDS	ADDS #1/2/4, ERd	1		
ADDX	ADDX #xx:8, Rd	1		
	ADDX Rs, Rd	1		
AND	AND.B #xx:8, Rd	1		
	AND.B Rs, Rd	1		
	AND.W #xx:16, Rd	2		
	AND.W Rs, Rd	1		
	AND.L #xx:32, ERd	3		
	AND.L ERs, ERd	2		
ANDC	ANDC #xx:8, CCR	1		
BAND	BAND #xx:3, Rd	1		
	BAND #xx:3, @ERd	2	1	
	BAND #xx:3, @aa:8	2	1	
Всс	BRA d:8 (BT d:8)	2		
	BRN d:8 (BF d:8)	2		
	BHI d:8	2		
	BLS d:8	2		
	BCC d:8 (BHS d:8)	2		
	BCS d:8 (BLO d:8)	2		
	BNE d:8	2		
	BEQ d:8	2		
	BVC d:8	2		
	BVS d:8	2		

2

BPL d:8

BMI d:8

	()	_		
	BHI d:16	2		
	BLS d:16	2		
	BCC d:16 (BHS d:16)	2		
	BCS d:16 (BLO d:16)	2		
	BNE d:16	2		
	BEQ d:16	2		
	BVC d:16	2		
	BVS d:16	2		
	BPL d:16	2		
	BMI d:16	2		
	BGE d:16	2		
	BLT d:16	2		
	BGT d:16	2		
	BLE d:16	2		
BCLR	BCLR #xx:3, Rd	1		
	BCLR #xx:3, @ERd	2	2	
	BCLR #xx:3, @aa:8	2	2	
	BCLR Rn, Rd	1		
	BCLR Rn, @ERd	2	2	
	BCLR Rn, @aa:8	2	2	
BIAND	BIAND #xx:3, Rd	1		
	BIAND #xx:3, @ERd	2	1	
	BIAND #xx:3, @aa:8	2	1	

Rev. 3.00 Sep 27, 2006 page 726 of 872 REJ09B0325-0300

BILD #xx:3, Rd

BILD #xx:3, @ERd

BILD #xx:3, @aa:8

BILD

1

1

1

2

2

DUIGE	DMOT "			
BNOT	BNOT #xx:3	3, Ra	1	
	BNOT #xx:3	3, @ERd	2	
	BNOT #xx:3	3, @aa:8	2	
	BNOT Rn, F	₹d	1	
	BNOT Rn,	@ERd	2	
	BNOT Rn,	@aa:8	2	
BOR	BOR #xx:3,	Rd	1	
	BOR #xx:3,	@ERd	2	
	BOR #xx:3,	@aa:8	2	
BSET	BSET #xx:3	, Rd	1	
	BSET #xx:3	, @ERd	2	
	BSET #xx:3	, @aa:8	2	
	BSET Rn, F	Rd	1	
	BSET Rn, @	@ERd	2	
	BSET Rn, @	@aa:8	2	
BSR	BSR d:8	Normal*1	2	
		Advanced	2	
	BSR d:16	Normal*1	2	
		Advanced	2	

BIST #XX.3, @aa.8

BIXOR #xx:3, @aa:8

BIXOR #xx:3, Rd BIXOR #xx:3, @ERd

BLD #xx:3, Rd

BLD #xx:3, @ERd

BLD #xx:3, @aa:8

**BIXOR** 

BLD



Rev. 3.00 Sep 27, 2006 pag

REJ0

	BTST Rn, @ERd	2	
	BTST Rn, @aa:8	2	
BXOR	BXOR #xx:3, Rd	1	
	BXOR #xx:3, @ERd	2	
	BXOR #xx:3, @aa:8	2	
CMP	CMP.B #xx:8, Rd	1	
	CMP.B Rs, Rd	1	
	CMP.W #xx:16, Rd	2	
	CMP.W Rs, Rd	1	
	CMP.L #xx:32, ERd	3	
	CMP.L ERs, ERd	1	
DAA	DAA Rd	1	
DAS	DAS Rd	1	
DEC	DEC.B Rd	1	
	DEC.W #1/2, Rd	1	
	DEC.L #1/2, ERd	1	
DIVXS	DIVXS.B Rs, Rd	2	
	DIVXS.W Rs, ERd	2	
DIVXU	DIVXU.B Rs, Rd	1	
	DIVXU.W Rs, ERd	1	
EEPMOV	EEPMOV.B	2	
	EEPMOV.W	2	
EXTS	EXTS.W Rd	1	
	EXTS.L ERd	1	
EXTU	EXTU.W Rd	1	
	EXTU.L ERd	1	

BTST Rn, Rd

Rev. 3.00 Sep 27, 2006 page 728 of 872 REJ09B0325-0300 1

1

2n + 2\*2 2n + 2\*2

JSR	JSR @ERn	Normal*1	2		1		
		Advanced	2		2		
	JSR @aa:24	Normal*1	2		1		
		Advanced	2		2		
	JSR @@aa:8	Normal*1	2	1	1		
		Advanced	2	2	2		
LDC	LDC #xx:8, CC	R	1				
	LDC Rs, CCR		1				
	LDC @ERs, C	CR	2				1
	LDC @(d:16, E	ERs), CCR	3				1
	LDC @(d:24, E	ERs), CCR	5				1
	LDC @ERs+,	CCR	2				1
	LDC @aa:16,	CCR	3				1
	LDC @aa:24,	CCR	4				1
MOV	MOV.B #xx:8,	Rd	1				
	MOV.B Rs, Rd	l	1				
	MOV.B @ERs	, Rd	1			1	
	MOV.B @(d:16	6, ERs), Rd	2			1	
	MOV.B @(d:24	4, ERs), Rd	4			1	
	MOV.B @ERs	+, Rd	1			1	
	MOV.B @aa:8	, Rd	1			1	
	MOV.B @aa:1	6, Rd	2			1	
	MOV.B @aa:2	4, Rd	3			1	
	MOV.B Rs, @I	ERd	1			1	
	MOV.B Rs, @(	(d:16, ERd)	2			1	

Advanced 2

WOV.W #XX.10, Ku	2	
MOV.W Rs, Rd	1	
MOV.W @ERs, Rd	1	1
MOV.W @(d:16, ERs), Rd	2	1
MOV.W @(d:24, ERs), Rd	4	1
MOV.W @ERs+, Rd	1	1
MOV.W @aa:16, Rd	2	1
MOV.W @aa:24, Rd	3	1
MOV.W Rs, @ERd	1	1
MOV.W Rs, @(d:16, ERd)	2	1
MOV.W Rs, @(d:24, ERd)	4	1
MOV.W Rs, @-ERd	1	1
MOV.W Rs, @aa:16	2	1
MOV.W Rs, @aa:24	3	1
MOV.L #xx:32, ERd	3	
MOV.L ERs, ERd	1	
MOV.L @ERs, ERd	2	2
$MOV.L\ @ (d:16,ERs),ERd$	3	2
$MOV.L\ @ (d{:}24,ERs),ERd$	5	2
MOV.L @ERs+, ERd	2	2
MOV.L @aa:16, ERd	3	2
MOV.L @aa:24, ERd	4	2
MOV.L ERs, @ERd	2	2
MOV.L ERs, @(d:16, ERd)	3	2
MOV.L ERs, @(d:24, ERd)	5	2
MOV.L ERs, @-ERd	2	2

Rev. 3.00 Sep 27, 2006 page 730 of 872 REJ09B0325-0300

MOV.L ERs, @aa:16

MOV.L ERs, @aa:24

3

4



2

2

NOP	NOP	1	
NOT	NOT.B Rd	1	
	NOT.W Rd	1	
	NOT.L ERd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	
	POP.L ERn	2	
PUSH	PUSH.W Rn	1	
	PUSH.L ERn	2	
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	
	ROTR.L ERd	1	
ROTXL	ROTXL.B Rd	1	
	ROTXL.W Rd	1	
	ROTXL.L ERd	1	

1

1

MULXU.W RS, ERG

NEG.B Rd NEG.W Rd

NEG.L ERd

NEG

Rev. 3.00 Sep 27, 2006 pag REJ09

	******	
	SHAR.W Rd	1
	SHAR.L ERd	1
SHLL	SHLL.B Rd	1
	SHLL.W Rd	1
	SHLL.L ERd	1
SHLR	SHLR.B Rd	1
	SHLR.W Rd	1
	SHLR.L ERd	1
SLEEP	SLEEP	1
STC	STC CCR, Rd	1
	STC CCR, @ERd	2
	STC CCR, @(d:16, ERd)	3
	STC CCR, @(d:24, ERd)	5
	STC CCR, @-ERd	2
	STC CCR, @aa:16	3
	STC CCR, @aa:24	4
SUB	SUB.B Rs, Rd	1
	SUB.W #xx:16, Rd	2
	SUB.W Rs, Rd	1
	SUB.L #xx:32, ERd	3

1

1

1

1

1

Advanced

SHAL.B Rd SHAL.W Rd

SHAL.L ERd

SHAR.B Rd

SUB.L ERs, ERd

SUBS #1/2/4, ERd

SHAL

SHAR

SUBS

RENESAS

1 1 1

1

	XOR.W #xx:16, Rd	2
	XOR.W Rs, Rd	1
;	XOR.L #xx:32, ERd	3
2	XOR.L ERs, ERd	2
XORC 2	XORC #xx:8, CCR	1
Notes: 1.	Not available in the H8	3/3048B Group.

Notes:

XUR.B RS, Ra

2. n is the value set in register R4L or R4. The source and destination are acc times each.

Rev. 3.00 Sep 27, 2006 pag

REJO

		TIO/OUTT MUSIC IN TOTOIOTI			10101011
H'FF40		_	FLMCR	FLMCR1	
H'FF41	_	_		FLMCR2	
H'FF42		_	EBR1	EBR	
H'FF43	_	_	EBR2	_	_
H'FF47	_	_		RAMCR	_
H'FF48	_	_	RAMCR	_	_

Note: A dash ("--") indicates that access is prohibited. Normal operation is not guaran these addresses are accessed.

Rev. 3.00 Sep 27, 2006 page 734 of 872 REJ09B0325-0300

RENESAS

H'23	MAR0AL	8					
H'24	ETCR0AH	8					
H'25	ETCR0AL	8					
H'26	IOAR0A	8					
H'27	DTCR0A	8	DTE	DTSZ	DTID	RPE	DTIE
			DTE	DTSZ	SAID	SAIDE	DTIE
H'28	MAR0BR	8					
		-					
H'29	MAR0BE	8					
H'2A	MAR0BH	8					
H'2B	MAR0BL	8					
H'2C	ETCR0BH	8					
H'2D	ETCR0BL	8					
H'2E	IOAR0B	8					
H'2F	DTCR0B	8	DTE	DTSZ	DTID	RPE	DTIE
			DTME	_	DAID	DAIDE	TMS

П 20

H'21

H'22

IVIARUAR

MAR0AE

MAR0AH

8

DTS2

DTS2

DTS2B

DTS1

DTS2A DTS1A DTS0A

DTS1

DTS1B DTS0E

DTS0

DTS0

1100	10/11/1/	0								
H'37	DTCR1A	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	DTS0
			DTE	DTSZ	SAID	SAIDE	DTIE	DTS2A	DTS1A	DTS0A
H'38	MAR1BR	8								
H'39	MAR1BE	8								
Н'ЗА	MAR1BH	8								
H'3B	MAR1BL	8								
H'3C	ETCR1BH	8								
H'3D	ETCR1BL	8								
H'3E	IOAR1B	8								
H'3F	DTCR1B	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	DTS0
			DTME	_	DAID	DAIDE	TMS	DTS2B	DTS1B	DTS0E
H'40	FLMCR1*4	8	FWE	SWE	ESU	PSU	EV	PV	E	Р
H'41	FLMCR2*4	8	FLER	*3	_*3	*3	*3	_*3	*3	*3
H'42	EBR*4	8	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
H'43	Reserved a	rea (ac	cess prohi	bited)						
H'44	<del></del>									
H'45	<del></del>									
H'46	<del></del>									
H'47	RAMCR*4	8	_	_	_	_	RAMS	RAM2	RAM1	_
H'48	Reserved a	rea (ac	cess prohi	bited)						
H'49	<del></del>									
H'4A	<del></del>									
H'4B	<del></del>									

Rev. 3.00 Sep 27, 2006 page 736 of 872 REJ09B0325-0300

H'4C H'4D H'4E H'4F

RENESAS

H'57	<del>-</del>									
H'58	<del>_</del>									
H'59	<del>_</del>									
H'5A	<del>_</del>									
H'5B	<del>_</del>									
H'5C	DASTCR	8	_	_	_	_	_	_	_	DAST
H'5D	DIVCR	8	_	_	_	_	_	_	DIV1	DIV0
H'5E	MSTCR	8	PSTOP	_	MSTOP5	MSTOP4	MSTOP3	MSTOP2	MSTOP1	MSTO
H'5F	CSCR	8	CS7E	CS6E	CS5E	CS4E	_	_	_	_
H'60	TSTR	8	_	_	_	STR4	STR3	STR2	STR1	STR0
H'61	TSNC	8	_	_	_	SYNC4	SYNC3	SYNC2	SYNC1	SYNC
H'62	TMDR	8	_	MDF	FDIR	PWM4	PWM3	PWM2	PWM1	PWMC
H'63	TFCR	8	_	_	CMD1	CMD0	BFB4	BFA4	BFB3	BFA3
H'64	TCR0	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC
H'65	TIOR0	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
H'66	TIER0	8	_	_	_	_	_	OVIE	IMIEB	IMIEA
H'67	TSR0	8	_	_	_	_	_	OVF	IMFB	IMFA
H'68	TCNT0H	16								
H'69	TCNT0L									
H'6A	GRA0H	16								
H'6B	GRA0L	_	-							
H'6C	GRB0H	16								
H'6D	GRB0L									
H'6E	TCR1	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC
H'6F	TIOR1	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0

1170	OKDIII	10								
H'77	GRB1L	<del></del>								
H'78	TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'79	TIOR2	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
H'7A	TIER2	8	_	_	_	_	_	OVIE	IMIEB	IMIEA
H'7B	TSR2	8	_	_	_	_	_	OVF	IMFB	IMFA
H'7C	TCNT2H	16								
H'7D	TCNT2L	_								
H'7E	GRA2H	16								
H'7F	GRA2L	_								
H'80	GRB2H	16								
H'81	GRB2L									
H'82	TCR3	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'83	TIOR3	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
1103	HONS	U								
H'84	TIER3	8	_	_	_	_	_	OVIE	IMIEB	IMIEA
				_			_	OVIE OVF	IMIEB IMFB	IMIEA IMFA
H'84	TIER3	8	_ _	_ _	_	_				
H'84 H'85	TIER3 TSR3	8	_ 	_	_	_	_			
H'84 H'85 H'86	TIER3 TSR3 TCNT3H	8	<u>-</u>	_	_		_			
H'84 H'85 H'86 H'87	TIER3 TSR3 TCNT3H TCNT3L	8 8 	<u>-</u>				-			
H'84 H'85 H'86 H'87	TIER3 TSR3 TCNT3H TCNT3L GRA3H	8 8 		_	-	<u>-</u>	-			
H'84 H'85 H'86 H'87 H'88	TIER3 TSR3 TCNT3H TCNT3L GRA3H GRA3L	8 8 16 16		-	-	_	_			
H'84 H'85 H'86 H'87 H'88 H'89	TIER3 TSR3 TCNT3H TCNT3L GRA3H GRA3L GRB3H	8 8 16 16			_	_	_			
H'84 H'85 H'86 H'87 H'88 H'89 H'8A	TIER3 TSR3 TCNT3H TCNT3L GRA3H GRA3L GRB3H GRB3H	8 8 16 16 16 16								

BRB3L

H'8F

H'A0	TPMR	8					G3NOV	G2NOV	G1NOV	G0NO
H'A1	TPCR	8	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CM
H'A2	NDERB	8	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER
H'A3	NDERA	8	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER
H'A4	NDRB*1	8	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
		8	NDR15	NDR14	NDR13	NDR12	_	_	_	_
H'A5	NDRA*1	8	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
		8	NDR7	NDR6	NDR5	NDR4	_	_	_	_
H'A6	NDRB*1	8	_	_		_				_
		8	_				NDR11	NDR10	NDR9	NDR8
H'A7	NDRA*1	8	_			_	_	_	_	_
		8					NDR3	NDR2	NDR1	NDR0
H'A8	TCSR*2	8	OVF	WT/IT	TME			CKS2	CKS1	CKS0
H'A9	TCNT*2	8								
H'AA	_									
H'AB	RSTCSR*2	8	WRST							_
H'AC	RFSHCR	8	SRFMD	PSRAME	DRAME	CAS/WE	M9/M8	RFSHE		RCYCE
H'AD	RTMCSR	8	CMF	CMIE	CKS2	CKS1	CKS0			
H'AE	RTCNT	8								
H'AF	RTCOR	8								
								-00.5	07.55	
							Rev. 3	.00 Sep	27, 200	ю pag

1100

H'97 H'98

H'99

H'9A

H'9B

H'9C

H'9D

H'9E

H'9F

10111711 TCNT4L

GRA4H

GRA4L

GRB4H

GRB4L

BRA4H

BRA4L

BRB4H

BRB4L

16

16

16

RENESAS

		(		/						
H'B8	SMR	8	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
H'B9	BRR	8				-				
H'BA	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
H'BB	TDR	8								
H'BC	SSR	8	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
H'BD	RDR	8								
H'BE	Reserved ar	rea (acc	ess prohib	ited)						
H'BF	-									!
H'C0	P1DDR	8	P1,DDR	P1 <sub>6</sub> DDR	P1₅DDR	P1₄DDR	P1 <sub>3</sub> DDR	P1 <sub>2</sub> DDR	P1,DDR	P1₀DDR
H'C1	P2DDR	8	P2,DDR	P2 <sub>6</sub> DDR	P2₅DDR	P2₄DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P2₁DDR	P2₀DDR
H'C2	P1DR	8	P1,	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>	P1 <sub>o</sub>
H'C3	P2DR	8	P2,	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>	P2 <sub>0</sub>
H'C4	P3DDR	8	P3,DDR	P3 <sub>6</sub> DDR	P3₅DDR	P3 <sub>4</sub> DDR	P3 <sub>3</sub> DDR	P3 <sub>2</sub> DDR	P3₁DDR	P3 <sub>0</sub> DDR
H'C5	P4DDR	8	P4,DDR	P4 <sub>6</sub> DDR	P4₅DDR	P4₄DDR	P4 <sub>3</sub> DDR	P4 <sub>2</sub> DDR	P4 <sub>1</sub> DDR	P4₀DDR
H'C6	P3DR	8	P3,	P3 <sub>6</sub>	P3 <sub>5</sub>	P3 <sub>4</sub>	P3 <sub>3</sub>	P3 <sub>2</sub>	P3,	P3 <sub>o</sub>
H'C7	P4DR	8	P4,	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4 <sub>o</sub>
H'C8	P5DDR	8	_				P5 <sub>3</sub> DDR	P5 <sub>2</sub> DDR	P5₁DDR	P5₀DDR
H'C9	P6DDR	8	_	P6 <sub>6</sub> DDR	P6₅DDR	P6₄DDR	P6 <sub>3</sub> DDR	P6 <sub>2</sub> DDR	P6₁DDR	P6 <sub>o</sub> DDR
H'CA	P5DR	8	_				P5 <sub>3</sub>	P5 <sub>2</sub>	P5 <sub>1</sub>	P5 <sub>o</sub>
H'CB	P6DR	8	_	P6 <sub>6</sub>	P6 <sub>5</sub>	P6 <sub>4</sub>	P6 <sub>3</sub>	P6 <sub>2</sub>	P6,	P6₀
H'CC	_		_	_	_	_	_	_	_	_
H'CD	P8DDR	8	_	_	_	P8 <sub>4</sub> DDR	P8 <sub>3</sub> DDR	P8 <sub>2</sub> DDR	P8₁DDR	P8₀DDR
H'CE	P7DR	8	P7,	P7 <sub>6</sub>	P7 <sub>5</sub>	P7 <sub>4</sub>	P7 <sub>3</sub>	P7 <sub>2</sub>	P7 <sub>1</sub>	P7 <sub>0</sub>
H'CF	P8DR	8	_	_	_	P8 <sub>4</sub>	P8 <sub>3</sub>	P8 <sub>2</sub>	P8 <sub>1</sub>	P8 <sub>0</sub>
				•			•			

H'B6

H'B7

**SCMR** 

8

Reserved area (access prohibited)

**SDIR** 

SINV

**SMIF** 

H'E6	ADDRDH	8	AD9	AD8	AD7	AD6	AD5
H'E7	ADDRDL	8	AD1	AD0	_	_	_
H'E8	ADCSR	8	ADF	ADIE	ADST	SCAN	CKS
H'E9	ADCR	8	TRGE	_	_	_	_
H'EA	Reserved a	area (aco	ess prohib	oited)			
H'EB	<del></del>						
H'EC	ABWCR	8	ABW7	ABW6	ABW5	ABW4	ABW3
H'ED	ASTCR	8	AST7	AST6	AST5	AST4	AST3
H'EE	WCR	8	_	_	_	_	WMS1
H'EF	WCER	8	WCE7	WCE6	WCE5	WCE4	WCE3

1 D<sub>6</sub>

DAOE0

AD8

AD0

AD8

AD0

AD8

AD0

. D<sub>5</sub>

DAE

AD7

AD7

AD7

1 D<sub>4</sub>

AD6

AD6

\_

AD6

, D<sub>3</sub>

P5,PCR

AD5

AD5

\_

AD5

\_

P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR

P4,PCR P4,PCR P4,PCR P4,PCR P4,PCR P4,PCR P4,PCR P4,PCR

1 0,

AD4

AD4

AD4

AD4

CH2

ABW2

AST2

WMS0

WCE2

. 0

AD2

AD2

AD2

AD2

CH<sub>0</sub>

ABW0

AST0

WC0

WCE0

REJ09

\_

\_

P5,PCR P5,PCR P5,PC

AD3

AD3

AD3

AD3

CH1

ABW1

AST1

WC1

WCE1

Rev. 3.00 Sep 27, 2006 pag

1100

H'D7

H'D8

H'D9

H'DA

H'DB

H'DC

H'DD

H'DE

H'DF

H'E0

H'E1

H'E2

H'E3

H'E4

H'E5

P2PCR

P4PCR

P5PCR

DADR0

DADR1

DACR

**ADDRAH** 

**ADDRAL** 

ADDRBH

ADDRBL

**ADDRCH** 

**ADDRCL** 

8

8

8

8

8

8

8

8

8

8

Reserved area (access prohibited)

DAOE1

AD9

AD1

AD9

AD1

AD9

AD1



H'FA	Reserved area (access prohibited)
H'FB	-
H'FC	-
H'FD	-
H'FE	-
H'FF	-
Legend	:
DMAC:	DMA controller
ITU:	16-bit integrated timer unit
TPC:	Programmable timing pattern controller
WDT:	Watchdog timer
SCI:	Serial communication interface

IPRB6

Notes: 1. The address depends on the output trigger setting.

Reserved area (access prohibited)

8

IPRA7

IPRB7

1110 H'F7

H'F8

H'F9

**IPRA** 

**IPRB** 

2. For write access to TCSR TCNT, and RSTCR see section 12.2.4, Notes on

IPRA4

IPRA3

IPRB3

IPRA2

IPRB2

IPRA1

IPRB1

IPRA0

IPRA5

IPRB5

- Rewriting.

version only. The mask ROM version does not have these registers.

3. Bits 6 to 0 in FLMCR2 are reserved bits but are readable/writable. 4. Byte data must be used to access FLMCR1, FLMCR2, EBR, and RAMCR. Registers FLMCR1, FLMCR2, EBR, and RAMCR are implemented in the fla

Rev. 3.00 Sep 27, 2006 page 742 of 872 REJ09B0325-0300



H'20	MAR0AR	8						
H'21	MAR0AE	8						
H'22	MAR0AH	8						
H'23	MAR0AL	8						
H'24	ETCR0AH	8						
H'25	ETCR0AL	8						
H'26	IOAR0A	8						
H'27	DTCR0A	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2
			DTE	DTSZ	SAID	SAIDE	DTIE	DTS2A
H'28	MAR0BR	8						
H'29	MAR0BE	8						
H'2A	MAR0BH	8						
H'2B	MAR0BL	8						
H'2C	ETCR0BH	8						
H'2D	ETCR0BL	8						
H'2E	IOAR0B	8						
H'2F	DTCR0B	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2
			DTME	_	DAID	DAIDE	TMS	DTS2B

H'1E H'1F

DTS1

DTS1A

DTS1

DTS1B

DTS0

DTS0A

DTS0

DTS0E

		-								
H'37	DTCR1A	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	DTS0
			DTE	DTSZ	SAID	SAIDE	DTIE	DTS2A	DTS1A	DTS0A
H'38	MAR1BR	8								
H'39	MAR1BE	8								
Н'ЗА	MAR1BH	8								
H'3B	MAR1BL	8								
H'3C	ETCR1BH	8								
H'3D	ETCR1BL	8								
H'3E	IOAR1B	8								
H'3F	DTCR1B	8	DTE	DTSZ	DTID	RPE	DTIE	DTS2	DTS1	DTS0
			DTME	_	DAID	DAIDE	TMS	DTS2B	DTS1B	DTS0B
H'40	FLMCR	8	V <sub>pp</sub>	V <sub>PP</sub> E	_	_	EV	PV	Е	Р
H'41	_		_	_	_	_	_	_	_	_
H'42	EBR1	8	LB7	LB6	LB5	LB4	LB3	LB2	LB1	LB0
H'43	EBR2	8	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
H'44	_		_	_	_	_	_	_	_	_
H'45	_		_	_	_	_	_	_	_	_
H'46	_		_	_	_	_	_	_	_	_
H'47	_		_	_	_	_	_	_	_	_
H'48	RAMCR	8	FLER	_	_	_	RAMS	RAM2	RAM1	RAM0
H'49	_		_	_	_	_	_	_	_	_
H'4A	_		_	_	_	_	_	_	_	_
H'4B	_		_	_	_	_	_	_	_	_

Rev. 3.00 Sep 27, 2006 page 744 of 872 REJ09B0325-0300

H'4C H'4D H'4E H'4F

\_\_\_\_

RENESAS

	1100					·					
_	H'57									_	
_	H'58										
_	H'59	=		=				=		=	
_	H'5A	=		=	=			=	=		
_	H'5B			=	_			_		_	_
_	H'5C	DASTCR	8								DASTE
-	H'5D	DIVCR	8	_	_					DIV1	DIV0
	H'5E	MSTCR	8	PSTOP	_	MSTOP5	MSTOP4	MSTOP3	MSTOP2	MSTOP1	MSTO
-	H'5F	CSCR	8	CS7E	CS6E	CS5E	CS4E	_	_	_	_
-	H'60	TSTR	8	_	_	_	STR4	STR3	STR2	STR1	STR0
-	H'61	TSNC	8	_	_	_	SYNC4	SYNC3	SYNC2	SYNC1	SYNC
-	H'62	TMDR	8	_	MDF	FDIR	PWM4	PWM3	PWM2	PWM1	PWM0
-	H'63	TFCR	8	_	_	CMD1	CMD0	BFB4	BFA4	BFB3	BFA3
-	H'64	TCR0	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
-	H'65	TIOR0	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
-	H'66	TIER0	8	_	_	_	_	_	OVIE	IMIEB	IMIEA
-	H'67	TSR0	8	_	_	_	_	_	OVF	IMFB	IMFA
-	H'68	TCNT0H	16								
-	H'69	TCNT0L	-								
-	H'6A	GRA0H	16								
	H'6B	GRA0L	-								
-	H'6C	GRB0H	16								
	H'6D	GRB0L	_								
-	H'6E	TCR1	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC
-	H'6F	TIOR1	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
			$\overline{}$								

Rev. 3.00 Sep 27, 2006 pag REJ09

1170	OKDIII	10								
H'77	GRB1L	<del></del>								
H'78	TCR2	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'79	TIOR2	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
H'7A	TIER2	8	_	_	_	_	_	OVIE	IMIEB	IMIEA
H'7B	TSR2	8	_	_	_	_	_	OVF	IMFB	IMFA
H'7C	TCNT2H	16								
H'7D	TCNT2L	_								
H'7E	GRA2H	16								
H'7F	GRA2L	_								
H'80	GRB2H	16								
H'81	GRB2L									
H'82	TCR3	8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'83	TIOR3	8	_	IOB2	IOB1	IOB0	_	IOA2	IOA1	IOA0
1103	HONS	U								
H'84	TIER3	8	_	_	_	_	_	OVIE	IMIEB	IMIEA
				_			_	OVIE OVF	IMIEB IMFB	IMIEA IMFA
H'84	TIER3	8	_ _	_ _	_	_				
H'84 H'85	TIER3 TSR3	8	_ 	_	_	_	_			
H'84 H'85 H'86	TIER3 TSR3 TCNT3H	8	<u>-</u>	_	_		_			
H'84 H'85 H'86 H'87	TIER3 TSR3 TCNT3H TCNT3L	8 8 	<u>-</u>				-			
H'84 H'85 H'86 H'87	TIER3 TSR3 TCNT3H TCNT3L GRA3H	8 8 		_	-	<u>-</u>	-			
H'84 H'85 H'86 H'87 H'88	TIER3 TSR3 TCNT3H TCNT3L GRA3H GRA3L	8 8 16 16		-	-	_	_			
H'84 H'85 H'86 H'87 H'88 H'89	TIER3 TSR3 TCNT3H TCNT3L GRA3H GRA3L GRB3H	8 8 16 16			_	_	_			
H'84 H'85 H'86 H'87 H'88 H'89 H'8A	TIER3 TSR3 TCNT3H TCNT3L GRA3H GRA3L GRB3H GRB3H	8 8 16 16 16 16								

H'8F

BRB3L

H'A0	TPMR	8	_	_	_	_	G3NOV	G2NOV	G1NOV	G0NO\
H'A1	TPCR	8	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CM
H'A2	NDERB	8	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER
H'A3	NDERA	8	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER
H'A4	NDRB*1	8	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
		8	NDR15	NDR14	NDR13	NDR12	_	_	_	_
H'A5	NDRA*1	8	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
		8	NDR7	NDR6	NDR5	NDR4	_	_	_	_
H'A6	NDRB*1	8	_	_	_	_	_	_	_	_
		8	_	_	_	_	NDR11	NDR10	NDR9	NDR8
H'A7	NDRA*1	8	_	_	_	_	_	_	_	_
		8	_	_	_	_	NDR3	NDR2	NDR1	NDR0
H'A8	TCSR*2	8	OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0
H'A9	TCNT*2	8								
H'AA	_		_	_	_	_	_	_	_	_
H'AB	RSTCSR*2	8	WRST	RSTOE	_	_	_	_	_	_
H'AC	RFSHCR	8	SRFMD	PSRAME	DRAME	CAS/WE	M9/M8	RFSHE	_	RCYC
H'AD	RTMCSR	8	CMF	CMIE	CKS2	CKS1	CKS0	_	_	_
H'AE	RTCNT	8								
H'AF	RTCOR	8								
							Pov. 2	00 800	27 200	)6 no
							Rev. 3	.00 Sep		ю рас

1100

H'97 H'98

H'99

H'9A

H'9B

H'9C

H'9D

H'9E

H'9F

10111711 TCNT4L

GRA4H

GRA4L

GRB4H

GRB4L

BRA4H

BRA4L

BRB4H

BRB4L

16

16

16

REJ0

H'B8	SMR	8	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
H'B9	BRR	8								
H'BA	SCR	8	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
H'BB	TDR	8								
H'BC	SSR	8	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
H'BD	RDR	8								
H'BE	_		_	_	_	_	_	_	_	_
H'BF				-	-				-	
H'C0	P1DDR	8	P1,DDR	P1 <sub>6</sub> DDR	P1₅DDR	P1₄DDR	P1₃DDR	P1 <sub>2</sub> DDR	P1₁DDR	P1₀DDR
H'C1	P2DDR	8	P2,DDR	P2 <sub>6</sub> DDR	P2₅DDR	P2₄DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P2₁DDR	P2₀DDR
H'C2	P1DR	8	P1,	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1,	P1 <sub>o</sub>
H'C3	P2DR	8	P2,	P2 <sub>6</sub>	P2 <sub>5</sub>	P2 <sub>4</sub>	P2 <sub>3</sub>	P2 <sub>2</sub>	P2 <sub>1</sub>	P2 <sub>0</sub>
H'C4	P3DDR	8	P3,DDR	P3 <sub>6</sub> DDR	P3₅DDR	P3 <sub>4</sub> DDR	P3 <sub>3</sub> DDR	P3 <sub>2</sub> DDR	P3 <sub>1</sub> DDR	P3₀DDR
H'C5	P4DDR	8	P4,DDR	P4 <sub>6</sub> DDR	P4₅DDR	P4₄DDR	P4 <sub>3</sub> DDR	P4 <sub>2</sub> DDR	P4 <sub>1</sub> DDR	P4₀DDR
H'C6	P3DR	8	P3,	P3 <sub>6</sub>	P3 <sub>5</sub>	P3 <sub>4</sub>	P3 <sub>3</sub>	P3 <sub>2</sub>	P3 <sub>1</sub>	P3 <sub>o</sub>
H'C7	P4DR	8	P4,	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>	P4 <sub>o</sub>
H'C8	P5DDR	8					P5 <sub>3</sub> DDR	P5 <sub>2</sub> DDR	P5,DDR	P5₀DDR
H'C9	P6DDR	8	_	P6 <sub>6</sub> DDR	P6₅DDR	P6₄DDR	P6 <sub>3</sub> DDR	P6 <sub>2</sub> DDR	P6,DDR	P6₀DDR
H'CA	P5DR	8					P5 <sub>3</sub>	P5 <sub>2</sub>	P5 <sub>1</sub>	P5 <sub>o</sub>
H'CB	P6DR	8		P6 <sub>6</sub>	P6 <sub>5</sub>	P6 <sub>4</sub>	P6 <sub>3</sub>	P6 <sub>2</sub>	P6,	P6 <sub>o</sub>
H'CC			_							
H'CD	P8DDR	8	_	$\overline{}$	_	P8₄DDR	P8 <sub>3</sub> DDR	P8 <sub>2</sub> DDR	P8 <sub>1</sub> DDR	P8 <sub>o</sub> DDR
H'CE	P7DR	8	P7,	P7 <sub>6</sub>	P7 <sub>5</sub>	P7 <sub>4</sub>	P7 <sub>3</sub>	P7 <sub>2</sub>	P7,	P7 <sub>0</sub>
H'CF	P8DR	8	_	_	_	P8 <sub>4</sub>	P8 <sub>3</sub>	P8 <sub>2</sub>	P8 <sub>1</sub>	P8 <sub>0</sub>

H'B6

H'B7 H'

SCMR

8

SDIR

SINV

**SMIF** 

### H'E5 **ADDRCL** AD1 AD0 \_ 8 H'E6 ADDRDH 8 AD9 AD8 AD7 AD6 AD5 H'E7 AD0 **ADDRDL** 8 AD1 H'E8 ADF **SCAN CKS ADCSR** 8 **ADIE ADST** H'E9 **TRGE ADCR** H'EA \_ H'EB H'EC **ABWCR** 8 ABW7 ABW6 ABW5 ABW4 ABW3 H'ED **ASTCR** AST7 AST6 AST4 AST3 8 AST5 H'EE WCR WMS1 8 H'EF **WCER** 8 WCE7 WCE6 WCE5 WCE4 WCE3

1 0,

DAOE1

AD9

AD1

AD9

AD1

AD9

. 0

DAOE0

AD8

AD0

AD8

AD0

AD8

. D<sub>5</sub>

P4,PCR P4,PCR P4,PCR P4,PCR P4,PCR

DAE

AD7

AD7

AD7

. 04

AD6

AD6

AD6

1 03

P5,PCR

AD5

AD5

AD5

\_

P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR P2,PCR

. 0,

AD4

AD4

AD4

AD4

CH2

ABW2

AST2

WMS0

WCE2

. ບ₁

P4,PCR P4,PCR P4,PC

AD3

AD3

AD3

AD3

CH1

ABW1

AST1

WC1

WCE1

P5,PCR P5,PCR

. \_\_

P5<sub>o</sub>PC

AD2

AD2

AD2

AD2

CH<sub>0</sub>

ABW0

AST0

WC0

WCE0

REJ09

\_

\_

1100

H'D7 H'D8

H'D9

H'DA

H'DB

H'DC

H'DD

H'DE

H'DF H'E0

H'E1

H'E2

H'E3

H'E4

P2PCR

P4PCR

P5PCR

DADR0

DADR1

DACR

**ADDRAH** 

**ADDRAL** 

**ADDRBH** 

**ADDRBL** 

**ADDRCH** 

8

8

8

8

8

8

8

8

8

8



Rev. 3.00 Sep 27, 2006 pag

H'F7	_		_	_	_	_	_	_	_	_
H'F8	IPRA	8	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0
H'F9	IPRB	8	IPRB7	IPRB6	IPRB5	_	IPRB3	IPRB2	IPRB1	_
H'FA	_		_	_	_	_	_	_	_	_
H'FB	_		_	_	_	_	_	_	_	_
H'FC										
H'FD	_		_	_	_	_	_	_	_	_
H'FE	_		_	_	_	_	_	_	_	_
H'FF	_		_	_	_	_	_	_	_	_
Legen	d:									

DMAC: DMA controller

16-bit integrated timer unit ITU:

TPC: Programmable timing pattern controller


Serial communication interface SCI:

WDT: Watchdog timer

Rewriting.

Notes: 1. The address depends on the output trigger setting.

2. For write access to TCSR, TCNT, and RSTCSR, see section 12.2.4, Notes of



RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ09

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value		Undetermined Undet												ed
Read/Write	R/W											R/W	R/W	
		MAROAH											ROAL	
						Sour	ce or	dest	natio	n add	dress	<b>.</b>		

MARUAE

Read/Write	R/W R/W	R/W R/\					
				Transfe	counter		
— Repeat mode							
Bit	7	6	5	4	3	2	1
Initial value				Undete	rmined		
Read/Write	R/W						
				ETC	R0AH		

5

R/W

Transfer counter

Undetermined

ETCR0AL

Initial count

3

R/W

2

R/W

R/W

4

R/W

Rev. 3.00 Sep 27, 2006 pag REJ09

7

R/W

6

R/W

Bit

Initial value

Read/Write

				Transfe	rcounter		
<ul> <li>Block transfe</li> </ul>	r mode						
Bit	7	6	5	4	3	2	1
Initial value			•	Undete	ermined		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				ETC	R0AH		
				Block siz	e counter		
Bit	7	6	5	4	3	2	1
Initial value				Undete	ermined		•
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				ETC	R0AL		
				Initial bl	ock size		

Undetermined

Initial value

Read/Write



Full address mode: not used

Rev. 3.00 Sep 27, 2006 pag REJ09

RENESAS

Data tı	ransfe	r selec	t
Bit 2	Bit 1	Bit 0	
DTS2	DTS1	DTS0	Data Transfer Activation Source
0	0	0	Compare match/input capture A interrupt from ITU chann
		1	Compare match/input capture A interrupt from ITU chann
	1	0	Compare match/input capture A interrupt from ITU chann
		1	Compare match/input capture A interrupt from ITU chann
1	0	0	SCI0 transmit-data-empty interrupt
		1	SCI0 receive-data-full interrupt
	1	0	Transfer in full address mode (channel A)
		1	Transfer in full address mode (channel A)

# Data transfer interrupt enable

0	Interrupt requested by DTE bit is disabled
1	Interrupt requested by DTE bit is enabled

# Repeat enable

RPE	DTIE	Description
0	0	I/O mode
	1	
1	0	Repeat mode
	1	Idle mode

## Data transfer increment/decrement

0	Incremented: If DTSZ = 0, MAR is incremented by 1 after each transfer
	If DTSZ = 1, MAR is incremented by 2 after each transfer
1	Decremented: If DTSZ = 0, MAR is decremented by 1 after each transfer
	If DTS7 = 1 MAP is decremented by 2 after each transfer

### Data transfer size

0	Byte-size transfer
1	Word-size transfer

### Data transfer enable

0	Data transfer is disabled
1	Data transfer is enabled

Rev. 3.00 Sep 27, 2006 page 756 of 872

REJ09B0325-0300



					'	Da	ta transfer se
						0	Normal mode
						1	Block transfe
					Da	ta trar	sfer select 2
					S	et both	bits to 1
			Da	ta trai	nsfe	r interi	upt enable
			0	Inter	rupt	reques	t by DTE bit is
			1	Inter	rupt	reques	t by DTE bit is
		ss increment/decrement (	•		4)		
Bit 5	Bit 4						
SAID	SAIDE	Increment/Decrement Ena	able				
0	0	MARA is held fixed					

Source	auure	ss increment/decrement enable (bit 4)
Bit 5	Bit 4	
SAID	SAIDE	Increment/Decrement Enable
0	0	MARA is held fixed
	1	Incremented: If DTSZ = 0, MARA is incremented by 1 after earlier of DTSZ = 1, MARA is incremented by 2 after earlier of DTSZ = 1.
1	0	MARA is held fixed
	1	Decremented: If DTSZ = 0, MARA is decremented by 1 after e If DTSZ = 1, MARA is decremented by 2 after e

# Data transfer size

Byte-size transferWord-size transfer

## Data transfer enable

- Data transfer is disabled
- 1 Data transfer is enabled

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value			Uı	ndete	rmine	ed					U	ndete	ermin	ed
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				MAR	ROBH							MAF	ROBL	
						Sour	ce or	dest	 inatio	n ado	dress	;		

MARUBE

MARUBR

Read/Writ	te	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/\
					Transfer	counter		
— Repeat m	node							
Bit	_	7	6	5	4	3	2	1
Initial valu	ie [				Undete	rmined		
Read/Writ	te	R/W	R/W	R/W	R/W	R/W	R/W	R/W
					ETC	ROBH		
					Transfer	counter		

5

R/W

4

R/W

Undetermined

ETCR0BL

Initial count

3

R/W

2

R/W

R/W

7

R/W


6

R/W

Bit

Initial value

Read/Write



R/W

Short address mode: source or destination address Full address mode: not used

R/W

R/W

R/W

Undetermined

R/W

Undetermined

Rev. 3.00 Sep 27, 2006 page 760 of 872

R/W

R/W

REJ09B0325-0300

Initial value

Read/Write

Initial value

Read/Write

RENESAS

Data tra	ansfer	select	
Bit 2	Bit 1	Bit 0	
DTS2	DTS1	DTS0	Data Transfer Activation Source
0	0	0	Compare match/input capture A interrupt from ITU
		1	Compare match/input capture A interrupt from ITU
	1	0	Compare match/input capture A interrupt from ITU
		1	Compare match/input capture A interrupt from ITU
1	0	0	SCI0 transmit-data-empty interrupt
		1	SCI0 receive-data-full interrupt
	1	0	Falling edge of DREQ input
		1	Low level of DREQ input

	Interrupt requested by DTE bit is disabled
1	Interrupt requested by DTE bit is enabled
	An interrupt request is issued to the CPU when the DTF bit = 0

Repeat enable								
RPE	DTIE	Description						
0	0	I/O mode						
	1							
1	0	Repeat mode						
	1	Idle mode						

### Data transfer increment/decrement

	0	Incremented: If DTSZ = 0, MAR is incremented by 1 after each transfer If DTSZ = 1, MAR is incremented by 2 after each transfer
	1	Decremented: If DTSZ = 0, MAR is decremented by 1 after each transfer
ı		If DTS7 - 1 MAR is decremented by 2 after each transfer

### Data transfer size

0	Byte-size transfer
1	Word-size transfer

### Data transfer enable

Data transier enable						
	0	Data transfer is disabled				
	1	Data transfer is enabled				

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ0

Data transfer select 2B to 0B								
Bit 2	Bit 1	Bit 0	Data Transfer Activation Source					
DTS2B	DTS1B	DTS0B	Normal Mode	Block Transfer Mode				
0	0	0	Auto-request (burst mode)	Compare match/input capt A from ITU channel 0				
		1 Not available		Compare match/input cap A from ITU channel 1				
	1	0	Auto-request (cycle-steal mode)	Compare match/input capt A from ITU channel 2				
		1 Not available		Compare match/input capt A from ITU channel 3				
1	0	0	Not available	Not available				
	[	1	Not available	Not available				
	1	0	Falling edge of DREQ	Falling edge of DREQ				
		1	Not available					

### Transfer mode select

	anoisi meas colost				
0	Destination is the block area in block transfer mode				
1	Source is the block area in block transfer mode				

# Destination address increment/decrement (bit 5)

Destination address increment/decrement enable (bit 4)

Bit 5 | Bit 4 |

DAID	DAIDE	Increment/Decrement Enable					
0	0	MARB is held fixed					
	1	Incremented: If DTSZ = 0, MARB is incremented by 1 after each transfer If DTSZ = 1, MARB is incremented by 2 after each transfer incremented by 3 after each transfer incremented by 2 after each transfer incremented by 3 after each transfer incremented by 4 after each transfer incremented by 5 after each tr					
1	0	MARB is held fixed					
	1	Decremented: If DTSZ = 0, MARB is decremented by 1 after each tra If DTSZ = 1, MARB is decremented by 2 after each tra					

### Data transfer master enable

	Data transfer is disabled
1	Data transfer is enabled

Rev. 3.00 Sep 27, 2006 page 762 of 872

REJ09B0325-0300



13 12 11 6 5 Bit 15 14 10 9 8 7 3 Initial value Undetermined Undetermined Read/Write MAR1AH MAR1AL

MAR1AE

MAR1AR

Note: Bit functions are the same as for DMAC0.

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ09

Initial value	Initial value Undetermined						
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				ETC	R1AH		
Bit	7	6	5	4	3	2	1
Initial value	Undetermined						
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	ETCR1AL						
Note: Bit functions are the same as for DMAC0.							

IOAR1A—I/O Address Register 1A						H'36	
Bit	7	6	5	4	3	2	1
Initial value				Undete	rmined		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for DMAC0.

Rev. 3.00 Sep 27, 2006 page 764 of 872 REJ09B0325-0300

RENESAS

### Full address mode

Read/Write

Bit	7	6	5	4	3	2	1
	DTE	DTSZ	SAID	SAIDE	DTIE	DTS2A	DTS1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for DMAC0.

### MAR1B R/E/H/L—Memory Address Register 1B R/E/H/L H'38, H'39, H'3A, H'3B Bit 31 21 30 29 28 27 26 25 24 23 22 20 19 18 Initial value 1 1 1 Undetermined 1 1 1 1 1 Read/Write R/W R/W R/W R/W R/W MAR1BR MAR1BE Bit 15 14 13 12 11 10 8 7 6 5 3 Initial value Undetermined Undetermined

MAR1BH

Note: Bit functions are the same as for DMAC0.

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

MAR1BL

2

-		-	-				
Initial value				Undete	rmined		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				ETC	R1BH		
Bit	7	6	5	4	3	2	1
Initial value				Undete	rmined		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				ETC	R1BL		

IOAR1B—I/O	Address R	Register 1	В			H'3E	
Bit	7	6	5	4	3	2	1
Initial value				Undete	rmined	•	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for DMAC0.

Rev. 3.00 Sep 27, 2006 page 766 of 872 REJ09B0325-0300


RENESAS

### • Full address mode

Bit	7	6	5	4	3	2	1
	DTME	_	DAID	DAIDE	TMS	DTS2B	DTS1I
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for DMAC0.

Rev. 3.00 Sep 27, 2006 pag REJ09



(Initi

(Initia

(Initi

(Initial value)

Note: \* The initial value is H'00 in modes 5, 6, and 7 (on-chip flash memory enabled). In 1, 2, 3, and 4 (on-chip flash memory disabled), this register cannot be modified a always read as H'FF.

0 | Cleared when 12 V is not applied to V<sub>PP</sub>

Set when 12 V is applied to VPP

H8/3048F	Include this register
H8/3048B mask ROM version H8/3048F-ONE H8/3048ZTAT H8/3048 mask ROM version	Not include this register
H8/3047 mask ROM version H8/3045 mask ROM version H8/3044 mask ROM version	

Rev. 3.00 Sep 27, 2006 page 768 of 872 REJ09B0325-0300



										Pro	gram mo	de —
										0	Program	mode d
										1	Transition	า to pro
								Era	ase m	od	е	
								0	Era	se i	mode clea	red (I
								1	Trai	nsit	ion to eras	e mode
						Pro	gram	-ve	erify r	no	de	
						0	Prog	ırar	n-ver	ify r	mode clear	ed (I
						1	Tran	siti	on to	pro	gram-verif	y mode
				Е	ra	se-ve	rify m	od	е			
				(	0	Eras	e-veri	fy n	node	cle	ared (In	itial valu
				L	1	Tran	sition	to e	erase	-ve	rify mode	
		F	ro	grar	n :	setup	bit					_
			0	Pro	gr	am se	etup cl	ear	ed	(Ini	tial value)	
			1	Pro	gr	am se	etup					
	Era	se setu	ıp l	bit								
	0	Erase	se	tup c	le	ared	(Initia	al v	alue)			
	1	Erase	se	tup								
of	tware wr	ite enal	ole	bit								
0	Write dis	sabled	(Ir	nitial	va	alue)						
1	Write en	abled										

### Flash write enable bit

0 When a low level is input to the FWE pin (hardware protection state) When a high level is input to the FWE pin

Note: \* The initial value is H'00 in modes 5, 6, and 7 (on-chip flash memory enabled). In modes 1,

3, and 4 (on-chip flash memory disabled), this register cannot be modified and is always re as H'FF. H8/3048F-ONE Include this register H8/3048B mask ROM version Not include this register H8/3048F

H8/3048ZTAT H8/3048 mask ROM version H8/3047 mask ROM version H8/3045 mask ROM version H8/3044 mask ROM version

RENESAS

### Flash memory error

0	Flash memory is operating normally. Flash memory program/era protection (error protection) is disabled. (Initial val
1	This indicates that an error has occurred during flash memory programming/erasing. Flash memory program/erase protection (error protection) is enabled.

Note: Bits 6 to 0 are reserved bits but are readable/writable.

H8/3048F-ONE	Include this register
H8/3048B mask ROM version	Not include this register
H8/3048F	
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	

Rev. 3.00 Sep 27, 2006 page 770 of 872

REJ09B0325-0300

RENESAS

### Large block 7 to 0

0	Block LB7 to LB0 is not selected	(Initial va
1	Disabil D7 to 1 D0 to colored	

Block LB7 to LB0 is selected

Note: \* The initial value is H'00 in modes 5, 6, and 7 (on-chip flash memory enabled 1, 2, 3, and 4 (on-chip flash memory disabled), this register cannot be modif always read as H'FF.

H8/3048F	Include this register
H8/3048B mask ROM version H8/3048F-ONE H8/3048ZTAT H8/3048 mask ROM version	Not include this register
H8/3047 mask ROM version	
H8/3045 mask ROM version	

та	rase block specification bits (1)				
0	Erase protection state				
1	Erasable state				

Note: \* The initial value is H'00 in modes 5, 6, and 7 (on-chip ROM enabled). In n 1, 2, 3, and 4 (on-chip ROM disabled), this register cannot be modified an always read as H'00.

Include this register
Not include this register

Rev. 3.00 Sep 27, 2006 page 772 of 872



### Small block 7 to 0

0 Block SB7 to SB0 is not selected (Initial va

	1 Block SB7 to SB0 is selected
	nodes 5, 6, and 7 (on-chip flash memory enabled memory disabled), this register cannot be modif
always read as H'FF	

H8/3048F	Include this register
H8/3048B mask ROM version	Not include this register
H8/3048F-ONE	
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	

Rev. 3.00 Sep 27, 2006 pag

REJ0

### RAM select, RAM2, RAM1

Bit 3	Bit 2	Bit 1		
RAMS	RAM2	RAM1	RAM Area	RAM Emulation
0	0/1	0/1	H'FFF000 to H'FFF3FF	No emulation
1	0	0	H'000000 to H'0003FF	Mapping RAM
		1	H'000400 to H'0007FF	
	1	0	H'000800 to H'000BFF	
		1	H'000C00 to H'000FFF	

Note: Bits 7 to 4 are reserved and cannot be modified.

If data is written to these bits, normal operation is not guaranteed.

Bit 0 is a reserved bit but is readable/writable.

H8/3048F-ONE	Include this register
H8/3048B mask ROM version	Not include this register
H8/3048F	
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	

Rev. 3.00 Sep 27, 2006 page 774 of 872

REJ09B0325-0300

RENESAS

RAM se	lect, RA	M 2 to R	AM 0
Bit 3	Bit 2	Bit 1	Bit 0

	Bit 0	Bit 1	Bit 2	Bit 3
RAM Area	RAM 0	RAM 1	RAM 2	RAMS
H'FFF000 to H'	1/0	1/0	1/0	0
H'01F000 to H'	0	0	0	1
H'01F200 to H'	1			
H'01F400 to H'	0	1		
H'01F600 to H'	1			
H'01F800 to H'	0	0	1	
H'01FA00 to H'	1			
H'01FC00 to H'	0	1		
H'01FE00 to H'	1			

### Flash memory error

	on memory error	
0	Flash memory is not write/erase-protected	(Initial value)
	(is not in error protect mode)	
1	Flash memory is write/erase-protected	
	(is in error protect mode)	

H8/3048F	Include this register
H8/3048B mask ROM version	Not include this register
H8/3048F-ONE	
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	

### D/A standby enable

0	D/A output is disabled in software standby mode	(Initia
1	D/A output is enabled in software standby mode	


DIVCR—Division Control Register						H'5D	Syste
Bit	7	6	5	7	3	2	1
	_	_	_	_	_	_	DIV1
Initial value	1	1	1	1	1	1	0
Read/Write	_	_	_		_	_	R/W

### Divide 1 and 0

Divide I allu 0				
Bit 1	Bit 0	Frequenc		
DIV1	DIV0	Division F		
0	0	1/1 (Initia		
	1	1/2		
1	0	1/4		
	1	1/8		

Rev. 3.00 Sep 27, 2006 page 776 of 872





	<u>-</u>	
	φ clock output is enabled	(Initial value)
1	φ clock output is disabled	

	0	Output	of chip se	elect signal	CSn is di	sabled (	Initial valu	ie)
	1	Output	of chip se	elect signal	CSn is er	nabled		
		·					(n = 7 t	o 4
TSTR—Timer St	art Regis	ter				H'60	ITU (	all
Bit	7	6	5	4	3	2	1	
	_		_	STR4	STR3	STR2	STR1	9
Initial value	1	1	1	0	0	0	0	-
Read/Write	_	_		R/W	R/W	R/W	R/W	
			0 T	Counter 0 TCN	ounter start 3 T3 is halter T3 is counter 3	0 TC 1 TC nter start TCNT1 is TCNT1 is art 2 is halted is counting	halted counting	

Only Sciedt 7 to 4 chabic

Description

Bit n CSnE

Rev. 3.00 Sep 27, 2006 page 778 of 872 REJ09B0325-0300



# 0 TCNT0 operates indep 1 TCNT0 is synchronize Timer sync 1 0 TCNT1 operates independent 1 TCNT1 is synchronized Timer sync 2

	TCNT2 operates independently
1	TCNT2 is synchronized


Timer sync 0

### Timer sync 3

0	TCNT3 operates independently
1	TCNT3 is synchronized

### Timer sync 4

	TCNT4 operates independently
1	TCNT4 is synchronized



0 OVF is set to 1 in TSR2 when TCNT2 overflows or underflows


OVF is set to 1 in TSR2 when TCNT2 overflows

# Phase counting mode flag

Channel 2 operates normally Channel 2 operates in phase counting mode

Rev. 3.00 Sep 27, 2006 page 780 of 872





# Buffer mode A4

0 GRA4 operates normally

GRA4 is buffered by BRA4

### **Buffer mode B4**

0	GRB4 operates normally
1	GRB4 is buffered by BRB4

### Combination mode 1 and 0

Bit 5	Bit 4	
CMD1	CMD0	Operating Mode of Channels 3 and 4
0	0	Channels 3 and 4 operate normally
	1	
1	0	Channels 3 and 4 operate together in complementary PWM
	1	Channels 3 and 4 operate together in reset-synchronized PV
-		

Rev. 3.00 Sep 27, 2006 pag REJ09

### Timer prescaler 2 to 0

inner b	Cocaic	1 2 10 0	
Bit 2	Bit 1	Bit 0	
TPSC2	TPSC1	TPSC0	TCNT Clock Source
0	0	0	Internal clock: φ
		1	Internal clock: $\phi/2$
	1	0	Internal clock: $\phi/4$
		1	Internal clock: $\phi/8$
1	0	0	External clock A: TCLKA input
		1	External clock B: TCLKB input
	1	0	External clock C: TCLKC input

External clock D: TCLKD input

### Clock edge 1 and 0

	•	
Bit 4	Bit 3	
CKEG1	CKEG0	Counted Edges of External Clock
0	0	Rising edges counted
	1	Falling edges counted
1	_	Both edges counted

### Counter clear 1 and 0

Bit 6	Bit 5	
CCLR1	CCLR0	TCNT Clear Source
0	0	TCNT is not cleared
	1	TCNT is cleared by GRA compare match or input
1	0	TCNT is cleared by GRB compare match or input
	1	Synchronous clear: TCNT is cleared in synchroniz with other synchronized timers

Rev. 3.00 Sep 27, 2006 page 782 of 872 REJ09B0325-0300



# I/O control A2 to A0 Bit 2 Bit 1 Bit 0

IOA2	IOA1	IOA0	GRA Function	
0	0	0	GRA is an output	No output at compare match
		1	compare register	0 output at GRA compare mate
	1	0		1 output at GRA compare mate
		1		Output toggles at GRA compar
1	0	0	GRA is an input	GRA captures rising edge of in
		1	capture register	GRA captures falling edge of ir
	1	0		GRA captures both edges of in
		1		

### I/O control B2 to B0

O COII	III OI DZ	IO DU		
Bit 6	Bit 5	Bit 4		
IOB2	IOB1	IOB0	GRB Function	
0	0	0	GRB is an output	No output at compare match
		1	compare register	0 output at GRB compare match
	1	0		1 output at GRB compare match
		1		Output toggles at GRB compare mat
1	0	0	GRB is an input	GRB captures rising edge of input
		1	capture register	GRB captures falling edge of input
	1	0		GRB captures both edges of input
		1		

Input capture/compare match interrupt enab

IMIA interrupt requested by IMFA flag is dis

IMIA interrupt requested by IMFA flag is en

# Input capture/compare match interrupt enable B O IMIB interrupt requested by IMFB flag is disabled

U	inviid interrupt requested by livii d liag is disab
1	IMIB interrupt requested by IMFB flag is enabl

### Overflow interrupt enable

	orner miorapi onabio
0	OVI interrupt requested by OVF flag is disabled
1	OVI interrupt requested by OVF flag is enabled

Rev. 3.00 Sep 27, 2006 page 784 of 872




# Input capture/compare match flag A O [Clearing condition] Read IMFA when IMFA = 1, then write 0 in IMFA 1 [Setting conditions] TCNT = GRA when GRA functions as an output corregister. TCNT value is transferred to GRA by an input captur signal, when GRA functions as an input capture reg Input capture/compare match flag B O [Clearing condition] Read IMFB when IMFB = 1, then write 0 in IMFB 1 [Setting conditions] TCNT = GRB when GRB functions as an output compare register. TCNT value is transferred to GRB by an input capture

signal, when GRB functions as an input capture register.

### Overflow flag

0	[Clearing condition]
	Read OVF when OVF = 1, then write 0 in OVF
1	[Setting condition]
	TCNT overflowed from H'FFFF to H'0000 or
	underflowed from H'0000 to H'FFFF

Note: \* Only 0 can be written, to clear the flag.



Rev. 3.00 Sep 27, 2006 page 786 of 872



Bit	7	6	5	4	3	2		1	
	_	_	_	_	_	OVIE	Ξ [	IMI	EB
Initial value	1	1	1	1	1	0		C	)
Read/Write			_	_		R/W	1	R/	W
Note: Bit funct	tions are th	ne same a	s for ITU0						
TSR1—Timer S	Status Reg	gister 1				H'71			
Bit	7	6	5	4	3	2		1	
		_   _		_		OVF	:	IMI	-В
Initial value	1	1	1	1	1	0		0	
Read/Write	_	_	_	_	_	R/(W	)*	R/(\	N)*
* Only	0 can be	the same written, to	clear the	-					
TCNT1 H/L—T	Timer Cou	ınter 1 H	L/L			H'72,	H'7	3	
Bit	15 14	13 12	11 10	9 8	7 6	5	4	3	2
Initial value	0 0	0 0	0 0	0 0	0 0	0	0	0	0
Read/Write	R/W R/W	R/W R/W	R/W R/W	' R/W R/V	V R/W R/W	/ R/W R	/W F	₹/W	R/W
Note: Bit funct	ione are th	na same a	e for ITLIO						

**TIER1**—Timer Interrupt Enable Register 1

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

H'70

GRB1 H/L—G	GRB1 H/L—General Register B1 H/L										H"/	6, H	TI	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W


TCR2—Timer	Control	Register		H'78						
Bit	7	6	5	4	3	2	1			
	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	1		
Initial value	1	0	0	0	0	0	0			
Read/Write	_	R/W	R/W	R/W	R/W	R/W	R/W			

Notes: 1. Bit functions are the same as for ITU0.


2. When channel 2 is used in phase counting mode, the counter clock source so bits TPSC2 to TPSC0 is ignored.

Rev. 3.00 Sep 27, 2006 page 788 of 872





TSR2—Timer Status Register 2



Notes: Bit functions are the same as for ITU0.

\* Only 0 can be written, to clear the flag.

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ0

H'7B

GRA2 H/L—General Register A2 H/L											H'7	E, H	'7F	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note: Bit fund	ctions	are th	ne sa	me a	s for	ITU0.								

Other modes:

up-counter

GRB2 H/L—G	GRB2 H/L—General Register B2 H/L											H'80, H'81						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2				
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				

Note: Bit functions are the same as for ITU0.

Rev. 3.00 Sep 27, 2006 page 790 of 872 REJ09B0325-0300

RENESAS

TIOR3—Timer I/O Control Register 3 H'83												
Bit	7	6	5	4	3	2	1					
	_	IOB2	IOB1	IOB0	_	IOA2	IOA1					
Initial value	1	0	0	0	1	0	0					
Read/Write	_	R/W	R/W	R/W	_	R/W	R/W					
Note: Bit func	tions are th	ne same a	s for ITU0									

TIER3—Timer	TIER3—Timer Interrupt Enable Register 3 H'84											
Bit	7	6	5	4	3	2	1					
	_	_	_	_	_	OVIE	IMIEB					
Initial value	1	1	1	1	1	0	0					
Read/Write	_	_	_	_	_	R/W	R/W					

Rev. 3.00 Sep 27, 2006 pag REJ09

	Read OVF when OVF = 1, then write 1 in OVF													
			1	[Se	tting	cond	ition]							
				TC	NT o	verflo	wed	from	H'FF	FF to	H'00	000 o	r und	erflov
				H'0	000 1	to H'F	FFF							
Note: * Only	0 can	be w	ritten	, to c	lear t	he fla	ag.							
TCNT3 H/L—	Time	r Cou	ınter	3 H/	L						H'8	6, H'	87	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
						emer mode		PWM	 1 mod		p/dov p-cou		unter	
GRA3 H/L—G	enera	ıl Re	gister	· A3	H/L						H'8	8, H'	89	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
rtead/vviite														

Overflow flag

0 [Clearing condition]

same as fo

Rev. 3.00 Sep 27, 2006 page 792 of 872



BRA3 H/L—B	RA3 H/L—Buffer Register A3 H/L												H'8C, H'8D							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2						
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1						
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	/ R/W						
							Used	d to b	uffer	GRA	<u>.</u>									
BRB3 H/L—B	uffer	Regi	ster I	33 H	/L						H'8	E, H	'8F							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2						

Initial value Read/Write

Used to buffer GRB

Rev. 3.00 Sep 27, 2006 pag REJ09

### Master enable TIOCA3

TIOCA<sub>3</sub> output is disabled regardless of TIOR3, TMDR, and TFCR s TIOCA<sub>3</sub> is enabled for output according to TIOR3, TMDR, and TFCI

### Master enable TIOCA4

TIOCA<sub>4</sub> output is disabled regardless of TIOR4, TMDR, and TFCR set TIOCA<sub>4</sub> is enabled for output according to TIOR4, TMDR, and TFCR s

### Master enable TIOCB4

0 | TIOCB<sub>4</sub> output is disabled regardless of TIOR4 and TFCR settings TIOCB<sub>4</sub> is enabled for output according to TIOR4 and TFCR settings

Master enable TIOCB3

TIOCB<sub>3</sub> output is disabled regardless of TIOR3 and TFCR settings TIOCB<sub>3</sub> is enabled for output according to TIOR3 and TFCR settings

### Master enable TOCXA4

TOCXA<sub>4</sub> output is disabled regardless of TFCR settings TOCXA<sub>4</sub> is enabled for output according to TFCR settings

### Master enable TOCXB4

- 0 TOCXB<sub>4</sub> output is disabled regardless of TFCR settings
- TOCXB<sub>4</sub> is enabled for output according to TFCR settings

Rev. 3.00 Sep 27, 2006 page 794 of 872 REJ09B0325-0300

RENESAS

### **Output level select 3**

TIOCB<sub>3</sub>, TOCXA<sub>4</sub>, and TOCXB<sub>4</sub> outputs are inverted
 TIOCB<sub>3</sub>, TOCXA<sub>4</sub>, and TOCXB<sub>4</sub> outputs are not inverted.

# Output level select 4

	TIOCA <sub>3</sub> , TIOCA <sub>4</sub> , and TIOCB <sub>4</sub> outputs are inverted
1	$TIOCA_3,TIOCA_4,andTIOCB_4outputs$ are not inverted

### External trigger disable

	Input capture A in channel 1 is used as an external trigger signal reset-synchronized PWM mode and complementary PWM mode*
1	External triggering is disabled

Note: \* When an external trigger occurs, bits 5 to 0 in TOER are cleared to 0, disab output.

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

Bit	7	6	5	4	3	2	1		
	_	IOB2	IOB1	IOB0	_	IOA2	IOA1		
Initial value	1	0	0	0	1	0	0		
Read/Write	_	R/W	R/W	R/W	_	R/W	R/W		
Note: Bit functions are the same as for ITU0.									
TIER4—Timer	TIER4—Timer Interrupt Enable Register 4 H'94								
Bit	7	6	5	4	3	2	1		
Bit	7	6 —	5	4	3	2 OVIE	1 IMIEB		
Bit Initial value	7 1	6 — 1	5 — 1	4 — 1	3 1	_			
	_	_	_	_	_	OVIE	IMIEB		

H'93

TSR4—Timer Status Register 4 H'95							
Bit	7	6	5	4	3	2	1
	_	_	_	_	_	OVF	IMFB
Initial value	1	1	1	1	1	0	0
Read/Write	_	_	_	_	_	R/(W)*	R/(W)*

Notes: Bit functions are the same as for ITU0.


 $^{\ast}\,$  Only 0 can be written, to clear the flag.

Rev. 3.00 Sep 27, 2006 page 796 of 872

TIOR4—Timer I/O Control Register 4

REJ09B0325-0300

RENESAS



Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	RΛ												

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ09

PMR—T	PC	Out	tput M	ode Regis	ter			H'A0			
Bit			7	6	5	4	3	2	1		
			_	_	_	_	G3NOV	G2NOV	G1NOV		
Initial value 1 1 1						1	0	0	0		
Read/Writ	ead/Write — — —			_	R/W	R/W	R/W				
				0 non-ove	-	roup 0					
							e match A	in the sele	cted ITU cl		
				n-overlapp and B in the				ntrolled by	compare n		
		Gro	oup 1 n	on-overla	р						
		0		al TPC outp t values ch			match A in the selected ITU chan				
		1		verlapping B in the se				lled by cor	mpare mate		
	Gr	oup	2 non	-overlap							
	0			PC output alues chanç			h A in the	selected IT	U channel		
	1	No A	on-over and B i	lapping TP n the selec	C output ii ted ITU ch	n group 2 nannel	, controlled	by compa	are match		
Gr	oup	3 r	non-ov	erlap							
0							in the sele	ected ITU	channel		
1				ping TPC one selected			ntrolled by	compare	match		

Rev. 3.00 Sep 27, 2006 page 798 of 872 REJ09B0325-0300



Bit 1	Bit 0	
G0CMS	1 GOCMS	ITU Channel Selected as Output Trigger
0	0	TPC output group 0 (TP <sub>3</sub> to TP <sub>0</sub> ) is triggered by compare match in I
	1	TPC output group 0 (TP <sub>3</sub> to TP <sub>0</sub> ) is triggered by compare match in I
1	0	TPC output group 0 (TP <sub>3</sub> to TP <sub>0</sub> ) is triggered by compare match in I
	1	TPC output group 0 (TP <sub>3</sub> to TP <sub>0</sub> ) is triggered by compare match in I
Group 1	compare	match select 1 and 0
Bit 3	Bit 2	
G1CMS1	G1CMS0	ITU Channel Selected as Output Trigger
0	0	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare match in ITU

Group 0 compare match select 1 and 0

GIC	IVIS I	G I CIVISU	110 Channel Selected as Output Trigger
	)	0	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare match in IT
		1	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare match in IT
1	1	0	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare match in IT
		1	TPC output group 1 (TP <sub>7</sub> to TP <sub>4</sub> ) is triggered by compare match in IT

### Group 2 compare match select 1 and 0

Bit 4

Bit 5

1	0	TPC output group 2 (TP <sub>11</sub> to TP <sub>8</sub> ) is triggered by compare match in ITU						
	1	TPC output group 2 (TP <sub>11</sub> to TP <sub>8</sub> ) is triggered by compare match in ITU						
roup 3 compare match select 1 and 0								

G3CMS1	G3CMS0	ITU Channel Selec	cted as	Output	Trig	ger
Bit 7	Bit 6					

·	- D.K. U	
BCMS1	G3CMS0	ITU Channel Selected as Output Trigger
0	0	TPC output group 3 (TP <sub>15</sub> to TP <sub>12</sub> ) is triggered by compare match in ITU of

TPC output group 3 (TP<sub>15</sub> to TP<sub>12</sub>) is triggered by compare match in ITU of 1 1 0 TPC output group 3 (TP<sub>15</sub> to TP<sub>12</sub>) is triggered by compare match in ITU of 1 TPC output group 3 (TP<sub>15</sub> to TP<sub>12</sub>) is triggered by compare match in ITU of

G2CMS1 G2CMS0 ITU Channel Selected as Output Trigger

Rev. 3.00 Sep 27, 2006 pag

REJ09



TPC output group 2 (TP<sub>11</sub> to TP<sub>8</sub>) is triggered by compare match in ITU TPC output group 2 (TP<sub>11</sub> to TP<sub>8</sub>) is triggered by compare match in ITU

	NDER1	5 to NDER	R8 Descri	iption					
		0		TPC outputs TP <sub>15</sub> to TP <sub>8</sub> are disabled (NDR15 to NDR8 are not transferred to PB <sub>7</sub> to					
		1		TPC outputs TP <sub>15</sub> to TP <sub>8</sub> are enabled (NDR15 to NDR8 are transferred to PB <sub>7</sub> to PB <sub>6</sub>					
NDERA—Next	Data Ena	ble Regis	ter A			H'A3			
	Data Ena	J		4	0	-	4		
NDERA—Next	Data Ena	able Regis	<b>ter A</b> 5	4	3	H'A3 2	1		
	<b>Data Ena</b> 7 NDER7	J		4 NDER4	3 NDER3	-	1 NDER1		

R/W

R/W

TPC outputs TP<sub>7</sub> to TP<sub>0</sub> are disabled (NDR7 to NDR0 are not transferred to PA<sub>7</sub> to F

(NDR7 to NDR0 are transferred to PA7 to PA0)

TPC outputs TP7 to TP0 are enabled

R/W

R/W

Next data enable 15 to 8 Bits 7 to 0

R/W

Next data enable 7 to 0 Bits 7 to 0 NDER7 to NDER0

0

1

R/W

Description

Rev. 3.00 Sep 27, 2006 page 800 of 872

REJ09B0325-0300

R/W

Read/Write

	— Address H'FF	FA6						
	Bit	7	6	5	4	3	2	1
		_	_	_	_	_	_	_
	Initial value	1	1	1	1	1	1	1
	Read/Write	_	_	_	_		_	_
•	Different triggers	s for TPC	output gre	oups 2 an	d 3			
	— Address H'FF	FA4						
	Bit	7	6	5	4	3	2	1
		NDR15	NDR14	NDR13	NDR12	_	_	_
	Initial value	0	0	0	0	1	1	1
	Read/Write	R/W	R/W	R/W	R/W		_	
			e the next output gro		a for			
	— Address H'FF	FA6						
	Bit	7	6	5	4	3	2	1
		_	_	_	_	NDR11	NDR10	NDR9
	Initial value	1	1	1	1	0	0	0
	Read/Write	_			_	R/W	R/W	R/W
							the next o	
					R	ev. 3.00	Sep 27, 2	006 pag REJ09

Read/Write

R/W

R/W

R/W

Store the next output data for TPC output group 3

R/W

R/W

R/W

Store the next output da TPC output group 2

R/W

		,	,			,	,	
		e the next output gro		a for		e the next output gro		
— Address H'FF	FA7							
Bit	7	6	5	4	3	2	1	
	_	_	_	_			_	
Initial value	1	1	1	1	1	1	1	
Read/Write				_				
— Address H'FF	Different triggers for TPC output groups 0 and 1  — Address H'FFA5							
Bit	7	6	5	4	3	2	1	
	NDR7	NDR6	NDR5	NDR4			_	
Initial value	0	0	0	0	1	1	1	
Read/Write	R/W	R/W	R/W	R/W	_	_	_	
		e the next output gro		a for				
— Address H'FF	FA7							
Bit	7	6	5	4	3	2	1	
	_	_	_		NDR3	NDR2	NDR1	
Initial value	1	1	1	1	0	0	0	
Read/Write	_	_			R/W	R/W	R/W	

-Renesas Store the next output da TPC output group 0

Rev. 3.00 Sep 27, 2006 page 802 of 872 REJ09B0325-0300

0	Timer disabled
	TCNT is initialized to H'00 and halted
1	Timer enabled
	<ul><li>TCNT is counting</li><li>CPU interrupt requests are enabled</li></ul>
	CPU interrupt requests are enabled

Timer mode select							
0	Interval timer: requests interval timer interrupts						
1	Watchdog timer: generates a reset signal						

CI	Clock select 2 to 0					
	0	0	0			
			1			
		1	0			
			1			
	1	0	0			
			1			
		1	0			
			1			

#### Overflow flag

0	[Clearing condition]					
	Read OVF when OVF = 1, then write 0 in OVF					
1	[Setting condition]					
	TCNT changes from H'FF to H'00					

Note: \* Only 0 can be written, to clear the flag.

RSTCSR—Reset Control/Status Register  H'AB (read), H'AA (write)								
Bit		7	6	5	4	3	2	1
	W	RST	RSTOE	_	_	_	_	_
Initial value		0	0	1	1	1	1	1
Read/Write	R	/(W)*	R/W	_	_	_	_	_
			Reset ou	tput enab	ole			
			0 Exter	nal output	t of reset s	signal is di	sabled	
			1 Exter	nal outpu	t of reset s	signal is er	nabled	
	Wa	tchdo	g timer re	set				
	0	[Clea	ring condi	tions]				
		<ul> <li>Reset signal input at RES pin</li> <li>When WRST = 1, write 0 after reading WRST flag</li> </ul>						
	1 [Setting condition]							
	TCNT overflow generates a reset signal							

Note: \* Only 0 can be written in bit 7, to clear the flag.

H8/3048F-ONE	Not include this register
H8/3048B mask ROM version	Include this register
H8/3048F	
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	

Rev. 3.00 Sep 27, 2006 page 804 of 872

REJ09B0325-0300



#### Watchdog timer reset

0	[Clearing conditions]
	<ul> <li>Reset signal input at RES pin</li> </ul>
	<ul> <li>When WRST = 1, write 0 after reading WRST flag</li> </ul>
1	[Setting condition]
	TCNT overflow generates a reset signal

Notes: 1. Only 0 can be written in bit 7, to clear the flag.

2. Bit 6 must not be set to 1; in a write, 0 must always be written in this bit.

H8/3048F-ONE	Include this register
H8/3048B mask ROM version	Not include this register
H8/3048F	
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	



# Refresh cycle enable 0 Refresh cycles are disabled 1 Refresh cycles are enabled for Refresh pin enable 0 Refresh signal output at the RFSH pin is on the Refresh signal output at the RFSH pin is on the R

## Address multiplex mode select 0 8-bit column mode

#### 1 9-bit column mode

#### Strobe mode select

0	2 WE mode
1	2 CAS mode

#### PSRAM enable. DRAM enable

PSKAW enable, DRAW enable					
Bit 6	Bit 5				
PSRAME	DRAME	RAM Interface			
0	0	Can be used as an interval timer (DRAM and PSRAM cannot be directly connected)			
	1	DRAM can be directly connected			
1	0	PSRAM can be directly connected			
	1	Illegal setting			

#### Self-refresh mode

Į	1	DRAM or PSRAM self-refresh is disabled in software standby mod DRAM or PSRAM self-refresh is enabled in software standby mod
I	0	DRAM or PSRAM self-refresh is disabled in software standby mod

Rev. 3.00 Sep 27, 2006 page 806 of 872

REJ09B0325-0300



Bit 5	Bit 4	Bit 3	
CKS2	CKS1	CKS0	Counter Clock Source
0	0	0	Clock input is disabl
		1	φ/2
	1	0	φ/8
		1	φ/32
1	0	0	ф/128
		1	φ/512
	1	0	φ/2048
		1	φ/4096

#### Compare match interrupt enable

	The CMI interrupt requested by CMF is disabled
1	The CMI interrupt requested by CMF is enabled

#### Compare match flag

0	[Clearing condition]
	Read CMF when CMF = 1, then write 0 in CMF
1	[Setting condition]
	RTCNT = RTCOR

Note: \* Only 0 can be written, to clear the flag.

RTCOR—Refr	H'AF	Refresh					
Bit	7	6	5	4	3	2	1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Interval at which RTCNT and compare match are set

Rev. 3.00 Sep 27, 2006 page 808 of 872 REJ09B0325-0300

					Mu	Iltiprocessor mode
					0	Multiprocessor function disabled
					1	Multiprocessor format selected
			Sto	p bit le	ngt	h
			0	One s	top	bit
			1	Two s	top	bits
		Pa	ritv	mode		
		0	_ <u>-</u>	en parit	v	
		1	+	ld parity	_	
		•				
	Pa	arity	ena	ible		
	0	P	arity	bit is no	ot a	dded or checked
	1	P	arity	bit is a	dde	d and checked
Ch	nara	acte	r ler	ath		
0	_		data			
1	+-		data			
L'		DIL (	auta			
omn	nur	nicat	tion	mode		

#### Co (when using a serial communication interface)

0 Asynchronous mode Synchronous mode

#### GSM mode (when using a smart card interface)

0 Regular smart card interface operation GSM mode smart card interface operation

Note: \* The function of this bit differs for the normal serial communication interface an for the smart card interface. Its function is switched with the SMIF bit in SCMR

> Rev. 3.00 Sep 27, 2006 pag REJ09

Clock select 1 and 0 Bit 0

CKS0

0

1

0

1

Clock

φ clo

φ/4 cl

φ/16

φ/64

Bit 1 CKS1

0

1



Rev. 3.00 Sep 27, 2006 page 810 of 872 REJ09B0325-0300

				Clock	enable	1 and 0				
				Bit 1	Bit 0					
	CKE1 CKE0 Clock Selection and Output					Output				
	0 0 Asynchronous mode		Asynchronous mode	Internal clock, SCK pin available for ge						
						Synchronous mode	Internal clock, SCK pin used for serial of			
					1	Asynchronous mode	Internal clock, SCK pin used for clock of			
						Synchronous mode	Internal clock, SCK pin used for serial of			
				1	0	Asynchronous mode	External clock, SCK pin used for clock			
						Synchronous mode	External clock, SCK pin used for serial			
					1	Asynchronous mode	External clock, SCK pin used for clock			
						Synchronous mode	External clock, SCK pin used for serial			
			Tra			nterrupt enable d interrupt requests (*	TEI) are disabled			
			1	_		d interrupt requests (	·			
		N 4 -	.14:							
			_	•		terrupt enable	ad (a amaral na saina an anation)			
		0	+				ed (normal receive operation)			
		1	IN	/luitipro	cessor	interrupts are enable	<u>a</u>			
_	L						Receive enable			
				t enabl		ablad	0 Receiving is disabled			
0 Transmitting is disabled 1 Rec						1 Receiving is enabled				
L	1 Transmitting is enabled									
ес	eceive interrupt enable									
)										
1	Re	эсе	ive	e-data-f	ull (RX	I) and receive-error (I	ERI) interrupt requests are enabled			
ıer	mit	l in	tΔi	rrunt a	nahla					

#### Receive in 0 Receiv

#### Transmit interrupt enable

Transmit-data-empty interrupt request (TXI) is disabled

Transmit-data-empty interrupt request (TXI) is enabled

Rev. 3.00 Sep 27, 2006 page 812 of 872 REJ09B0325-0300

re	ultiprocessor ceive data is ultiprocessor ceive data is	0 bit va		Multiprocessor bit v transmit data is 0     Multiprocessor bit v transmit data is 1
Parity error    O   [Clearing conditions]   Reset or transition to standby maged PER when PER = 1, then in PER.    1   [Setting condition]   Parity error: (parity of receive do not match parity setting O/Ē bit    Framing error (for SCI0)     O   [Clearing conditions]   Reset or transition to standby mode   Read FER when FER = 1, then write	write 0	0 1 Erro	The DMAC write [Setting condition Reset or transition TE is cleared to cleared to 0. TDRE is 1 when is transmitted. For signal statu [Clearing condition Reset or transition Read ERS when transition resident reset or transition	nen TDRE = 1, then write es data in TDR. ons] ion to standby mode. o 0 in SCR and FER/ERS in last bit of 1-byte serial s (for smart card interions) on to standby mode. in ERS = 1, then write 0 i
1 [Setting condition] Framing error (stop bit is 0)		1	[Setting condition A low error signal	•
Receive data register full  0 [Clearing conditions] Reset or transition to standby mode. Read RDRF when RDRF = 1, then write 0 in RDRF. The DMAC reads data from RDR.  1 [Setting condition] Serial data is received normally and transfer from RSR to RDR		0 0	Read ORER will ORER.	tion to standby mode. hen ORER = 1, then writ on] reception of next serial d
Transmit data register empty  0 [Clearing conditions] Read TDRE when TDRE = 1, then write 0 in T The DMAC writes data in TDR.	DRE.			
[Setting conditions]     Reset or transition to standby mode.     TE is 0 in SCR     Data is transferred from TDR to TSR, enabling data to be written in TDR.  Note: * Only 0 can be written, to clear the flag				

Multiprocessor bit

Multiprocessor bit tra

Note: \*

SCMR—Smart	Card N	Aode Regist	er			H'B6	
Bit	7	6	5	4	3	2	1
	_	_	_	_	SDIR	SINV	_
Initial value	1	1	1	1	0	0	1
Read/Write	_	_	_		R/W	R/W	_
		Sn	nart card	interface ı	mode sele	ect	
		0	Smart ca	ard interfac	ce function	ı is disable	ed (Initial
		1	Smart ca	ard interfac	ce function	ı is enable	d
	Sm	art card da	ta invert				
0 Unmodified TDR contents are transmitted (Initial value) Received data is stored unmodified in RDR							ıl value)
	1	Inverted TI Received of				e in RDR	
		received (		verted ben	Jie storay	6 III KDK	

Smart card data transfer direction

0	TDR contents are transmitted LSB-first Received data is stored LSB-first in RDR	(Initial value)
1	TDR contents are transmitted MSB-first Received data is stored MSB-first in RDR	

Rev. 3.00 Sep 27, 2006 page 814 of 872 REJ09B0325-0300

BRR—Bit Rate	BRR—Bit Rate Register H'B9								
Bit	7	6	5	4	3	2	1		
Initial value	1	1	1	1	1	1	1		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Note: Bit func	Note: Bit functions are the same as for SCI0.								
SCR—Serial Co	ontrol Re	gister				H'BA			

SCR—Serial Co	ontrol Reg		H'BA				
Bit	7	6	5	4	3	2	1
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: Bit functions are the same as for SCI0.

Rev. 3.00 Sep 27, 2006 pag REJ09

Bit	7	6	5	4	3	2	1
	TDRE	RDRF	ORER	FER	PER	TEND	MPB
Initial value	1	0	0	0	0	1	0
Read/Mrite	₽//\ <b>/</b> /\*	₽/(\//\*	₽//\//\*	₽/(\//\*	₽/(\ <b>/</b> /)*	R	R

H'BC

Notes: Bit functions are the same as for SCIO.

SSR—Serial Status Register

\* Only 0 can be written, to clear the flag.

RDR—Receive Data Register					H'BD			
Bit	7	6	5	4	3	2	1	
Initial value	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	

Note: Bit functions are the same as for SCIO.

Rev. 3.00 Sep 27, 2006 page 816 of 872

REJ09B0325-0300

Por
0
1

P2DDR—Port 2 Data Direction Register

Bit		7	6	5	4	3	2	1
		P2 <sub>7</sub> DDR	P2 <sub>6</sub> DDR	P2 <sub>5</sub> DDR	P2 <sub>4</sub> DDR	P2 <sub>3</sub> DDR	P2 <sub>2</sub> DDR	P2 <sub>1</sub> DD
Modes	Initial value	e 1	1	1	1	1	1	1
1 to 4	Read/Write	е —	_	_	_	_	_	_
Modes	Initial value	e 0	0	0	0	0	0	0
5 to 7	Read/Write	e W	W	W	W	W	W	W
				Po	rt 2 input/	output se	lect	
				0	Generic i	input pin		
				1	Generic	output pin		
P1DR-	–Port 1 Da	ata Regist	er			I	H'C2	
Bit	_	7	6	5	4	3	2	1
		P1 <sub>7</sub>	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>
Initial	value	0	0	0	0	0	0	0
Read	/Write	R/W						

RENESAS

Data for port 1 pins

Rev. 3.00 Sep 27, 2006 pag REJ09

H'C1

P3DDR—Port 3	3 Data Dii	ection Re	egister			H'C4	
Bit	7	6	5	4	3	2	1
	P3 <sub>7</sub> DDR	P3 <sub>6</sub> DDR	P3 <sub>5</sub> DDR	P3 <sub>4</sub> DDR	P3 <sub>3</sub> DDR	P3 <sub>2</sub> DDR	P3₁DDR
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
				rt 3 input/		lect	
			0	Generic i	· ·		
			1	Generic	output pin		
P4DDR—Port 4 Data Direction Register H'C5							
P4DDR—Port	4 Data Dii	ection Re	egister			H'C5	
P4DDR—Port	4 Data Dii 7	rection Re	egister 5	4	3	H'C5	1
		6	5	4 P4 <sub>4</sub> DDR		2	
	7	6	5			2	
Bit	7 P4 <sub>7</sub> DDR	6 P4 <sub>6</sub> DDR	5 P4 <sub>5</sub> DDR	P4 <sub>4</sub> DDR	P4 <sub>3</sub> DDR	2 P4 <sub>2</sub> DDR	P4 <sub>1</sub> DDR
Bit Initial value	7 P4 <sub>7</sub> DDR 0	6 P4 <sub>6</sub> DDR 0	5 P4 <sub>5</sub> DDR 0 W	P4 <sub>4</sub> DDR 0 W	P4 <sub>3</sub> DDR 0 W	2 P4 <sub>2</sub> DDR 0 W	P4 <sub>1</sub> DDR
Bit Initial value	7 P4 <sub>7</sub> DDR 0	6 P4 <sub>6</sub> DDR 0	5 P4 <sub>5</sub> DDR 0 W	P4 <sub>4</sub> DDR 0 W	P4 <sub>3</sub> DDR 0 W	2 P4 <sub>2</sub> DDR 0 W	P4 <sub>1</sub> DDR
Bit Initial value	7 P4 <sub>7</sub> DDR 0	6 P4 <sub>6</sub> DDR 0	5 P4 <sub>5</sub> DDR 0 W	P4 <sub>4</sub> DDR 0 W rt 4 input/ Generic i	P4 <sub>3</sub> DDR 0 W	2 P4 <sub>2</sub> DDR 0 W	P4 <sub>1</sub> DDR

Rev. 3.00 Sep 27, 2006 page 818 of 872 REJ09B0325-0300



P4DR—Port 4 Data Register H'C7							
Bit	7	6	5	4	3	2	1
	P4 <sub>7</sub>	P4 <sub>6</sub>	P4 <sub>5</sub>	P4 <sub>4</sub>	P4 <sub>3</sub>	P4 <sub>2</sub>	P4 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	oort 4 pins		
P5DDR—Port 5	Data Dir	rection Re	egister			H'C8	
Bit	7	6	5	4	3	2	1
	_	-	_	-	P5 <sub>3</sub> DDR	P5 <sub>2</sub> DDR	P5 <sub>1</sub> DD
Modes∫ Initial valu	ue 1	1	1	1	1	1	1

						ļ	Port 5 inp	ut/output
	(Read/vvrite		_	_	_		W	W
Modes 5 to 7	Initial value Read/Write	1	1	1	1	0	0	0
	(					_		_

1 to 4

Read/Write

0 Generic input Generic output

Rev. 3.00 Sep 27, 2006 pag REJ09

0	Generic input
1	Generic output

Data for port 6 pins


H'CA

Bit	7	6	5	4	3	2	1
		_	_		P5 <sub>3</sub>	P5 <sub>2</sub>	P5 <sub>1</sub>
Initial value	1	1	1	1	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W
						Data for p	oort 5 pins
P6DR—Port 6	Data Regi	ster				Н'СВ	
P6DR—Port 6	Data Regi	ster 6	5	4	3	H'CB 2	1
			5 P6 <sub>5</sub>	4 P6 <sub>4</sub>	3 P6 <sub>3</sub>		1 P6 <sub>1</sub>
		6	_			2	

Rev. 3.00 Sep 27, 2006 page 820 of 872 REJ09B0325-0300

P5DR—Port 5 Data Register





Po	rt 8 input/o
0	Generic in
1	Generic ou

P7DR—Port 7	Data Regi	ster				H'CE	
Bit	7	6	5	4	3	2	1
	P7 <sub>7</sub>	P7 <sub>6</sub>	P7 <sub>5</sub>	P7 <sub>4</sub>	P7 <sub>3</sub>	P7 <sub>2</sub>	P7 <sub>1</sub>
Initial value	*	*	*	*	*	*	*
Read/Write	R	R	R	R	R	R	R
	·						

Read the pin levels for port 7

Note: \* Determined by pins P7<sub>7</sub> to P7<sub>0</sub>.

P8DR—Port 8 Data Register

Bit	7	6	5	4	3	2	1
	_	_		P8 <sub>4</sub>	P8 <sub>3</sub>	P8 <sub>2</sub>	P8 <sub>1</sub>
Initial value	1	1	1	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W

H'CF

Data for port 8 pins

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

					1	Generic o	utput	
PADD	R—Port A	Data Dir	ection Re	gister		]	H'D1	
Bit		7	6	5	4	3	2	1
		PA <sub>7</sub> DDR	PA <sub>6</sub> DDR	PA <sub>5</sub> DDR	PA <sub>4</sub> DDR	PA <sub>3</sub> DDR	PA <sub>2</sub> DDR	PA <sub>1</sub> DD
Modes	Initial value	e 1	0	0	0	0	0	0
3, 4, 6	Read/Write	e —	W	W	W	W	W	W
Modes	Initial value	e 0	0	0	0	0	0	0
1, 2, 5, 7	Read/Write	e W	W	W	W	W	W	W
				<b>Poi</b> 0 1	rt A input/ Generic i Generic c	nput	elect	

0 Generic input

Data for port 9 pins

P9DR—Port 9 Data Register				H'D2			
Bit	7	6	5	4	3	2	1
	_	_	P9 <sub>5</sub>	P9 <sub>4</sub>	P93	P9 <sub>2</sub>	P9 <sub>1</sub>
Initial value	1	1	0	0	0	0	0
Read/Write	_	_	R/W	R/W	R/W	R/W	R/W

Rev. 3.00 Sep 27, 2006 page 822 of 872

REJ09B0325-0300



PBDDR—Port B Data Direction Register						H'D4	
Bit	7	6	5	4	3	2	1
	PB <sub>7</sub> DDR	PB <sub>6</sub> DDR	PB <sub>5</sub> DDR	PB <sub>4</sub> DDR	PB <sub>3</sub> DDR	PB <sub>2</sub> DDR	PB₁DDR
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
	Port B input/output select  O Generic input  1 Generic output						
PBDR—Port B Data Register H'D6							
Bit	7	6	5	4	3	2	1
	PB <sub>7</sub>	PB <sub>6</sub>	PB <sub>5</sub>	PB <sub>4</sub>	PB <sub>3</sub>	PB <sub>2</sub>	PB <sub>1</sub>
Initial value	0	0	0	0	0	0	0

R/W

Read/Write

R/W

R/W

Data for port B pins

R/W

R/W

R/W

R/W

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

0	Input pull-up transistor is off	Ī
1	Input pull-up transistor is on	

Note: Valid when the corresponding P2DDR bit is cleared to 0 (designating generic in

P4PCR—Port 4	Input Pu	ıll-Up MC	S Contro	ol Registe	r	H'DA	
Bit	7	6	5	4	3	2	1
	P4 <sub>7</sub> PCR	P4 <sub>6</sub> PCR	P4 <sub>5</sub> PCR	P4 <sub>4</sub> PCR	P4 <sub>3</sub> PCR	P4 <sub>2</sub> PCR	P4 <sub>1</sub> PCI
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						
			Port 4	input pull	-up MOS	control 7	to 0
				out pull-up	•		
			1 Inp	out pull-up	transistor	is on	

Note: Valid when the corresponding P4DDR bit is cleared to 0 (designating generic in

Rev. 3.00 Sep 27, 2006 page 824 of 872

REJ09B0325-0300



Note: Valid when the corresponding P5DDR bit is cleared to 0 (designating generic in							
DADR0—D/A I	Data Regi	ster 0				H'DC	
Bit	7	6	5	4	3	2	1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				D/A conve	ersion data	ı	
DADR1—D/A I	DADR1—D/A Data Register 1 H'DD						
Bit	7	6	5	4	3	2	1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

RENESAS

D/A conversion data

Rev. 3.00 Sep 27, 2006 pag REJ09

0 Input pull-up transistor is of1 Input pull-up transistor is or

D/A enable							
Bit 7	Bit 6						
DAOE1	DAOE0						
0	0						
	1						
		l					
1	0						
		ľ					
	1						

D/A output enable 0

D/A output enable 1

Bit

Initial value

Read/Write

REJ09B0325-0300

1	0
	1

Λ

D/A conversion is enabled in channel 0 D/A conversion is disabled in channel 1

D/A conversion is disabled in channels 0 and 1

Description

Channel-0 D/A conversion and DA<sub>0</sub> analog output are enabled

Channel-1 D/A conversion and DA<sub>1</sub> analog output are enabled

10 9

AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0

A/D conversion data 10-bit data giving an A/D conversion result

D/A conversion is enabled in channels 0 and 1

D/A conversion is enabled in channels 0 and 1

D/A conversion is enabled in channels 0 and 1

H'E0, H'E1

R

**ADDRAL** 

R

0

R R

0

D/A conversion is disabled in channel 0 D/A conversion is enabled in channel 1

7

0

R

6

0 0 0

R

8

0

R

R

RENESAS

0

1

DA<sub>1</sub> analog output is disabled

ADDRA H/L-A/D Data Register A H/L

15 14

0

R

Rev. 3.00 Sep 27, 2006 page 826 of 872

DA<sub>0</sub> analog output is disabled

13

0 0 0 0 0

R R R R

0

R


12 11

**ADDRAH** 

DAE

Bit 5

A/D conversion data 10-bit data giving an A/D conversion result



Rev. 3.00 Sep 27, 2006 pag REJ09

	1	Conversion time =	134 states (r	naximu	m)		
			Channel s	select 2	to 0 —		
			Group Selection		annel ection	Desc	ription
			CH2	CH1	CH0	Single Mode	Scan
		•-	0	0	0	AN <sub>0</sub>	AN <sub>0</sub>
	Scan I			l	1	AN <sub>1</sub>	AN <sub>0</sub> ,
		ingle mode		1	0	AN <sub>2</sub>	AN <sub>0</sub>
	1   So	can mode		l	1	AN <sub>3</sub>	AN <sub>0</sub>
			1	0	0	AN <sub>4</sub>	AN <sub>4</sub>
				l	1	AN <sub>5</sub>	AN <sub>4</sub> ,
				1	0	AN <sub>6</sub>	AN <sub>4</sub>
				l	1	AN <sub>7</sub>	AN <sub>4</sub>
٧D	) start						
0	A/D c	conversion is stopped	d				
1	Single	e mode: A/D conversion		DST is a	automat	ically cleared to	0 whe
	Scan	mode: A/D convers	sion starts an			cling among the software, by a re	

transition to standby mode

0 Conversion time = 266 states (maximum)

A/D interrupt enable

A/D end interrupt request is disabled A/D end interrupt request is enabled

Clock select

#### A/D end flag

	<del>_</del>
0	[Clearing condition]
	Read ADF while ADF = 1, then write 0 in ADF
1	[Setting conditions]
	Single mode: A/D conversion ends
	Scan mode: A/D conversion ends in all selected channels

Note: \* Only 0 can be written, to clear flag.

Rev. 3.00 Sep 27, 2006 page 828 of 872

REJ09B0325-0300



U	A/D conversion cannot be externally triggered
1	A/D conversion starts at the fall of the external trigger signal $(\overline{AL})$

1	A/D conversion starts at the fall of the external trigger signal (AD

H8/3048F-ONE	Not include this register
H8/3048F	Include this register
H8/3048B mask ROM version	_
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	

ADCR—A/D Control Register				H'E9				
Bit	7	6	5	4	3	2	1	
	TRGE	_	_	_	_	_	_	Ī
Initial value	0	1	1	1	1	1	1	_
Read/Write	R/W	_	_	_	_		_	
	Trigge	r enable						
	0 A/I	O conversi	on cannot	be extern	ally trigge	red		

Note: \* Bit 0 must not be set to 1; in a write, 0 must always be written in this bit.

1 A/D conversion starts at the fall of the external trigger signal (AL

H8/3048F-ONE	Include this register
H8/3048F	Not include this register
H8/3048B mask ROM version	
H8/3048ZTAT	
H8/3048 mask ROM version	
H8/3047 mask ROM version	
H8/3045 mask ROM version	
H8/3044 mask ROM version	

Rev. 3.00 Sep 27, 2006 pag

REJ0



rea 7 to 0 bus width contro	0
-----------------------------	---

Bits 7 to 0	
ABW7 to ABW0	Bus Width of Access Area
0	Areas 7 to 0 are 16-bit access areas
1	Areas 7 to 0 are 8-bit access areas

ASTCR—Access State Control Register						H'ED	Bus
Bit	7	6	5	4	3	2	1
	AST7	AST6	AST5	AST4	AST3	AST2	AST1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						
					l .		

#### Area 7 to 0 access state control

Bits 7 to 0	
AST7 to AST0	Number of States in Access Cycle
0	Areas 7 to 0 are two-state access areas
1	Areas 7 to 0 are three-state access areas

Rev. 3.00 Sep 27, 2006 page 830 of 872 REJ09B0325-0300



wait m	ode se	lect 1 and 0
Bit 3	Bit 2	
WMS1	WMS0	Wait Mode
0	0	Programmable wait mode
	1	No wait states inserted by wait-state controller
1	0	Pin wait mode 1
	1	Pin auto-wait mode

vait count 1 and 0					
Bit 1	Bit 0				
WC1	WC0	Num			
0	0	No wait			
	1	1 sta			
1	0	2 sta			
	1	3 sta			

0 Wait-state control is disabled (pin wait mode

1 Wait-state control is enabled

1 state inserted 2 states inserted 3 states inserted

Number of Wait No wait states in wait-state contro

WCER—Wait-	State Con	troller Er	nable Reg	ister		H'EF	Bus
Bit	7	6	5	4	3	2	1
	WCE7	WCE6	WCE5	WCE4	WCE3	WCE2	WCE1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Wait-state	e controlle	er enable	7 to 0	

Rev. 3.00 Sep 27, 2006 pag

REJ0

Bit 2	Bit 1	Bit 0	
$MD_2$	MD <sub>1</sub>	$MD_0$	Operatin
0	0	0	_
		1	Mode 1
	1	0	Mode 2
		1	Mode 3
1	0	0	Mode 4
		1	Mode 5
	1	0	Mode 6
		1	Mode 7

Note: \* Determined by the state of the mode pins (MD $_2$  to MD $_0$ ).

Rev. 3.00 Sep 27, 2006 page 832 of 872 REJ09B0325-0300



# RAM enable 0 On-chip RAM 1 On-chip RAM NMI edge select

#### An interrupt is requested at the falling of th

	All interrupt is requested at the failing
1	An interrupt is requested at the rising

#### User bit enable

	CCR bit 6 (UI) is used as an interrupt mask bit
1	CCR bit 6 (UI) is used as a user bit

### Standby timer select 2 to 0

	-							
Bit 6	Bit 5	Bit 4	Standby Timer					
STS2	STS1	STS0	H8/3048F-ONE H8/3048B mask ROM version	*				
0	0	0	Waiting time = 8,192 states	Waiting time = 8,1				
		1	Waiting time = 16,384 states	Waiting time = 16,				
	1	0	Waiting time = 32,768 states	Waiting time = 32,				
		1	Waiting time = 65,536 states	Waiting time = 65,				
1	0	0	Waiting time = 131,072 states	Waiting time = 131				
		1	Waiting time = 262,144 states	Waiting time = 1,0				
	1	0	Waiting time = 1,024 states	Illegal setting				
		1	Illegal setting	Illegal setting				

Note: \* H8/3048F H8/3048ZTAT

> H8/3048 mask ROM version H8/3047 mask ROM version H8/3045 mask ROM version H8/3044 mask ROM version

#### Software standby

0	SLEEP instruction causes transition to sleep mode
1	SLEEP instruction causes transition to software standby mode

	Add	dress 23 to	21 enable				
	0						
	1	Other input	output/				
							<u> </u>
ISCR—IRQ Sei	nse Con	itrol Regist	er			H'F4	Interrupt
Bit	7	6	5	4	3	2	1
	_	_	IRQ5SC	IRQ4SC	IRQ3SC	IRQ2SC	IRQ1SC
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		IRQ <sub>5</sub>	to IRQ <sub>0</sub> s	ense cont	rol		
		0 1	nterrupts a	re request	ed when $ar{I}$	$\overline{RQ_5}$ to $\overline{IR}$	$\overline{\mathbb{Q}_0}$ inputs a

Bus release enable

0 The bus cannot be released to an exteri The bus can be released to an external

1 Interrupts are requested by falling-edge input at IRQ

REJ09B0325-0300



ISR—IRQ S	tatus Regis	ster				H'F6	Interru
Bit	7	6	5	4	3	2	1
	_	_	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F
Initial value	0	0	0	0	0	0	0
Read/Write		_	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*
	IRQ <sub>5</sub> to IR  Bits 5	to 0 o IRQ0F	[Clearing	and Clearir g condition QnF when	s]		ite 0 in IR0

handling is carried out.

IRQnSC = 0 and  $\overline{IRQn}$  input is low.

[Setting conditions]

carried out.

Note: \* Only 0 can be written, to clear the flag.

1

RENESAS

Rev. 3.00 Sep 27, 2006 pag REJ09

IRQ<sub>5</sub> to IRQ<sub>0</sub> interrupts are disabled
 IRQ<sub>5</sub> to IRQ<sub>0</sub> interrupts are enabled

IRQnSC = 0, IRQn input is high, and interrupt exc

IRQnSC = 1 and IRQn interrupt exception handlin

IRQnSC = 1 and a falling edge is generated in the

0	Priority level 0 (low priority)
1	Priority level 1 (high priority

Bit 3:

IPRA3

Priority level B7 to B5, B3 to B1 0 Priority level 0 (low priority) Priority level 1 (high priority)

Bit 1:

**IPRA1** 

Bit 2:

IPRA2

Interrupt sources controlled by each bit

Bit 6:

IPRA6

Bit 7:

**IPRA7** 

Interrupt source	IRQ₀ I		-	IRQ₄, IRQ₅	WDT, Refresh Controller	ITU channel 0	ITU channel 1
RB—Interr	upt Priorit	y Register	r B			H'F9	Interrupt
Bit	7	6	5	4	3	2	1
	IPRB7	IPRB6	IPRB5	_	IPRB3	IPRB2	IPRB1
nitial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit 4:

**IPRA4** 

Bit 5:

IPRA5

Interrupt sources controlled by each bit

	Bit 7: IPRB7	Bit 6: IPRB6	Bit 5: IPRB5	Bit 4: —	 Bit 2: IPRB2	Bit 1: IPRB1
Interrupt source	ITU channel 3	ITU channel 4	DMAC	_	 SCI channel 1	A/D converte

Rev. 3.00 Sep 27, 2006 page 836 of 872

REJ09B0325-0300






Figure C.1 Port 1 Block Diagram (Pins P1, to P1,)

Rev. 3.00 Sep 27, 2006 pag

REJ09




Figure C.2 Port 2 Block Diagram (Pins P2, to P2,)

Rev. 3.00 Sep 27, 2006 page 838 of 872

REJ09B0325-0300




Figure C.3 Port 3 Block Diagram (Pins P3<sub>0</sub> to P3<sub>7</sub>)

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure C.4 Port 4 Block Diagram (Pins P4, to P4,)

Rev. 3.00 Sep 27, 2006 page 840 of 872

REJ09B0325-0300




Figure C.5 Port 5 Block Diagram (Pins P5<sub>0</sub> to P5<sub>3</sub>)

RENESAS

Rev. 3.00 Sep 27, 2006 pag

REJ09




Figure C.6 (a) Port 6 Block Diagram (Pin P6<sub>0</sub>)

Rev. 3.00 Sep 27, 2006 page 842 of 872

REJ09B0325-0300




Figure C.6 (b) Port 6 Block Diagram (Pin P6,)

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure C.6 (c) Port 6 Block Diagram (Pin P6<sub>2</sub>)

Rev. 3.00 Sep 27, 2006 page 844 of 872

REJ09B0325-0300




Figure C.6 (d) Port 6 Block Diagram (Pins  $P6_6$  to  $P6_3$ )

Rev. 3.00 Sep 27, 2006 pag REJ09

- Input e - Analog Legend: RP7: Read port 7 Note: n = 0 to 5

Figure C.7 (a) Port 7 Block Diagram (Pins P7<sub>0</sub> to P7<sub>5</sub>)




Figure C.7 (b) Port 7 Block Diagram (Pins P7, and P7,)

Rev. 3.00 Sep 27, 2006 page 846 of 872

REJ09B0325-0300






Figure C.8 (a) Port 8 Block Diagram (Pin  $P8_0$ )





Figure C.8 (b) Port 8 Block Diagram (Pins P8, to P8,)

Rev. 3.00 Sep 27, 2006 page 848 of 872

REJ09B0325-0300





 $Figure~C.8~(c)~~Port~8~Block~Diagram~(Pin~P8_{_{\! 4}})$ 

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure C.9 (a) Port 9 Block Diagram (Pin P9<sub>0</sub>)

Rev. 3.00 Sep 27, 2006 page 850 of 872

REJ09B0325-0300




Figure C.9 (b) Port 9 Block Diagram (Pin P9<sub>1</sub>)

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure C.9 (c) Port 9 Block Diagram (Pins P9, and P9,)

Rev. 3.00 Sep 27, 2006 page 852 of 872

REJ09B0325-0300






Figure C.9 (d) Port 9 Block Diagram (Pins P9<sub>4</sub> and P9<sub>5</sub>)




Figure C.10 (a) Port A Block Diagram (Pins PA, and PA,)

Rev. 3.00 Sep 27, 2006 page 854 of 872

REJ09B0325-0300




Figure C.10 (b) Port A Block Diagram (Pins PA<sub>2</sub> and PA<sub>3</sub>)

Rev. 3.00 Sep 27, 2006 pag

REJ0




Figure C.10 (c) Port A Block Diagram (Pins PA<sub>4</sub> to PA<sub>6</sub>)

Rev. 3.00 Sep 27, 2006 page 856 of 872

REJ09B0325-0300




Figure C.10 (d) Port A Block Diagram (Pin PA<sub>7</sub>)




Figure C.11 (a) Port B Block Diagram (Pins PB<sub>0</sub> to PB<sub>3</sub>)

Rev. 3.00 Sep 27, 2006 page 858 of 872

REJ09B0325-0300




Figure C.11 (b) Port B Block Diagram (Pins  $PB_4$  and  $PB_5$ )




Figure C.11 (c) Port B Block Diagram (Pin PB<sub>6</sub>)

Rev. 3.00 Sep 27, 2006 page 860 of 872

REJ09B0325-0300




Figure C.11 (d) Port B Block Diagram (Pin PB<sub>7</sub>)

Rev. 3.00 Sep 27, 2006 pag

REJO

$P2_7$ to $P2_0$	1 to 4		L	Т	Т
	5, 6		T	Т	keep
					T
	7		Т	Т	keep
P3, to P3 <sub>0</sub>	1 to 6		Т	Т	Т
	7		Т	Т	keep
P4, to P4 <sub>0</sub>	1 to 6	8-bit bus	T	Т	keep
		16-bit bus	T	Т	Т
	7		Т	Т	keep
P5 <sub>3</sub> to P5 <sub>0</sub>	1 to 4		L	Т	Т
	5, 6		T	Т	keep
					T
	7		Т	Т	keep

Reset

L

Т

Т

Clock output T

Mode

Т

Т

Т

Т

Mode

Н

Т

Т

T

keep

keep

Mode

Т

Т

Т

Т

Т

Т

Т

Т

Т

T T

Т

keep

Clock output C

S

R

Α

Ir ([

A ([

1/

Α

Ir ([

A ([ ]/

I/

D

1/

Α

Ir (I

A ([

Pin Name

RESO\*2

P1, to P1

Mode

1 to 4

5, 6

7

REJ09B0325-0300



P8 <sub>0</sub>	1 to 6	Т	Т	keep (RFSHE = 0)	keep (RFSHE = 0)
				RFSH (RFSHE = 1)	H (RFSHE = 1)
	7	Т	T	keep	_
P8 <sub>3</sub> to P8 <sub>1</sub>	1 to 6	Т	Т	T (DDR = 0)	keep (DDR = 0)
				H (DDR = 1)	H (DDR = 1)
	7	Т	Т	keep	_
P8 <sub>4</sub>	1 to 6	L	Т	T (DDR = 0)	keep (DDR = 0)
				L (DDR = 1)	H (DDR = 1)
	7	Т	Т	keep	_
				Rev. 3.00 S	ep 27, 2006 pag

Т

Т

Т

Т

Т

H\*3

Т

Т

Т

Т

Т

Т

RENESAS

7

7

7

1 to 6

1 to 7

1 to 6

P6,

P6, to P6,

P7, to P7,

(BRLE = 1)

(BRLE = 1)

Т

T\*1

REJ0

keep

keep (BRLE = 0)

Н

Т

Т

keep

keep

	1, 2, 5, 7	T	Т	keep	keep*1	1/
Legend	d:					
H:	High					
L:	Low					
T:						
keep:	Input pins are in the	ne high-impe	edance state; c	output pins mai	ntain their prev	ious s
DDR:						
Notes:	1. The bus canno	ot be release	ed in mode 7.			
	2. Output is low of	only for rese	t by WDT over	flow.		

 $\overline{\mathsf{T}^{*_4}}$ 

L\*4

T\*4

Т

Т

Т

Т

Τ

Т

Т

1, 2, 5, 7

1, 2, 5, 7

3, 4, 6

1 to 7

3, 4, 6

 $PA_{7}$ 

PB,

PB<sub>6</sub>

PB, to PB

Rev. 3.00 Sep 27, 2006 page 864 of 872 REJ09B0325-0300

power supply).



This RESO output function is only for the mask ROM, ZTAT, and flash memory

4. During direct power supply, oscillation damping time differs between "H", "L"

3. During direct power supply, oscillation damping time is "H" or "T".

output)

(otherwise)

keep

keep

keep

keep

keep

(CS output)

(otherwise)

Т

Н

output)

keep\*1

keep\*1

keep\*1

(CS output)

(otherwise)

Т

Н

keep

keep\*1

keep (otherwise) (6 0

1/

(0

1/

Α

1/

1/

C

(( 1/

(0




Figure D.1 Reset during Memory Access (Reset during T1 State)

Rev. 3.00 Sep 27, 2006 pag REJ09




Figure D.2 Reset during Memory Access (Reset during T2 State)





Figure D.3 Reset during Memory Access (Reset during T3 State)

I/O port

Rev. 3.00 Sep 27, 2006 pag

REJ0


•



(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM do not need to be retained,  $\overline{RES}$  does not have to be driven low as in (1).

### Timing of Recovery from Hardware Standby Mode

Drive the  $\overline{RES}$  signal low approximately 100 ns before  $\overline{STBY}$  goes high.



Rev. 3.00 Sep 27, 2006 page 868 of 872

REJ09B0325-0300



F-ONE H8/3048F	memory version (single			
			HD64F3048BF	64F3048F
		3 V version	HD64F3048BVTE	64F3048VTE
	power supply)		HD64F3048BVF	64F3048VF
	Flash memory version	5 V version	HD64F3048TF	HD64F3048TF
			HD64F3048F	HD64F3048F
	(dual	3 V version	HD64F3048VTF	HD64F3048VTF
	power supply)		HD64F3048VF	HD64F3048VF
H8/3048	PROM version	5 V version	HD6473048TF	HD6473048TF
ZTAT			HD6473048F	HD6473048F
		3 V version	HD6473048VTF	HD6473048VTF
			HD6473048VF	HD6473048VF
H8/3048	Mask ROM version	5 V version	HD6433048TF	HD6433048(***)TF
			HD6433048F	HD6433048(***)F
		3 V version	HD6433048VTF	HD6433048(***)VTF
			HD6433048VF	HD6433048(***)VF
H8/3047	Mask ROM version	5 V version	HD6433047TF	HD6433047(***)TF
			HD6433047F	HD6433047(***)F
		3 V version	HD6433047VTF	HD6433047(***)VTF
			HD6433047VF	HD6433047(***)VF

3 V version

5 V version

HD6433048BF

HD6433048BVTE

HD6433048BVF

HD64F3048BTE

64F3048TE

ROIVI

Flash

H8/3048

version



100-pin QFF

100-pin TQF

100-pin QFF 100-pin TQF

100-pin QFF

100-pin TQF

100-pin QFF

100-pin TQF

100-pin QFF 100-pin TQF

100-pin QFF

100-pin TQF

100-pin QFF

REJ09

Rev. 3.00 Sep 27, 2006 pag

		ROM version		HD6433044F	HD6433044(***)F	100-pin QFP	
			3 V version	HD6433044VTF	HD6433044(***)VTF	100-pin TQFF	
				HD6433044VF	HD6433044(***)VF	100-pin QFP	
Note: (***) in mask ROM versions is the ROM code.							

Rev. 3.00 Sep 27, 2006 page 870 of 872 REJ09B0325-0300




Figure G.1 Package Dimensions (FP-100B)




Figure G.2 Package Dimensions (TFP-100B)

Rev. 3.00 Sep 27, 2006 page 872 of 872 REJ09B0325-0300

## Renesas 8-Bit Single-Chip Microcomputer Hardware Manual H8/3048B Group

Publication Date: 1st Edition, August 2002

Rev.3.00, September 27, 2006

Published by: Sales Strategic Planning Div. Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

 $\hbox{@2006. Renesas Technology Corp., All rights reserved. Printed in Japan.}\\$ 



#### **RENESAS SALES OFFICES**

http://www.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655-6213-0200, Fax: <655-6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehs Tel: <603> 7955-9390, Fax: <603> 7955-9510

# H8/3048B Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MC68302EH20C MC7457RX1000LC MC7457RX1267LC MC7457VG1267LC A2C00010998 A A2C52004004 R5F117BCGNA#20
R5F52106BDLA#U0 R5S72690W266BG#U0 ADJ3400IAA5DOE MPC8245TVV266D MPC8245TZU300D MPC8260ACVVMHBB
MPC8323ECVRAFDCA MPC8536ECVJAVLA BOXNUC5PGYH0AJ 20-668-0024 P1010NSN5DFB P2010NSN2MHC P2020NXE2HHC
P5020NSE7QMB P5020NSE7TNB P5020NSE7VNB LS1020ASN7KQB LS1020AXN7HNB LS1020AXN7KQB A2C00010729 A
A2C00039344 T1022NSE7MQB T1022NXN7PQB T1023NSE7MQA T1024NXE7PQA T1042NSE7MQB T1042NSN7MQB
T1042NXN7WQB T2080NSE8TTB T2080NSN8PTB T2080NXE8TTB T2081NXN8TTB R5F101AFASP#V0 MC68302CEH20C
TS68040MF33A MPC8260ACVVMIBB MPC8280CZUUPEA MPC8313ECVRAFFC MPC8313ECVRAGDC MPC8313EVRADDC
MPC8313EVRAFFC MPC8313VRADDC MPC8314CVRAGDA