



OXU140CM

USB On-The-Go Full Speed Host, High Speed Peripheral with Multi-Storage Interface

Features	•	Singl contr	e-chip USB OTG full-speed host and high-speed peripheral roller
			Replaces two-chip system
			Reduces system cost and board space
			Minimizes system design complexity and power
			Simultaneous USB host, peripheral, and CE-ATA/MMC/SD interface operation
			USB peripheral to CE-ATA/MMC/SD bridging
			patible with the <i>Universal Serial Bus Specification, Revision 2.0</i> he <i>On-The-Go Supplement to the USB Specification 2.0, Revision</i>
		CE-A	TA 1.1 command support with built-in flow control
		MMC	C 4.1 compatible
			Configurable 1-/4-/8-bit data bus at up to 48 MHz clock frequency
			Dual-voltage (3.3 V and 1.8 V) I/O support
			Integrated smart clock control for reduced power consumption
	•		power supply, flexible I/O voltage of 1.65 V to 3.6 V MOS/TTL) to interface to a wide range of CPUs
	•	Low- not in	power sleep mode to minimize power consumption when n use
	•	_	rated on-chip charge pump, supports up to 100 mA of ent, enables support for broad range of USB devices
		Packa	aging
			8 × 8 mm BGA, 100 ball, RoHS compliant
			14 × 14 mm LQFP, 128 pin, RoHS compliant
	•		t memory mapped interface can gluelessly interface to most llar microprocessors and DSPs
	•		microprocessor access cycle and double/multi buffering ort for all four types of USB transfers

■ Two DMA (slave) channel support for peripheral controller and multi-storage interface controller lowers CPU utilization

- Integrated PLL supports 12 MHz or 30 MHz external crystal or crystal oscillators for system flexibility
- 16 Kbytes of on-chip SRAM enables optimal system throughput
- USB peripheral allows up to 8 bi-directional endpoints for support of multi-function systems
- Host Negotiation Protocol and Session Request Protocol implemented in hardware
- Transaction scheduling and transfer level protocol implemented in hardware (including data toggle, retry, and bandwidth management) for high performance

Device Overview

The Oxford Semiconductor OXU140CM is a single-chip USB On-The-Go (OTG) controller that incorporates a full-speed host, a high-speed peripheral controller, and a multi-storage interface that supports the following technologies:

- Consumer electronics advanced technology attachment (CE-ATA) HDDs
- MultiMediaCard (MMC)
- Secure Digital (SD)

The high-speed peripheral port offers high-data-rate transfers to and from host PCs. This is essential for devices such as smart phones, portable media players, car audio/navigation units, and personal storage devices, where media transfer times greatly impact the user experience. The full-speed host port enables the connection of a wide range of devices, such as flash drives, keyboards, mice, and digital still cameras. The OXU140CM low-power design is ideal for extending the battery life in mobile applications.

The multi-storage interface provides glueless support for CE-ATA hard drives. This new class of drives is designed for lower pin count, better power utilization, and a more efficient command protocol than existing hard drives, making it ideal for portable applications. The interface also supports MMC and SD flash memory devices, providing additional product flexibility in memory capacity expansion. (Multi-bit SDIO and encryption are not supported.) The OXU140CM implements fast protocol-aware bridging between the USB peripheral port and the multi-storage interface, improving data transfer rates and minimizing CPU utilization.

The OXU140CM allows for simultaneous host and peripheral operation. The ports can be configured in one of two modes:

- One OTG port and one full-speed host port
- One high-speed peripheral port and two full-speed host ports


The multi-storage interface can be used in conjunction with either mode.

The OXU140CM is supported with USB device drivers and the Oxford Semiconductor USBLinkTM product suite. The USBLink host, peripheral, and OTG stacks have been ported to a wide variety of real time operating system including VxWorks[®], ThreadX[®], and Nucleus[®].

In addition, Oxford Semiconductor also makes available low-level controller drivers for other native USB stacks such as those included with Windows $^{\text{\tiny (B)}}$ CE and Linux $^{\text{\tiny (B)}}$ 2.6.x.

Figure 1 shows a block diagram of the OXU140CM.

Figure 1 OXU140CM Architectural Diagram



Development Support

The OXU140CM product suite includes the USB controller as well as the protocol stacks and the driver software that enable a wide variety of USB applications. This unique ability to deliver a total hardware and software solution sets Oxford Semiconductor apart from other semiconductor companies and benefits customers by:

- Shortening time to market
- Reducing risk
- Offering a single source for hardware and software, thereby reducing the number of suppliers the customer has to deal with

Oxford Semiconductor is a Microsoft[®] Windows[®] Embedded Partner and has developed host and peripheral controller drivers for Windows CE 5.0. Similar software support is also available for Linux[®] 2.6.x.

For customers using an RTOS such as VxWorks[®], ThreadX[®], Nucleus[®], OSE, LynxOS[®], and AMXTM, among others, Oxford Semiconductor offers its USBLink host, peripheral, and On-The-Go software solutions.

The USBLink Product Suite is a modularized approach to providing USB connectivity for a wide variety of embedded products. Due to its flexible architecture and broad based support for USB host, peripheral, and OTG applications, Oxford Semiconductor can tailor the USBLink software deliverables to meet each customer's USB requirements.

The USBLink solutions are configurable and can support systems with:

- Big or little endian processors
- DMA or non-DMA USB controllers
- A wide variety of USB controllers, including the OXU140CM
- Complex to simple operating systems

Oxford Semiconductor has over eight years of experience developing embedded USB technology. Its USBLink software has been ported to twenty different operating systems and a wide variety of embedded architectures. USBLink is shipping in many millions of units.

Electrical Characteristics

Tables 1 to 11 detail the required operating conditions for the device and the DC and AC electrical characteristics.

Table 1 Absolute Maximum Device Ratings							
Symbol	Parameter	Min	Max	Unit			
$V_{DD3.3}$	3.3 V power supply	-0.3	4.0	V			
V _{DD1.8}	1.8 V power supply	-0.3	2.16	V			
V _{DDW}	1.8 V to 3.3 V wide-range I/O power supply	-0.3	4.0	V			
V _I	DC input voltage	-0.3	4.0	V			
T _S	Storage temperature	-40	+150	°C			

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the normal operating conditions specified in the following section. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2 Recommended Operating Conditions							
Symbol	Parameter	Min	Max	Unit			
V _{DD3.3}	3.3 V power supply	2.97	3.63	V			
V _{DD1.8}	1.8 V power supply	1.62	1.98	V			
V _{DDW}	1.8 to 3.3 V wide-range I/O power supply	1.62	3.63	V			
V _{I3.3}	DC input voltage of 3.3 V pins	0	3.6	V			
V _{IW}	DC input voltage of wide-range pins	0	1.1*V _{DDW}	V			
T _O	Operating temperature	-40	+85	°C			

Symbol	Parameter	Condition	Min	Max	Unit
V_{DI}	Differential input sensitivity	$ V_{I(DPN)} - V_{I(DMN)} $ (where N = 1 or 2)	0.2		V
V_{CM}	Differential comm. mode range		0.8	2.5	V
V _{OL}	Static output low		0.0	0.3	V
V _{OH}	Static output high		2.8	3.6	V
V _{CRS}	Output signal crossover		1.3	2.0	V
C _{IN}	Input capacitance			20	pF

Note:

Symbol	Parameter	Condition	Min	Max	Unit
V _{HSDIFF}	High-speed differential input sensitivity	V _{I(DPP)} VI(DMP)	300		mV
V_{HSCM}	High-speed data signaling common mode range		-50	500	mV
V _{HSSQ}	High-speed squelch detection threshold	Squelch detected		100	mV
		No squelch detected	150		mV
V _{HSIO}	High-speed idle output voltage (differential)		-10	10	mV
V _{HSOL}	High-speed low-level output voltage (differential)		-10	10	mV
V _{HSOH}	High-speed high-level output voltage (differential)		-360	400	mV
V _{CHIRPK}	Chirp-K output voltage (differential)		-900	-500	mV

Table 5 D	OC Characteristics, Logic Signa	ls			
Symbol	Parameter	Condition	Min	Max	Unit
V _{OL}	Low-level output voltage			0.4	V
V _{OH}	High-level output voltage	V _{DDW} = 3.3 V	2.4		V
		V _{DDW} = 1.8 V	0.75*V _{DDW}		V
V _{IL}	Low-level input voltage	V _{DDW} = 3.3 V		0.8	V
		V _{DDW} = 1.8 V		0.3*V _{DDW}	V
V _{IH}	High-level input voltage	V _{DDW} = 3.3 V	2.0		V
		V _{DDW} = 1.8 V	0.7*V _{DDW}		V
C _{IN}	Input capacitance		2.2 (t <u>y</u>	2.2 (typical)	
C _{OUT}	Output capacitance		2.2 (t <u>y</u>	2.2 (typical)	
C _{BI}	Bi-directional capacitance		2.2 (t <u>y</u>	2.2 (typical)	
I _{IN}	Input leakage current	No pull up or pull down	-10	10	μΑ

Note:

The capacitances listed above do not include pad capacitance and package capacitance. One can estimate pin capacitance by adding pad capacitance of about 0.5 pF; and the package capacitance, which is about 0.86 pF max for QFP and 0.42 pF max for BGA.

Table 6 DC Characteristics, ID Resistance							
Symbol	Parameter	Condition	Min	Max	Unit		
R _{B-PLUG-ID}	Resistance to ground on mini-B plug		100 k		Ω		
R _{A-PLUG-ID}	Resistance to ground on mini-A plug			10	Ω		

Table 7 DC Characteristics, Regulator							
Symbol	Parameter	Condition	Min	Max	Unit		
RV _{out}	Output voltage	Driving current <= 100 mA	1.8 (typical)		V		
RI _{drive}	Driving current	V _{DD3.3A} = 3.3 V Output voltage = 1.8 V		150	mA		
Rt _{st}	Start-up time when enabled	V _{DD3.3A} = 3.3 V RV _{out} = 1.62 V (90%)	25 (typical)		μS		

Note:

The $V_{DD3.3A}$ pin that corresponds to the regulator supply is QFP pin 106 and BGA pin B7.

Table 8 DC Characteristics, Charge Pump							
Symbol	Parameter	Condition	Min	Max	Unit		
CV _{out}	Output voltage	Driving current <= 100 mA	4.75	5.07	V		
V _{DD1.8}	Driving current	V _{CPSUPPLY} = 3.3 V Output voltage = 5 V		100	mA		
V _{DDW}	Start-up time when enabled	V _{CPSUPPLY} = 3.3 V RV _{out} = 4.5 V (90%)	400 (typical)		μS		

Note:

The charge pump supply $V_{\mbox{\footnotesize CPSUPPLY}}$ supplies the external components of the charge pump circuit.

Table 9 AC Characteristics, High-Speed DP_P and DM_P Driver Characteristics						
Symbol	Parameter	Condition	Min	Max	Unit	
t _{HSR}	High-speed differential rise time		500		ps	
t _{HSF}	High-speed differential fall time		500		ps	
R _{DRV}	Driver output impedance	Equivalent resistance used as internal chip	40.5	49.5	Ω	

Table 10	Table 10 AC Characteristics, Full-Speed DP ₁ , DP ₂ , DM ₁ , DM ₂ Driver Characteristics						
Symbol	Parameter	Condition	Min	Max	Unit		
t _{FR}	Rise time	C _L = 50 pF	4	20	ns		
t _{FF}	Fall time	C _L = 50 pF	4	20	ns		
t _{FRFM}	T _R /T _F matching		90	110	%		
Z _{DRV}	Driver output impedance	Steady state drive with external 33 Ω series resistor	3	9	Ω		

Table 11 AC Characteristics, Low-Speed DP_1 , DP_2 , DM_1 , DM_2 Driver Characteristics						
Symbol	Parameter	Condition	Min	Max	Unit	
t _{LR}	Rise time	C _L = 200 - 600 pF	75	300	ns	
t _{LF}	Fall time	C _L = 200 - 600 pF	75	300	ns	
t _{FRFM}	T _R /T _F matching		80	125	%	

Power Consumption

Table 12 gives typical power consumption figures for the OXU140CM.

Table 12 OXU140CM Power Consumption								
	Condition	Curi	rent	Power				
		Typical (μΑ)	Max (mA)	Consumption				
Host operational current	ENVREG = 1	_	30	99 mW				
Peripheral operational current	High-speed, ENVREG = 1	_	75	247 mW				
	Full-speed, ENVREG = 1	_	50	165 mW				
Host suspend state current	ENVREG = 1	150	_	495 μW				
Peripheral suspend state current	ENVREG = 1	400	_	1320 μW				
MMC host operational current	ENVREG = 1	_	45	149 mW				
MMC host suspend current	ENVREG = 1	150	_	495 μW				
Power save state current	ENVREG = 1	150	_	495 μW				

The above measurements are at typical process corner and room temperature and do not account for process and temperature variations.

Peripheral operational current is measured with a 5 m cable with maximum switching and BULK OUT transfers at 400 Mbps with 92.6% bus utilization during one microframe. The actual average current in customer applications will be lower.

MMC host operation current is measured with 8-bit at 48 MHz writing 55AA pattern to an MMC 4.1 card at 15 Mbps throughput. The actual average operational current will vary base on the data pattern and throughput rates supported by the attached device.

ENVREG = 1 enables the internal voltage regulator.

Pin Layout

The OXU140CM is supplied as a 128-pin LQFP package and as a 100-ball BGA package. Figure 2 shows the chip layout of the 128-pin LQFP package.

Figure 2 OXU140CM 128-Pin LQFP Package (Top View)




Table 13 lists the LQFP pin allocations.

Pin	Pin No. Pins Type (1)		Name	Description
Processor Interface	e (39 pin	s)	1	
123, 124, 125, 126, 1, 2, 3, 4, 7, 8, 9, 10, 12, 13, 14, 15	16	MSBCT	D ₀ - D ₁₅	16-bit data bus
18, 19, 20, 21, 50, 40, 41, 42, 43, 44, 45, 46, 47, 48	14	MSI	A ₁ - A ₁₄	Address bus for direct address space
16	1	MSIU	/WR	Write strobe
17	1	MSIU	/RD	Read strobe
49	1	MSIU	/CS	Chip select
122	1	MOCT	/INT	Interrupt to the CPU. This pin can be software configured as a driven output or open drain. Open drain is the default
112	1	MSIVI	/RESET	Hardware reset
118, 115	2	MOCT	DRQ ₁ , DRQ ₀	DMA request outputs to support two channels
119, 116	2	MSI	ACK ₁ , ACK ₀	DMA acknowledge
General Purpose I/	O (3 pin	s)		
114, 117, 120	3	MSBC	GPIO, GPX _A , GPX _B	General purpose I/O
Power & Ground (3	39 pins)	ı	1	
54, 62, 90, 91, 94, 106	6		V _{DD3.3A}	Analog +3.3 V power
53, 61, 88, 89, 95, 107	6		V _{SSA}	Analog ground
75, 102	2		V _{DD3.3}	Digital +3.3 V power
5, 24, 51, 66, 76, 85, 109, 127	8		V _{DD1.8}	1.8 V core power. V _{REGOUT} may be used for the supplies
6. 22, 39, 110, 121	5		V _{DDW}	Wide-range I/O +1.65 V to +3.6 V for the processor interface
23, 33, 38	3		V _{DDCE}	Wide-range I/O +1.65 V to +3.6 V for the media port
11, 28, 34, 52, 65, 84, 97, 108, 128	9		V _{SS}	Digital/wide-range I/O ground
USB Interface (13	pins)	•	•	
58, 56	2	В	DM _P DP _P	Data lines for USB peripheral port, which may serve as an OTG port in combination with host port 1. If not used, these two pins should be left floating
73, 68	2	В	DM ₁ , DP ₁	Data lines for Host Port 1, which may serve as a USB host or an OTG port in combination with the peripheral port. If not used, these two pins should be left floating

Table 13 OXU140	CM 128	B-Pin LQF	P Pin Allocations (Sheet	t 2 of 3)
Pin	No. Pins	Type ⁽¹⁾	Name	Description
101, 98	2	В	DM ₂ , DP ₂	Data lines for Host Port 2, a dedicated USB host port. If not used, these two pins should be left floating
60	1	В	R _{REF}	Connect external reference resistor (12 k Ω +/- 1%) to V $_{SSA}$
93	1	51	V _{BUS}	V _{BUS} input used by the voltage comparators of the OTG port for connection. This pin should be left floating in a host-only application
79	1	0	VBP	V _{BUS} pulsing control. This pin is used only when Port 1 is an OTG port for a B-DEVICE.
78	1	0	/EXVBO	Turn on/off the external V _{BUS} (5 V) for OTG operation (1:V _{BUS} off, 0: V _{BUS} on) when using the external charge pump
77	1	IU	/OC	Over current condition indicator for powered host ports
81	1	IU	ID	Connected to the ID pin of the mini-AB connector for OTG applications. With the help of an internal pull-up resistor, this pin determines the chip's responsibility in an OTG application (0: A-device, 1:B-device)
80	1	0	/PO	Turn on/off gang power for all host ports
Clock Interface (3 p	ins)			
82	1	I	CLKCFG	The state of this pin is used to indicate whether a 12 MHz or a 30 MHz crystal/oscillator is being used. CLKCFG Frequency 012-MHz crystal; 12-MHz 3.3 V oscillator input on OSC ₁ 130-MHz crystal; 30-MHz 3.3 V oscillator input on OSC ₁
64	1	ļ	OSC ₁	A 12-MHz or 30-MHz passive crystal should be
63	1	0	OSC ₂	connected across the two pins. Optionally, a 12 MHz or 30-MHz oscillator can be connected to OSC ₁ while keeping OSC ₂ unconnected
MMC/CE-ATA (13 p	oins)	•		
25	1	МО	CECLK	SD/MMC/CE-ATA CLK output (0-48 MHz)
26	1	MBUS	CECMD	SD/MMC/CE-ATA CMD
37, 36, 35, 32, 31, 30, 29, 27	8	MBUS	CEDAT[7:0]	SD/MMC/CE-ATA 1,4 or 8-bit data bus
67	1	0	/CE3P3V_EN	On/off control for MMC 3.3 V interface power
103	1	0	/CE1P8V_EN	On/off control for MMC 1.8 V interface power
74	1	0	/CEMOT_EN	On/off control for HDD motor power
Internal V _{BUS} Char	ge Pum	p (3 pins)	•	
87	1	0	PD_PMOS	Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})
92	1	0	EXT	Internal charge pump output for N-MOSFET

	J.V. 120		P Pin Allocations (Shee	•
Pin	No. Pins	Type ⁽¹⁾	Name	Description
86	1	1	V _{OUT}	Internal charge pump output voltage feedback pin
Internal Voltage Re	gulator ((2 pins)	•	
104	1	1	ENVREG	Enables the internal voltage regulator if asserted. If not used, this pin should be tied to V _{SS}
105	1	0	V _{REGOUT}	Internal voltage regulator output of 1.8 V. If enabled, this output should be connected to the $V_{DD1.8}$ supplies of the chip. If the regulator is disabled, this pin should be treated as another $V_{DD1.8}$ supply input to the chip
Test (2 pins)				
83	1	I	XMODE	Xcrv test mode. This pin should be grounded for normal operation
113	1	ID	TEST	Factory test mode. This pin should be grounded or left floating (has an internal pull-down) for normal operation
Miscellaneous (11	oins)		•	
55, 57, 59, 69, 70, 71 72, 96, 99, 100,111	1	_	NC	No connection. These pins should be left floating

Note to Table 13:

1 Type key: format is $[(L)(W_{)}X(Y)(_{Z}(T))]$ where the following conventions apply:

L-	-Logic Level	W—To	W—Tolerance X—Type		Y—Pull		Z—Drive	T—T	ristate	
M ⁽²⁾	Multi-voltage:	5	5 V	I	Input	U	Pull up	C ⁽³⁾	Т	Tristate
	3.3 V CMOS 2.5 V CMOS 1.8 V CMOS		3.3 V	0	Output	D	Pull down			Normal
S	Schmitt Trigger			В	Bidirectional		None			

- 2 $\,$ $\,$ Program to 3.3 V, 2.5 V, or 1.8 V by setting the $V_{\hbox{\scriptsize IO}}$ voltage level.
- 3 Program to 2 mA, 4 mA, 6 mA, 8 mA, 10 mA, 12 mA, 14 mA, or 16 mA.

Figure 3 shows the chip layout of the 100-ball BGA package.

Figure 3 OXU140CM 100-Ball BGA Package (Top View)

DP ₂	V_{SSA}	$V_{ extsf{BUS}}$	V_SSA	ID	/OC	/EXVBO	/CPE3P3V_EN	V_{SSA}	OSC ₂
DM ₂	/CPE1P8V_EN	Vdd3.3A	Vоит	CLKCFG	/PO	/CEMOT_EN	DP ₁	DP _P	V _{DD3.3A}
V_{REGOUT}	ENVREG	$V_{DD3.3A}$	EXT	XMODE	VBP	DM ₁	DM _P	V _{DD3.3A}	OSC ₁
GPIO	$V_{\text{DD3.3A}}$	V_{SSA}	V _{DD3.3}	PD_PMOS	V _{DD1.8}	V _{DD1.8}	V_{SSA}	A۶	R_REF
TEST	NC (GP12)	/RESET	V _{DD3.3}	V_{SS}	V_{SS}	A ₁₄	A ₁₂	A 13	/CS
GPXA	DRQ₀	DRQ₁	V_{DDW}	$V_{ extsf{DDW}}$	$V_{\rm SS}$	V _{DDCE}	A 9	A ₁₁	A ₁₀
ACK₀	ACK ₁	GPX _B	/INT	D ₁₂	V _{DD1.8}	CEDAT ₂	A ₆	A 7	А8
D ₁	D ₀	D_3	D ₁₀	D ₁₃	/WR	A ₁	CEDAT ₀	CEDAT ₇	CEDAT ₆
D ₅	D_2	D_8	D ₁₁	D ₁₄	A ₂	A ₄	CECLK	CEDAT ₁	CEDAT ₄
D ₇	D_4	D_6	D ₉	D15	/RD	A ₃	CECMD	CEDAT ₃	CEDAT ₅
A	В	С	D	E	F	G	Н	J	K

Table 14 lists the BGA pin allocations.

Pin	Pin No. Type ⁽¹⁾		Name	Description		
Processor Interfac	ce (39 pin	s)	1			
B3, A3, B2, C3, B1, A2, C1, A1, C2, D1, D3, D2, E4, E3, E2, E1	16	MSBCT	D ₀ - D ₁₅	16-bit data bus		
G3, F2, G1, G2, J7, H4, J4, K4, H5, K5, J5, H6, J6, G6	14	MSID	A ₁ - A ₁₄	Address bus for direct address space		
F3	1	MSIU	/WR	Write strobe		
F1	1	MSIU	/RD	Read strobe		
K6	1	MSIU	/CS	Chip select		
D4	1	MOCT	/INT	Interrupt to the CPU. This pin can be software configured as a driven output or open drain. Open drain is the default		
C6	1	MSIU	/RESET	Hardware reset		
C5, B5	2	MOCT	DRQ ₁ , DRQ ₀	DMA request outputs to support two channels		
B4, A4	2	MSI	ACK ₁ , ACK ₀	DMA acknowledge		
General Purpose	I/O (3 pin	s)	I			
A7, A5, C4	3	MSBC	GPIO, GPX _A , GPX _B	General purpose I/O		
Power & Ground ((21 pins)	<u> </u>	1			
B7, C8, C9, J8, K9	5		V _{DD3.3A}	Analog +3.3 V power		
B10, C7, D10, H7, J10	5		V _{SSA}	Analog ground		
D6, D7	2		V _{DD3.3}	Digital +3.3 V power		
F4, F7, G7	3		V _{DD1.8}	1.8 V core power. V _{REGOUT} may be used for the supplies		
D5. E5	2		V _{DDW}	Wide-range I/O +1.65 V to +3.6 V for the processor interface		
G5	1		V _{DDCE}	Wide-range I/O +1.65 V to +3.6 V for the media port		
E6, F5, F6	3		V _{SS}	Digital/wide-range I/O ground		
USB Interface (13	pins)	1	1	•		
H8 J9	2	В	DM _P , DP _P	Data lines for USB peripheral port, which may sen as an OTG port in combination with host port 1. If rused, these two pins should be left floating		
G8, H9	2 B DM ₁ , DP ₁			Data lines for Host Port 1, which may serve as a USE host or an OTG port in combination with the peripheral port. If not used, these two pins should be left floating		

Reference Reference Connect external reference resistor (12 kΩ + £ 1%) to V _{SSA}	Table 14 OXU140	Table 14 OXU140CM 100-Ball BGA Pin Allocations (Sheet 2 of 3)							
Popt If not used, these two pins should be left floating Popt If not used, these two pins should be left floating Popt Pop	Pin		Type ⁽¹⁾	Name	Description				
Commercial Commercia	A9, A10	2	В	DM ₂ , DP ₂	Data lines for Host Port 2, a dedicated USB host port. If not used, these two pins should be left floating				
F8 1 0 VBP VBP VBP VBP VBP VBP VBUSING CONTROL This pin is should be left floating in a host-only application F8 1 0 VBP VBP VBP VBP VBP VBP VBP DISING CONTROL This pin is used only when Po 1 is an OTG port for a B-DEVICE. G10 1 0 /EXVBO Turn on/off the external VBBS (5 V) for OTG operation (1:VBBS off, 0: VBBS on) when using the external charge pump F10 1 P5IU /OC Over current condition indicator for powered host ports E10 1 IU ID Connected to the ID pin of the mini-AB connector for OTG applications. With the help of an internal public resistor, this pin determines the chip's responsibility in an OTG application (0: A-device, 1:B-device) F9 1 0 /PO Turn on/off gang power for all host ports E10 1 I CLKCFG The state of this pin is used to indicate whether a 1 MHz or a 30 MHz crystal/doscillator is being used. CLKCFG Frequency 0-12-MHz crystal; 30-MHz 3.3 V oscillator input on OSC-1 1-30-MHz crystal; 30-MHz 3.3 V oscillator input on OSC-1 1-30-MHz crystal; 30-MHz assive crystal should be connected across the two pins. Optionally, a 12 MH or 30-MHz oscillator can be connected to OSC-1 while keeping OSC-2 unconnected MMC/CE-ATA (13 pins) J3. K3, K1, K2, 8 MBUS CEDAT[7:0] SD/MMC/CE-ATA 1,4 or 8-bit data bus J3. K3, K1, K2, 8 MBUS CEDAT[7:0] SD/MMC/CE-ATA 1,4 or 8-bit data bus H10 1 O /CE3P3V_EN On/off control for MMC 3.3 V interface power G9 1 O /CEMOT_EN On/off control for HDD motor power H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CEOMD SD/MMC/CE-ATA CLK output (0-48 MHz) Internal VBUS Charge Pump (3 pins)	K7	1	В	R _{REF}	Connect external reference resistor (12 k Ω +/- 1%) to V $_{SSA}$				
Sample S	C10	1	51	V _{BUS}	OTG port for connection. This pin should be left				
poperation (1:V _{BUS} off, 0: V _{BUS} on) when using the external charge pump F10	F8	1	0	VBP	V _{BUS} pulsing control. This pin is used only when Port 1 is an OTG port for a B-DEVICE.				
E10	G10	1	0	/EXVBO	operation (1:V _{BUS} off, 0: V _{BUS} on) when using the				
OTG applications. With the help of an internal pull-ure resistor, this pin determines the chip's responsibility in an OTG application (0: A-device, 1:B-device) F9	F10	1	P5IU	/OC	·				
Clock Interface (3 pins) E9	E10	1	IU	ID	Connected to the ID pin of the mini-AB connector for OTG applications. With the help of an internal pull-up resistor, this pin determines the chip's responsibility in an OTG application (0: A-device, 1:B-device)				
E9	F9	1	0	/PO	Turn on/off gang power for all host ports				
MHz or a 30 MHz crystal/oscillator is being used. CLKCFG Frequency 012-MHz crystal; 12-MHz 3.3 V oscillator input on OSC ₁ 130-MHz crystal; 30-MHz 3.3 V oscillator input on OSC ₁ K10 1 0 OSC ₂ A 12-MHz or 30-MHz passive crystal should be connected across the two pins. Optionally, a 12 MH or 30-MHz oscillator can be connected to OSC ₁ while keeping OSC ₂ unconnected MMC/CE-ATA (13 pins) J3, K3, K1, K2, J1, G4, J2, H3 H10 1 0 /CE3P3V_EN On/off control for MMC 3.3 V interface power B9 1 0 /CE1P8V_EN On/off control for MMC 1.8 V interface power G9 1 0 /CEMOT_EN On/off control for HDD motor power H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 1 0 PD_PMOS Internal charge pump output for P-MOSFET (options witch on the V _{OUT})	Clock Interface (3	pins)							
Connected across the two pins. Optionally, a 12 MH or 30-MHz oscillator can be connected to OSC ₁ while keeping OSC ₂ unconnected MMC/CE-ATA (13 pins) J3, K3, K1, K2, J1, G4, J2, H3 H10 1 O /CE3P3V_EN On/off control for MMC 3.3 V interface power B9 1 O /CE1P8V_EN On/off control for MMC 1.8 V interface power G9 1 O /CEMOT_EN On/off control for HDD motor power H2 1 MBUS CECKI SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD Internal V _{BUS} Charge Pump (3 pins) Internal charge pump output for P-MOSFET (optionally) SMMC/OE-ATA CLAR CLAR CLAR (optionally) Internal charge pump output for P-MOSFET (optionally) SMMC/OE-ATA CLAR (optionally) Internal charge pump output for P-MOSFET (optionally) SMMC/OE-ATA CLAR (optionally) Internal charge pump output for P-MOSFET (optionally)	E9	1	I	CLKCFG	CLKCFG Frequency 012-MHz crystal; 12-MHz 3.3 V oscillator input on OSC ₁ 130-MHz crystal; 30-MHz 3.3 V oscillator input on				
or 30-MHz oscillator can be connected to OSC ₁ while keeping OSC ₂ unconnected MMC/CE-ATA (13 pins) J3, K3, K1, K2, J1, G4, J2, H3 H10 1 O /CE3P3V_EN On/off control for MMC 3.3 V interface power B9 1 O /CE1P8V_EN On/off control for MMC 1.8 V interface power G9 1 O /CEMOT_EN On/off control for HDD motor power H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 I O PD_PMOS Internal charge pump output for P-MOSFET (options switch on the V _{OUT})	K8	1	1	OSC ₁					
J3, K3, K1, K2, J1, G4, J2, H3 H10 1 O /CE3P3V_EN On/off control for MMC 3.3 V interface power B9 1 O /CE1P8V_EN On/off control for MMC 1.8 V interface power G9 1 O /CEMOT_EN On/off control for HDD motor power H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 1 O PD_PMOS Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})	K10	1	0	OSC ₂	or 30-MHz oscillator can be connected to OSC ₁				
H10 1 0 /CE3P3V_EN On/off control for MMC 3.3 V interface power B9 1 0 /CE1P8V_EN On/off control for MMC 1.8 V interface power G9 1 0 /CEMOT_EN On/off control for HDD motor power H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 1 0 PD_PMOS Internal charge pump output for P-MOSFET (options switch on the V _{OUT})	MMC/CE-ATA (13	pins)			1				
B9 1 O /CE1P8V_EN On/off control for MMC 1.8 V interface power G9 1 O /CEMOT_EN On/off control for HDD motor power H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 1 O PD_PMOS Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})		8	MBUS	CEDAT[7:0]	SD/MMC/CE-ATA 1,4 or 8-bit data bus				
G9 1 O /CEMOT_EN On/off control for HDD motor power H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 1 O PD_PMOS Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})	H10	1	0	/CE3P3V_EN	On/off control for MMC 3.3 V interface power				
H2 1 MO CECLK SD/MMC/CE-ATA CLK output (0-48 MHz) H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 1 O PD_PMOS Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})	B9	1	0	/CE1P8V_EN	On/off control for MMC 1.8 V interface power				
H1 1 MBUS CECMD SD/MMC/CE-ATA CMD Internal V _{BUS} Charge Pump (3 pins) E7 1 0 PD_PMOS Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})	G9	1	0	/CEMOT_EN	On/off control for HDD motor power				
Internal V _{BUS} Charge Pump (3 pins) E7 1 O PD_PMOS Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})	H2	1	MO	CECLK	SD/MMC/CE-ATA CLK output (0-48 MHz)				
E7 1 O PD_PMOS Internal charge pump output for P-MOSFET (optional switch on the V _{OUT})	H1	1	MBUS	CECMD	SD/MMC/CE-ATA CMD				
switch on the V _{OUT})	Internal V _{BUS} Char	ge Pump	(3 pins)	•	•				
D8 1 0 EXT Internal charge nump output for NLMOSEET	E7	1	0	PD_PMOS	Internal charge pump output for P-MOSFET (optional switch on the $V_{\rm OUT}$)				
Internal charge partie output for N-WOSI ET	D8	1	0	EXT	Internal charge pump output for N-MOSFET				

D!	NI-	(1)	Names	Description
Pin	No. Pins	Type ⁽¹⁾	Name	Description
D9	1	I	V _{OUT}	Internal charge pump output voltage feedback pin
Internal Voltag	e Regulator	(2 pins)		
B8	1	I	ENVREG	Enables the internal voltage regulator if asserted. If not used, this pin should be tied to V _{SS}
A8	1	0	V _{REGOUT}	Internal voltage regulator output of 1.8 V. If enabled, this output should be connected to the $V_{DD1.8}$ supplies of the chip. If the regulator is disabled, this pin should be treated as another $V_{DD1.8}$ supply input to the chip
Test (2 pins)		•		
E8	1	I	XMODE	Xcrv test mode. This pin should be grounded for normal operation
A6	1	ID	TEST	Factory test mode. This pin should be grounded or left floating (has an internal pull-down) for normal operation
Miscellaneous	(1 pin)			
B6	1		NC	No connection. These pins should be left floating

Note to Table 14:

1 Type key: format is $[(L)(W_{)}X(Y)(_{Z}(T))]$ where the following conventions apply:

L-	–Logic Level	W—To	lerance	Х—Туре		Y—Pull		Z—Drive	T—T	ristate
M ⁽²⁾	Multi-voltage:	5	5 V	I	Input	U	Pull up	C ⁽³⁾	Т	Tristate
	3.3 V CMOS 2.5 V CMOS 1.8 V CMOS		3.3 V	0	Output	D	Pull down			Normal
S	Schmitt Trigger			В	Bidirectional		None			

- 2 Program to 3.3 V, 2.5 V, or 1.8 V by setting the V_{IO} voltage level.
- 3 Program to 2 mA, 4 mA, 6 mA, 8 mA, 10 mA, 12 mA, 14 mA, or 16 mA.

Package Layout

Figure 4 shows the package layout for the 128-pin LQFP package.

Figure 4 128-Pin LQFP Package




Figure 5 shows the layout for the 100-ball TFBGA.

Figure 5 100-Ball TFBGA Package






Figure 5 100-Ball TFBGA Package (continued)



Ordering Information

The following conventions are used to identify Oxford Semiconductor products:



Contacting Oxford Semi-conductor

See the Oxford Semiconductor website (http://www.oxsemi.com) for further details about Oxford Semiconductor devices, or email sales@oxsemi.com.

Revision Information

Table 15 documents the revisions of this guide.

Table 15 Re	Table 15 Revision Information							
Revision	Modification							
Jul 06	First publication							
Nov 06	Changed all instances of "50 mA charge pump" to "100 mA charge pump"							
Dec 06	Miscellaneous editorial changes							
Feb 07	Added a Power Consumption column to Table 12. Changed the revision letter in Ordering Information from "B" to "C"							
Mar 07	Corrected the BGA package type in Ordering Information							

USBLink is a trademark of Oxford Semiconductor, Inc.
VxWorks is a registered trademark of Wind River Systems.
ThreadX is a registered trademark of Express Logic, Inc.
Nucleus is a registered trademark of Mentor Graphics Corporation.
Windows is a trademark of Microsoft, Inc., registered in the US and other countries.
LynxOS is a registered trademark of LynuxWorks, Inc.
AMX is a trademark of KADAK Products LTD.
Linux is a registered trademark of Linus Torvalds.

© Oxford Semiconductor, Inc. 2006

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Oxford Semiconductor, Inc. Oxford Semiconductor, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in this document.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for oxford manufacturer:

Other Similar products are found below:

Oxford