FAIRCHILD

SEMICONDUCTOR®

74LVX373 Low Voltage Octal Transparent Latch with 3-STATE Outputs

General Description

The LVX373 consists of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Features

- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

June 1993

Revised April 2005

Ordering Code:

Order Number	Package Number	Package Description					
74LVX373M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide					
74LVX373SJ	M20D	Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74LVX373MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
Devices also available in Tane and Real. Specify by appending suffix latter "Y" to the ordering code							

Pb-Free package per JEDED J-STD-020B.



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O ₀ O ₇	3-STATE Latch Outputs

Truth Table

	Outputs		
LE	OE	D _n	O _n
Х	н	Х	Z
н	L	L	L
н	L	н	н
L	L	х	O ₀

H = HIGH Voltage Level

- L = LOW Voltage Level
- Z = High Impedance X = Immaterial

 O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Functional Description

The LVX373 contains eight D-type latches with 3-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW trans

sition of LE. The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.





Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC}) DC Input Diode Current (I _{IV})	-0.5V to +7.0V
$V_{I} = -0.5V$	–20 mA
DC Input Voltage (VI)	-0.5V to 7V
DC Output Diode Current (I _{OK})	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	-0.5V to V _{CC} + 0.5V
DC Output Source	
or Sink Current (I _O)	±25 mA
DC V _{CC} or Ground Current	
(I _{CC} or I _{GND})	±75 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Power Dissipation	180 mW

Recommended Operating Conditions (Note 2)

2.0V to 3.6V
0V to 5.5V
0V to V_{CC}
-40°C to +85°C
0 ns/V to 100 ns/V

74LVX373

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Vaa		T _A = +25°C			C to +85°C	Unito	Conditions	
Symbol		• CC	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level	2.0	1.5			1.5				
	Input Voltage	3.0	2.0			2.0		V		
		3.6	2.4			2.4				
VIL	LOW Level	2.0			0.5		0.5			
	Input Voltage	3.0			0.8		0.8	V		
		3.6			0.8		0.8			
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} \text{ or } V_{IL} I_{OH} = -50 \ \mu \text{A}$	
	Output Voltage	3.0	2.9	3.0		2.9		V	I _{OH} = -50 μA	
		3.0	2.58			2.48			$I_{OH} = -4 \text{ mA}$	
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH} \text{ or } V_{IL} I_{OL} = 50 \ \mu A$	
	Output Voltage	3.0		0.0	0.1		0.1	V	$I_{OL} = 50 \ \mu A$	
		3.0			0.36		0.44		$I_{OL} = 4 \text{ mA}$	
I _{OZ}	3-STATE Output	3.6			±0.25		±2.5	μA	$V_{IN} = V_{IH} \text{ or } V_{IL}$	
	Off-State Current								$V_{OUT} = V_{CC}$ or GND	
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μA	$V_{IN} = 5.5V \text{ or GND}$	
I _{CC}	Quiescent Supply Current	3.6			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	

Noise Characteristics (Note 3)

Symbol	Parameter	V _{cc}	$T_A = 25^{\circ}C$		Units	C _L (pF)	
			Тур	Limit	••••••		
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.5	0.8	V	50	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.5	-0.8	V	50	
VIHD	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V _{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: Input $t_r = t_f = 3$ ns.

က
~
က
\mathbf{X}
\mathbf{C}
>
4
Ň

AC Electrical Characteristics

Symbol	Parameter	V _{cc}		$T_A = +25^{\circ}C$;	$T_A = -40^{\circ}$	C to +85°C	Unite	Conditions
•,		(V)	Min	Тур	Max	Min	Max	onita	
t _{PLH}	Propagation Delay Time	2.7		7.7	15.0	1.0	18.5		C _L = 15 pF
t _{PHL}	D _n to O _n			10.2	18.5	1.0	22.0	20	$C_L = 50 \text{ pF}$
		$\textbf{3.3}\pm\textbf{0.3}$		6.0	9.7	1.0	11.5	115	C _L = 15 pF
				8.5	13.2	1.0	15.0		$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay Time	2.7		7.5	14.5	1.0	17.5		C _L = 15 pF
t _{PHL}	LE to O _n			10.0	18.0	1.0	21.0	20	C _L = 50 pF
		$\textbf{3.3}\pm\textbf{0.3}$		5.8	9.3	1.0	11.0	115	C _L = 15 pF
				8.3	12.8	1.0	14.5		$C_L = 50 \text{ pF}$
t _{PZL}	3-STATE Output	2.7		7.7	15.0	1.0	18.5		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$
t _{PZH}	Enable Time			10.2	18.5	1.0	22.0	20	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
		$\textbf{3.3}\pm\textbf{0.3}$		6.0	9.7	1.0	11.5	115	$C_L = 15 \text{ pF}, R_L = 1 k\Omega$
				8.5	13.2	1.0	15.0		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
t _{PLZ}	3-STATE Output	2.7		9.8	18.0	1.0	21.0	20	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
t _{PHZ}	Disable Time	$\textbf{3.3}\pm\textbf{0.3}$		8.2	12.8	1.0	14.5	115	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
t _W	LE Pulse Width, HIGH	2.7	6.5			7.5		20	
		$\textbf{3.3}\pm\textbf{0.3}$	5.0			5.0		115	
t _S	Setup Time, D _n to LE	2.7	6.0			6.0		20	
		$\textbf{3.3}\pm\textbf{0.3}$	4.0			4.0		115	
t _H	Hold Time, D _n to LE	2.7	1.0			1.0			
		$\textbf{3.3}\pm\textbf{0.3}$	1.0			1.0		115	
t _{OSLH}	Output to Output Skew	2.7			1.5		1.5		C _L = 50 pF
tOSHL	(Note 4)	3.3			1.5		1.5	115	

Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|, t_{OSHL} = |t_{PHLm} - t_{PHLn}|$

Capacitance

Symbol	Parameter		T _A = +25°C		$T_A = -40^{\circ}$	Units	
	i arameter		Тур	Max	Min		Max
CIN	Input Capacitance		4	10		10	pF
C _{OUT}	Output Capacitance		6				pF
C _{PD}	Power Dissipation		27				pF
	Capacitance (Note 5)						

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{8 \text{ (per Latch)}}$







X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Latches category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

M38510/75403BSA 634674X 634752C ML4875CS-5 54FCT573ATDB 401639B 027063C 029314R 54FCT573CTLB NLV14043BDR2G 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 5962-8863901RA 5962-88639012A 2.PM30.006-30 MIC59P50YV NLV14042BDR2G 4.401.001 NLV14044BDR2G 2.L18.001-21 2.PM18.002-18 2.PM18.006-18 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 74ALVCH16260PAG 74FCT373CTQG MM74HC373WM MM74HC573MTCX MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 74AHCT573D.112 74FCT16373CTPVG8 74FCT573ATQG 74LCX16373MTDX CQ/A-M22X1,5-45-16