14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

IDT74SSTUBF32869A

Description

The IDT74SSTUBF32869A is 14-bit 1:2 registered buffer with parity, designed for 1.7 V to 1.9 V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8V CMOS drivers optimized to drive the DDR2 DIMM load. They provide 50% more dynamic driver strength than the standard SSTU32864 outputs.

The IDT74SSTUBF32869A operates from a differential clock (CLK and \overline{CLK}). Data are registered at the crossing of CLK going high, and \overline{CLK} going low.

The device supports low-power standby operation. When the reset input (RESET) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RESET is low all registers are reset, and all outputs except PTYERR are forced low. The LVCMOS RESET input must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, $\overline{\text{RESET}}$ must be held in the low state during power up.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. IDT74SSTUBF32869A must ensure that the outputs remain low as long as the data inputs are low, the clock is stable during the time from the low-to-high transition of RESET and the input receivers are fully enabled. This will ensures that there are no glitches on the output.

The device monitors both DCS and CSR inputs and will gate the Qn, PPO (Paritial-Parity-Out) and PTYERR (Parity Error) Parity outputs from changing states when both DCS and CSR are high. If either DCS and CSR input is low, the Qn, PPO and PTYERR outputs will function normally. The RESET input has priority over the DCS and CSR controls and will force the Qn and PPO outputs low and the PTYERR high. The IDT74SSTUBF32869A includes a parity checking function. The IDT74SSTUBF32869A accepts a parity bit from the memory controller at its input pin PARIN one or two cycles after the corresponding data input, compares it with the data received on the D-inputs and indicates on its opendrain PTYERR pin (active low) whether a parity error has occurred. The number of cycles depends on the setting of C1.

CONFIDENTIAL

When used as a single device, the C1 input is tied low. When used in pairs, the C1 inputs is tied low for the first register (front) and the C1 input is tied high for the second register. When used as a single register, the PPO and PTYERR signals are produced two clock cycles after the corresponding data input. When used in pairs, the PTYERR signals of the first register are left floating. The PPO outputs of the first register are cascaded to the PARIN signas on the second register (back). The PPO and PTYERR signals of the second register are produced three clock cycles after the corresponding data input. Parity implimentation and device wiring for single and dual die is described in the diagram below.

If an error occurs, and the **PTYERR** is driven low, it stays low for two clock cycles or until **RESET** is driven low. The DIMM-dependent signals (DCKE, DCS, CSR and DODT) are not included in the parity check computations.

All registers used on an individual DIMM must be of the same configuration, i.e single or dual die.


Features

- 14-bit 1:2 registered buffer with parity check functionality
- Supports SSTL_18 JEDEC specification on data inputs and outputs
- 50% more dynamic driver strength than standard SSTU32864
- Supports LVCMOS switching levels on C1 and RESET inputs
- Low voltage operation: VDD = 1.7V to 1.9V
- Available in 150 BGA package

Applications


- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS98ULPA877A or IDTCSPUA877A
- Ideal for DDR2 667 and 800

Parity Implementation and Device Wiring



Set C=0 for Register 1, and C=1 for Register 2


Block Diagram



NOTE:

1. This range does not include D1, D4, and D7, and their corresponding outputs.

Block Diagram



NOTE:

1.PARIN is used to generate PPO and PTYERR.

Pin Configuration

	1	2	3	4	5	6	7	8	9	10	11
А	NB	Vdd	MCL ⁽¹⁾	NC	GND	Vref	GND	NC	MCL ⁽¹⁾	Vdd	NC
В	Vdd	NB	Vdd	GND	GND	GND	GND	GND	Vdd	NB	Vdd
С	QCKEA	Vdd	NB	GND	NB	GND	NB	GND	NB	Vdd	QCKEB
D	Q2A	Vdd	GND	NB	DCKE	NB	D2	NB	GND	Vdd	Q2B
Е	Q3A	VDD	NB	D3	NB	NC	NB	DODT	NB	C1	Q3B
F	QODTA	Vdd	GND	NB	NC	NB	NC	NB	GND	Vdd	QODTB
G	Q5A	Vdd	GND	D5	NB	CLK	NB	D6	GND	Vdd	Q5B
н	Q6A	NB	GND	NB	NC	NB	NC	NB	GND	NB	Q6B
J	QCSA	Vdd	NB	NC	NB	RESET	NB	CSR	NB	Vdd	QCSB
К	VDD	Vdd	GND	GND	NB	NB	NB	GND	Vdd	Vdd	VDD
L	Q8A	Vdd	NB	DCS	NB	CLK	NB	D8	NB	Vdd	Q8B
М	Q9A	NB	GND	NB	NC	NB	NC	NB	GND	NB	Q9B
Ν	Q10A	Vdd	GND	D9	NB	NC	NB	D10	GND	Vdd	Q10B
Ρ	Q11A	VDD	GND	NB	NC	NB	NC	NB	GND	Vdd	Q11B
R	Q12A	C1	NB	D11	NB	NC	NB	D12	NB	Vdd	Q12B
Т	Q13A	Vdd	GND	NB	D13	NB	D14	NB	GND	Vdd	Q13B
U	Q14A	Vdd	NB	GND	NB	GND	NB	GND	NB	Vdd	Q14B
V	Vdd	NB	Vdd	GND	GND	GND	GND	GND	Vdd	NB	Vdd
W	PTYERR	Vdd	MCL ⁽¹⁾	PARIN	GND	Vref	GND	PPO	MCL ⁽¹⁾	Vdd	NB

150-Ball BGA TOP VIEW

NOTE:

1.NC denotes a no-connect (ball present but not connected to the die). NB indicates no ball is populated at that gridpoint.

5

SIDE VIEW

BOTTOM VIEW

TOP VIEW

2 3 5 6 7 8 9 10 11 4 А В С D Е F G Н J Κ L Μ Ν Ρ R Т U V W

0000000000 000000 \bigcirc Ο ()() \bigcirc \bigcirc \bigcirc $\cap \cap$ ()() \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc


11 10 9 8 7 6 5 4 3

150 Ball CTBGA Package Attributes

Тор Marking

1

IDT74SSTUBF32869A 14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2



COMMERCIAL TEMPERATURE GRADE

Function Table

Inputs ¹							Out	puts
RESET	DCS	CSR	CLK	CLK	Dn, DODT, DCKE	Qn	QCS	QODT, QCKE
Н	L	L	↑	\downarrow	L	L	L	L
Н	L	L	↑	\downarrow	Н	Н	L	Н
Н	L	L	L or H	L or H	Х	Q_0^2	Q_0^2	Q_0^2
Н	L	Н	\uparrow	\downarrow	L	L	L	L
Н	L	Н	\uparrow	\downarrow	Н	Н	L	Н
Н	L	Н	L or H	L or H	Х	Q_0^2	Q_0^2	Q_0^2
Н	Н	L	\uparrow	\downarrow	L	L	Н	L
Н	Н	L	↑	\downarrow	Н	Н	Н	Н
Н	Н	L	L or H	L or H	Х	Q_0^2	Q_0^2	Q_0^2
Н	Н	Н	↑	\downarrow	L	Q_0^2	Н	L
Н	Н	Н	↑	\downarrow	Н	Q_0^2	Н	Н
Н	Н	Н	L or H	L or H	Х	Q_0^2	Q_0^2	Q_0^2
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	L	L	L

1 H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 \uparrow = LOW to HIGH

 \downarrow = HIGH to LOW

2 Output Level before the indicated steady-state conditions were established.

Terminal Functions

Signal Group	Terminal Name	Туре	Description
Ungated Inputs	DCKE, DODT	SSTL_18	DRAM function pins not associated with Chip Select
Chip Select Gated Inputs	D1D14 ¹	SSTL_18	DRAM inputs, re-driven only when Chip Select is LOW
Chip Select Inputs	DCS, CSR	SSTL_18	DRAM Chip Select signals. These pins initiate DRAM address/command decodes, and as such at least one will be LOW when a valid address/command is present.
Re-Driven Outputs	Q1AQ14A ¹ , Q1BQ14B ¹ , QCSnA, B QCKEnA, B QODTnA, B	SSTL_18	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock
Parity Input	PARIN	SSTL_18	Input parity is received on pin PARIN, and should maintain odd parity across the D1:D14 inputs, at the rising edge of the clock, one cycle after Chip Select is LOW.
Parity Output	PPO	SSTL_18	Partial Parity Output. Indicates parity out of D1-D14.
Parity Error Output	PTYERR	Open Drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. PTYERR will be active for two clock cycles, and delayed by in total two clock cycles for compatibility with final parity out timing on the industry-standard DDR2 register with parity (in JEDEC definition).
Configuration Inputs	C1	SSTL_18	When LOW, the register is configured as Register 1. When HIGH, the register is configured as Register 2.
Clock Inputs	CLK, CLK	SSTL_18	Differential master clock input pair to the register. The register operation is triggered by a rising edge on the positive clock input (CLK).
	RESET	SSTL_18 Input	Asynchronous Reset Input. When LOW, it causes a reset of the internal latches, thereby forcing the outputs LOW. RESET also resets the PTYERR signal.
Miscellaneous Inputs	Vref	0.9V nominal	Input reference voltage for SSTL_18 inputs. Two pins (internally tied together) are used for increased Inputsreliability.
	Vdd	Power Input	Power Supply Voltage
	GND	Ground Input	Ground

1 This range does not include D1, D4, and D7, and their corresponding outputs.

	Inputs ¹							
RESET	DCS	CSR	CLK	CLK	Σ of Inputs = H (D1 - D14) ²	PARIN ³	PPO	PTYERR ⁴
Н	L	Х	\uparrow	\downarrow	Even	L	L	Н
Н	L	Х	\uparrow	\downarrow	Odd	L	Н	L
Н	L	Х	\uparrow	\downarrow	Even	Н	Н	L
Н	L	Х	\uparrow	\downarrow	Odd	Н	L	Н
Н	L	L	\uparrow	\downarrow	Even	L	L	Н
Н	L	L	\uparrow	\downarrow	Odd	L	Н	L
Н	L	L	\uparrow	\downarrow	Even	Н	Н	L
Н	L	L	\uparrow	\downarrow	Odd	Н	L	Н
Н	Н	Н	\uparrow	\downarrow	Х	Х	PPOn ₀	PTYERRn ₀
Н	Х	Х	L or H	L or H	Х	Х	PPOn ₀	PTYERRn ₀
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	L	Н

Parity and Standby Function Table

1 H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 \uparrow = LOW to HIGH

 \downarrow = HIGH to LOW

2 This range does not include D1, D4, and D7.

3 PARIN arrives one clock cycle (C1 = 0), or two clock cycles (C1 = 1), after the data to which it applies.

4 This transition assumes **PTYERR** is HIGH at the crossing of CLK going HIGH and CLK going LOW. If **PTYERR** is LOW, it stays latched LOW for two clock cycles or until **RESET** is driven LOW. PARIN is used to generate PPO and **PTYERR**.

Absolute Maximum Ratings

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ltem	Rating	
Supply Voltage, VDD		-0.5V to 2.5V
Input Voltage Range, VI ¹		-0.5V to VDD + 2.5V
Output Voltage Range, Vo ^{1,2}	-0.5V to VDDQ + 0.5V	
Input Clamp Current, Iк	±50mA	
Output Clamp Current, IOK	±50mA	
Continuous Output Clamp Current, IO		±50mA
Continuous Current through each VDD o	r GND	±100mA
Package Thermal Impedance $(\theta_{ja})^3$	0m/s Airflow	40° C/W
rackage memai impedance (dja)	1m/s Airflow	29° C/W
Storage Temperature, TSTG	-65 to +150° C	

1 The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.

2 This current will flow only when the output is in the high state level VO > VDDQ.

3 The package thermal impedance is calculated in accordance with JESD 51.

Mode Select

C1	Device Mode			
0	First device in pair, Front			
1	Second device in pair, Back			

Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range

	$VDD = 1.8V \pm 0.1V$				
Parameter	Min.	Max.	Units		
dV/dt_r	1	4	V/ns		
dV/dt_f	1	4	V/ns		
dV/dt_{Δ}^{1}		1	V/ns		

1 Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

Operating Characteristics, TA = 25° C

The RESET and Cn inputs of the device must be held at valid levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is LOW.

Symbol	Parameter		Min.	Тур.	Max.	Units
Vdd	I/O Supply Voltage	1.7	1.8	1.9	V	
Vref	Reference Voltage		0.49 * Vdd	0.5 * Vdd	0.51 * Vdd	V
Vtt	Termination Voltage		Vref - 0.04	Vref	Vref + 0.04	V
Vi	Input Voltage		0		Vdd	V
Vih	AC High-Level Input Voltage	Dn, PARIN,	VREF + 0.25			
VIL	AC Low-Level Input Voltage	$\overline{\text{DCS}}, \overline{\text{CSR}},$			Vref - 0.25	V
Vih	DC High-Level Input Voltage	DCKEn,	VREF + 0.125			V
VIL	DC Low-Level Input Voltage	DODTn			VREF - 0.125	
Vih	High-Level Input Voltage	RESET, C1	0.65 * VDDQ			V
VIL	Low-Level Input Voltage	RESEI, CI			0.35 * VDDQ	v
VICR	Common Mode Input Range	CLK, CLK	0.675		1.125	V
Vid	Differential Input Voltage	ULN, ULN	600			mV
Юн	High-Level Output Current				-12	A
IOL	Low-Level Output Current			12	mA	
IERROL	PTYERR Low-Level Output C	25			mA	
TA	Operating Free-Air Temperatu	0		+70	°C	

DC Electrical Characteristics Over Operating Range

Following Conditions Apply Unless Otherwise Specified: Operating Condition: TA = 0°C to +70°C, VDDQ/VDD = $1.8V \pm 0.1V$.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Vik		II = -18mA			-1.2	V
Mau		VDDQ = 1.7V, IOH = -100µA	VDDQ-0.2			V
Vон		VDDQ = 1.7V, IOH = -12mA	1.2			V
Vol		VDDQ = 1.7V, IOL = 100µA			0.2	V
VOL		VDDQ = 1.7V, IOL = 12mA			0.5	V
Verrol	PTYERR Output Low Voltage	IERROL = 25mA; VDD = 1.7V			0.5	V
١L	All Inputs	VI = VDD or GND	-5		+5	μA
	Static Standby	$IO = 0, VDD = 1.9V, \overline{RESET} = GND$		200		μA
IDD	Static Operating	IO = 0, VDD = 1.9V, $\overline{\text{RESET}}$ = VDD, VI = VIH(AC) or VIL(AC), CLK = $\overline{\text{CLK}}$ = VIH(AC) or VIL(AC)			10	- mA
		IO = 0, VDD = 1.9V, $\overline{\text{RESET}}$ = VDD, VI = VIH(AC) or VIL(AC), CLK = VIH(AC), $\overline{\text{CLK}}$ = VIL(AC)		140		
	Dynamic Operating (clock only)	IO = 0, VDD = 1.8V, $\overline{\text{RESET}}$ = VDD, VI = VIH(AC) or VIL(AC), CLK and $\overline{\text{CLK}}$ switching 50% duty cycle		247		μΑ/Clock MHz
IDDD	Dynamic Operating (per each data input)	IO = 0, VDD = 1.8V, $\overline{\text{RESET}}$ = VDD, VI = VIH(AC) or VIL(AC), CLK and $\overline{\text{CLK}}$ switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle.		52		μA/Clock MHz/ Data
	Dn, PARIN, DSCn inputs	VI = VREF ± 250mV	2		3	
CIN	CLK and CLK inputs	VICR = 0.9V, VIPP = 600mV	3.5		4.5	pF
	RESET	VI = VDD or GND		4.5		-

Timing Requirements Over Recommended Operating Free-Air Temperature Range

			VDD = 1.3			
Symbol	Parame	ter	Min.	Max.	Units	
f CLOCK	Clock Fr	equency		410	MHz	
tw	Pulse Du	uration, CLK, CLK HIGH or LOW	1		ns	
tACT ¹	Different	ial Inputs Active Time		10	ns	
tinact ²	Different	ial Inputs Inactive Time		15	ns	
	Setup Time	$\overline{\text{DCS}}$ before CLK \uparrow , $\overline{\text{CLK}}\downarrow$, $\overline{\text{CSR}}$ HIGH; $\overline{\text{CSR}}$ before CLK \uparrow , $\overline{\text{CLK}}\downarrow$, $\overline{\text{DCS}}$ HIGH	0.6		ns	
ts∪		DCS before CLK↑ , CLK↓, CSR LOW	0.5			
		DODT, DOCKE, and data before CLK \uparrow , $\overline{\text{CLK}}\downarrow$	0.5			
		PAR_IN before CLK \uparrow , $\overline{CLK}\downarrow$	0.5			
41.1	Hold	$\overline{\text{DCS}}$, DODT, DCKE, and data after CLK \uparrow , $\overline{\text{CLK}}\downarrow$	0.4			
tH	Time	PAR_IN after CLK \uparrow , $\overline{CLK}\downarrow$	0.4		ns	

1 VREF must be held at a valid input voltage level and data inputs must be held at valid logic levels for a minimum time of tACT(max) after RESET is taken HIGH.

2 VREF, data, and clock inputs must be held at a valid input voltage levels (not floating) for a minimum time of tINACT(max) after RESET is taken LOW.

Switching Characteristics Over Recommended Free Air Operating Range (unless otherwise noted)

			8V ± 0.1V	
Symbol	Parameter	Min.	Max.	Units
fMAX	Max Input Clock Frequency	340		MHz
tPDM ¹	Propagation Delay, single-bit switching, CLK \uparrow / $\overline{CLK}\downarrow$ to Qn	1.1	1.5	ns
tPD ²	Propagation Delay, single-bit switching, CLK \uparrow / $\overline{CLK}\downarrow$ to Qn	0.4	0.8	ns
tPDMSS ¹	Propagation Delay, simultaneous switching, CLK \uparrow / $\overline{\text{CLK}}\downarrow$ to Qn		1.6	ns
t∟H	LOW to HIGH Propagation Delay, CLK [↑] / CLK↓to PTYERR	1.2	3	ns
tHL	HIGH to LOW Propagation Delay, CLK↑ / CLK↓to PTYERR	0.4	3	ns
tPD	Propagation Delay from CLK↑ / CLK↓ to PPO	0.5	1.6	ns
t PHL	HIGH to LOW Propagation Delay, $\overline{RESET}\downarrow$ to $Qn\downarrow$		3	ns
tPLH	LOW to HIGH Propagation Delay, RESET↓to PTYERR↑		3	ns

1 Design target as per JEDEC specifications.

2 Production Test. (See Production Test Circuit in TEST CIRCUIT AND WAVEFORM section.)

Output Buffer Characteristics


Output edge rates over recommended operating free-air temperature range

	$VDD = 1.8V \pm 0.1V$		
Parameter	Min.	Max.	Units
dV/dt_r	1	4	V/ns
dV/dt_f	1	4	V/ns
dV/dt_{Δ}^{1}		1	V/ns

1 Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

IDT74SSTUBF32869A 14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Register Timing




NOTES:

1. This range does not include D1, D4, and D7, and their corresponding outputs.

2.PARIN is used to generate PPO and PTYERR.

IDT74SSTUBF32869A 14-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2

Register Timing




NOTES:


1. This range does not include D1, D4, and D7, and their corresponding outputs.

2.PARIN is used to generate PPO and PTYERR.


Test Circuits and Waveforms (VDD = 1.8V ± 0.1V)




Simulation Load Circuit




Voltage and Current Waveforms Inputs Active and Inactive Times




Voltage Waveforms - Pulse Duration




Voltage Waveforms - Setup and Hold Times



Production-Test Load Circuit



Voltage Waveforms - Propagation Delay Times



Voltage Waveforms - Propagation Delay Times

NOTES:

- 1. CL includes probe and jig capacitance.
- 2. IDD tested with clock and data inputs held at VDD or GND, and Io = 0mA $\,$
- 3. All input pulses are supplied by generators having the following characteristics: PRR ≤ 0 MHz, Zo = 50 Ω input slew rate = 1 V/ns $\pm 20\%$ (unless otherwise specified).

4. The outputs are measured one at a time with one transition per measurement.

5. VTT = VREF = VDD/2


6. VIH = VREF + 250mV (AC voltage levels) for differential inputs. VIH = VDD for LVCMOS input.

7. VIL = VREF - 250mV (AC voltage levels) for differential inputs.


VIL = GND for LVCMOS input.

- 8. VID = 600mV.
- 9. tPLH and tPHL are the same as tPDM.


Test Circuits and Waveforms (VDD = 1.8V ± 0.1V)




Load Circuit: High-to-Low Slew-Rate Adjustment



Voltage Waveforms: High-to-Low Slew-Rate Adjustment



Load Circuit: Low-to-High Slew-Rate Adjustment




Voltage Waveforms: Low-to-High Slew-Rate Adjustment


NOTES:

1. CL includes probe and jig capacitance.


2. All input pulses are supplied by generators having the following characteristics: PRR ≤ 0 MHz, Zo = 50 Ω input slew rate = 1 V/ns ±20% (unless otherwise specified).




Load Circuit: Error Output Measurements



Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to RESET input)




Voltage Waveforms: Open Drain Output High-to-Low Transition Time (with respect to clock inputs)



Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with respect to clock inputs)

Test Circuits and Waveforms (VDD = 1.8V ± 0.1V)



Partial Parity Out Voltage Waveform, Propagation Delay Time with Respect to CLK Input

VTT = VTT/2VICR Cross Point Voltage VI(PP) = 600mV tPLH and tPHL are the same as tPD.

Application Information


The typical values below are measured on standard JEDEC raw cards, using the JEDEC DDR2 register validation board running patterns 0x43, 0x4F, and 0x5A.

Raw Card Values

Raw Card ¹	t PDMSS	Overshoot	Undershoot
W	1.48	446	444

1 All values are valid under nominal conditions and minimum/maximum of typical signals on one typical DIMM. Measurements include all jitter and ISI effects.

Ordering Information



Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Registers category:

Click to view products by IDT manufacturer:

Other Similar products are found below :

M38510/31901BEA 31-5369 74SSTUBF32869ABKG8 74SSTUBF32869ABKG 74FCT162374ETPVG 74FCT162823ATPVG 74FCT162823CTPAG 74FCT163374CPVG 74SSTUBF32868ABKG8 74FCT162374CTPVG 74FCT163374APVG 74FCT374ATQG 74SSTUB32868ZRHR SSTE32882KA1AKG8 SN74SSQEB32882ZALR SN74SSQE32882ZCJR 54FCT374TDB 5962-9222203MRA PCA8550DB,118 74FCT162823CTPAG8 74FCT162823ATPAG 74FCT574CTSOG8 74FCT574ATQG8 74FCT16374ATPAG 74HC670D,652 74FCT163374CPAG 74FCT163374CPAG8 5962-9221802M2A 5962-9221806M2A 54FCT374CTDB 54FCT574ATDB 74FCT162374ATPAG 74FCT162374ATPVG 74FCT162374ATPVG8 74FCT162374CTPAG 74FCT162374ETPAG 74FCT162823CTPVG 74FCT162374ATPAG 74FCT16374CTPAG 74FCT16374ATPVG8 74FCT162374CTPAG 74FCT162374ETPAG 74FCT162823CTPVG 74FCT16374ATPVG 74FCT16374CTPAG 74FCT16374CTPVG 74FCT374CTSOG 74FCT574ATSOG 74FCT574ATQG 74FCT374CTSOG 74FCT374CTSOG8