# **3-Input AND Gate**

The NLX1G11 is an advanced high-speed 3-input CMOS AND gate in ultra-small footprint.

The NLX1G11 input structures provide protection when voltages up to 7.0 V are applied, regardless of the supply voltage.

#### **Features**

- High Speed:  $t_{PD} = 2.4 \text{ ns (Typ)} @ V_{CC} = 5.0 \text{ V}$
- Designed for 1.65 V to 5.5 V V<sub>CC</sub> Operation
- Low Power Dissipation:  $I_{CC} = 1 \mu A \text{ (Max)}$  at  $T_A = 25^{\circ}\text{C}$
- 24 mA Balanced Output Source and Sink Capability
- Balanced Propagation Delays
- Overvoltage Tolerant (OVT) Input Pins
- Ultra-Small Packages
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These are Pb-Free Devices




Figure 1. Pinout (Top View)

Figure 2. Logic Symbol

#### **PIN ASSIGNMENT**

Pin	Function	
1	A	
2	GND	
3	В	
4	Y	
5	V <sub>CC</sub>	
6	С	

#### **FUNCTION TABLE**

	Input		
Α	В	С	Υ
L	Х	Х	L
X	L	X	L
X	X	L	L
Н	Н	Н	Н

H – HIGH Logic Level

L – LOW Logic Level

X = Either LOW or HIGH Logic Level



#### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS



ULLGA6 1.0 x 1.0 CASE 613AD





ULLGA6 1.2 x 1.0 CASE 613AE





ULLGA6 1.45 x 1.0 CASE 613AF





UDFN6 1.0 x 1.0 CASE 517BX





UDFN6 1.2 x 1.0 CASE 517AA





UDFN6 1.45 x 1.0 CASE 517AQ



X = Device MarkingM = Date Code

■ = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage	-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage	-0.5 to +7.0	V
I <sub>IK</sub>	DC Input Diode Current V <sub>IN</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current V <sub>OUT</sub> < GND	-50	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1)	496	°C/W
$P_{D}$	Power Dissipation in Still Air @ 85°C	252	mW
MSL	Moisture Sensitivity	Level 1	
F <sub>R</sub>	Flammability Rating Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage  Human Body Model (Note 2)  Machine Model (Note 3)  Charged Device Model (Note 4)	>2000 >200 N/A	V
I <sub>LATCHUP</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 125 °C (Note 5)	±500	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2 ounce copper trace no air flow.
- 2. Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- 5. Tested to EIA / JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	Positive DC Supply Voltage	Operating Data Retention Only	1.65 1.5	5.5 5.5	V
V <sub>IN</sub>	Digital Input Voltage (Note 6)	0	5.5	V	
V <sub>OUT</sub>	Output Voltage		0	5.5	V
T <sub>A</sub>	Operating Free–Air Temperature		-55	+125	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V} \\ V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \\ V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \\ V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0 0	20 20 10 5	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Unused inputs may not be left open. All inputs must be tied to a high or low-logic input voltage level.

#### DC ELECTRICAL CHARACTERISTICS


			V <sub>CC</sub>	1	T <sub>A</sub> = 25 °C		T <sub>A</sub> = -55°C	to +125°C	
Symbol	Parameter	Conditions	(V)	Min	Тур	Max	Min	Max	Unit
$V_{IH}$	Low-Level		1.65	0.75 x V <sub>CC</sub>			0.75 x V <sub>CC</sub>		V
	Input Voltage		2.3 to 5.5	0.70 x V <sub>CC</sub>			0.70 x V <sub>CC</sub>		
$V_{IL}$	Low-Level		1.65			0.25 x V <sub>CC</sub>		0.25 x V <sub>CC</sub>	V
	Input Voltage		2.3 – 5.5			0.30 x V <sub>CC</sub>		0.30 x V <sub>CC</sub>	
V <sub>OH</sub>	High- Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -100 \mu\text{A}$	1.65 – 5.5	V <sub>CC</sub> -0.1	V <sub>CC</sub>		V <sub>CC</sub> -0.1		V
	Voltage	$\begin{aligned} &V_{IN} = V_{IH} \text{ or } V_{IL} \\ &I_{OH} = -4 \text{ mA} \\ &I_{OH} = -8 \text{ mA} \\ &I_{OH} = -12 \text{ mA} \\ &I_{OH} = -16 \text{ mA} \\ &I_{OH} = -24 \text{ mA} \\ &I_{OH} = -32 \text{ mA} \end{aligned}$	1.65 2.3 2.7 3.0 3.0 4.5	1.29 1.9 2.2 2.4 2.3 3.8	1.52 2.15 2.4 2.8 2.68 4.2		1.29 1.9 2.2 2.4 2.3 3.8		
V <sub>OL</sub>	Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 100 \mu A$	1.65 – 5.5			0.1		0.1	V
	vollage	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = 4 mA I <sub>OH</sub> = 8 mA I <sub>OH</sub> = 12 mA I <sub>OH</sub> = 16 mA I <sub>OH</sub> = 24 mA I <sub>OH</sub> = 32 mA	1.65 2.3 2.7 3.0 3.0 4.5		0.08 0.1 0.12 0.15 0.22 0.22	0.24 0.3 0.4 0.4 0.55 0.55		0.24 0.3 0.4 0.4 0.55 0.55	
I <sub>IN</sub>	Input Leakage Current	$0 \le V_{IN} \le 5.5V$	0 to 5.5			±0.1		±1.0	μΑ
l <sub>OFF</sub>	Power-Off Output Leakage Current	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5 V	0			1.0		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	5.5			1.0		10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

### AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 2.5 \text{ nS}$ )


		V <sub>CC</sub>	Vcc Test T		Γ <sub>A</sub> = 25 °C	= 25 °C		T <sub>A</sub> = -55°C to +125°C	
Symbol	Parameter	(V)	Condition	Min	Тур	Max	Min	Max	Unit
t <sub>PLH</sub> ,	Propagation Delay,	1.65–1.95	$R_L = 1 M\Omega$ , $C_L = 15 pF$	2.0	5.5	18.5	2.0	19	ns
t <sub>PHL</sub>	Input to Output	2.3-2.7	$R_L = 1 M\Omega$ , $C_L = 15 pF$	0.8	3.0	11	0.8	11.5	
		3.0-3.6	$R_L = 1 M\Omega$ , $C_L = 15 pF$	0.5	2.6	7.5	0.5	8.0	
			$R_L = 500 \Omega, C_L = 50 pF$	1.5	3.0	8.5	1.5	9.0	
		4.5-5.5	$R_L = 1 M\Omega$ , $C_L = 15 pF$	0.5	2.2	5.5	0.5	6.0	
			$R_L = 500 \Omega, C_L = 50 pF$	0.8	2.4	7.0	0.8	7.5	
C <sub>IN</sub>	Input Capacitance	5.5	V <sub>IN</sub> = 0 V or V <sub>CC</sub>		4.0				pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 7)	3.3 5.5	10 MHz V <sub>IN</sub> = 0 V or V <sub>CC</sub>		20 26				pF

<sup>7.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation  $I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{in} + I_{CC}$ . C<sub>PD</sub> is used to determine the no–load dynamic power consumption:  $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_{in} + I_{CC} \cdot V_{CC}$ .



 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%, f = 1 \text{ MHz}, t_W = 500 \text{ ns}$ 

Figure 3. Switching Waveforms



A 1 MHz square input wave is recommended for propagation delay tests

Figure 4. Test Circuit

#### **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>
NLX1G11AMX1TCG	ULLGA6, 1.45 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLX1G11BMX1TCG	ULLGA6, 1.2 x 1.0, 0.4P (Pb-Free)	3000 / Tape & Reel
NLX1G11CMX1TCG	ULLGA6, 1.0 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel
NLX1G11MUTCG (In Development)	UDFN6, 1.2 x 1.0, 0.4P (Pb-Free)	3000 / Tape & Reel
NLX1G11AMUTCG	UDFN6, 1.45 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLVX1G11AMUTCG*	UDFN6, 1.45 x 1.0, 0.5P (Pb-Free)	3000 / Tape & Reel
NLX1G11CMUTCG	UDFN6, 1.0 x 1.0, 0.35P (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP

Capable.

#### **PACKAGE DIMENSIONS**

# **UDFN6 1.2x1.0, 0.4P**CASE 517AA ISSUE D




**BOTTOM VIEW** 

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### **PACKAGE DIMENSIONS**

## UDFN6 1.45x1.0, 0.5P CASE 517AQ



#### **PACKAGE DIMENSIONS**


UDFN6 1.0x1.0, 0.35P CASE 517BX ISSUE O



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
   CONTROLLING DIMENSION: MILLIMETERS.
   DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP.
   PACKAGE DIMENSIONS EXCLUSIVE OF
- BURRS AND MOLD FLASH.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.13 REF				
b	0.12	0.22			
D	1.00 BSC				
Е	1.00	BSC			
œ	0.35 BSC				
L	0.25	0.35			
11	0.30	0.40			


#### **RECOMMENDED SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**

#### ULLGA6 1.0x1.0, 0.35P CASE 613AD ISSUE A



**BOTTOM VIEW** 

0.05 С NOTE 3

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.


  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.

  4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS			
DIM	MIN	MAX		
Α		0.40		
A1	0.00	0.05		
b	0.12	0.22		
D	1.00 BSC			
Е	1.00 BSC			
е	0.35 BSC			
L	0.25	0.35		
L1	0.30	0.40		

# MOUNTING FOOTPRINT SOLDERMASK DEFINED\*




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**

ULLGA6 1.2x1.0, 0.4P CASE 613AE **ISSUE A** 




**BOTTOM VIEW** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
  4. A MAXIMUM OF 0.05 PULL BACK OF THE PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIM	<b>ETERS</b>		
DIM	MIN	MAX		
Α	-	0.40		
A1	0.00	0.05		
b	0.15	0.25		
ם	1.20 BSC			
Е	1.00 BSC			
Φ	0.40 BSC			
Ы	0.25	0.35		
L1	0.35	0.45		

#### **MOUNTING FOOTPRINT SOLDERMASK DEFINED\***




DIMENSIONS: MILLIMETERS

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### ULLGA6 1.45x1.0, 0.5P CASE 613AF ISSUE A




#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP. A MAXIMUM OF 0.05 PULL BACK OF THE
- PLATED TERMINAL FROM THE EDGE OF THE PACKAGE IS ALLOWED.

	MILLIMETERS			
DIM	MIN	MAX		
Α	-	0.40		
A1	0.00	0.05		
b	0.15	0.25		
D	1.45 BSC			
E	1.00 BSC			
е	0.50 BSC			
L	0.25	0.35		
L1	0.30	0.40		

#### **MOUNTING FOOTPRINT** SOLDERMASK DEFINED\*



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MiniGate is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and in are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Phone: 81-3-5817-1050

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

5962-8769901BCA 74HC85N NL17SG08P5T5G NL17SG32DFT2G NLU1G32AMUTCG NLV7SZ58DFT2G NLVHC1G08DFT1G
NLVVHC1G14DTT1G NLX2G08DMUTCG NLX2G08MUTCG MC74HCT20ADR2G 091992B 091993X 093560G 634701C 634921A
NL17SG32P5T5G NL17SG86DFT2G NLU1G32CMUTCG NLV14001UBDR2G NLVVHC1G132DTT1G NLVVHC1G86DTT1G
NLX1G11AMUTCG NLX1G97MUTCG 746427X 74AUP1G17FW5-7 74LS38 74LVC1G08Z-7 74LVC32ADTR2G 74LVC1G125FW4-7
74LVC08ADTR2G MC74HCT20ADTR2G NLU1G08CMX1TCG NLV14093BDTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G
NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G NLV74HC08ADR2G NLVVHC1GT32DFT1G 74HC32S14-13 74LS133
74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 M38510/06202BFA NLV74HC08ADTR2G
NLV74HC14ADR2G