

3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™ II

IDT5V995

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES OCTOBER 28, 2014 FEATURES: DESCRIPTION:

- · Ref input is 5V tolerant
- 4 pairs of programmable skew outputs
- · Low skew: 185ps same pair, 250ps all outputs
- Selectable positive or negative edge synchronization:
 - **Excellent for DSP applications**
- · Synchronous output enable
- Input frequency: 2MHz to 200MHz
- Output frequency: 6MHz to 200MHz
- · 3-level inputs for skew and PLL range control
- 3-level inputs for feedback divide selection multiply / divide ratios of (1-6, 8, 10, 12) / (2, 4)
- · PLL bypass for DC testing
- · External feedback, internal loop filter
- 12mA balanced drive outputs
- Low Jitter: <100ps cycle-to-cycle
- Power-down mode
- Lock indicator
- Available in TQFP package
- Not Recommended for New Design

The IDT5V995 is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V995 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hardwired to appropriate HIGH-MID-LOW levels.


The feedback input allows divide-by-functionality from 1 to 12 through the use of the DS[1:0] inputs. This provides the user with frequency multiplication from 1 to 12 without using divided outputs for feedback.

When the sOE pin is held low, all the outputs are synchronously enabled. However, if sOE is held high, all the outputs except 2Q0 and 2Q1 are synchronously disabled. The LOCK output asserts to indicate when Phase Lock has been achieved.

Furthermore, when PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF. The IDT5V995 has LVTTL outputs with 12mA balanced drive outputs.

LOCK

FUNCTIONAL BLOCK




PΕ

TEST

FS

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit	
VDDQ, VDD	Supply Voltage to Gro	ound	-0.5 to +4.6	V
Vı	DC Input Voltage		-0.5 to V _{DD} +0.5	V
	REF Input Voltage	-0.5 to +5.5	V	
	Maximum Power TA = 85°C		0.7	W
	Dissipation TA = 55°C		1.1	
Tstg	Storage Temperature	Storage Temperature Range		°C

NOTE:

Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

CAPACITANCE(TA = +25°C, f = 1MHz, Vin = 0V)

Parameter	Description	Тур.	Max.	Unit
CINInput Capacitance		5	7	pF

NOTE:

1. Capacitance applies to all inputs except TEST, FS, nF[1:0], and DS[1:0].

PIN DESCRIPTION

Pin Name	Туре	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST (1)	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control Summary Table) remain in effect. Set LOW for normal operation.
soE ⁽¹⁾	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except 2Qo and 2Q1) in a LOW state (for PE = H) - 2Qo and 2Q1 may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and \overline{sOE} is HIGH, the nF[1:0] pins act as output disable controls for individual banks when nF[1:0] = LL. Set \overline{sOE} LOW for normal operation (has internal pull down).
PE the	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of
		reference clock (has internal pull-up).
nF[1:0]	IN	3-level inputs for selecting 1 of 9 skew taps or frequency functions
FS	IN	Selects appropriate oscillator circuit based on anticipated frequency range. (See Programmable Skew Range.)
nQ[1:0]	OUT	Four banks of two outputs with programmable skew
DS[1:0]	IN	3-level inputs for feedback divider selection
₽D	IN	Power down control. Shuts off entire chip when LOW (has internal pull-up).
LOCK	OUT	PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized
to		
		the inputs. (For more information on application specific use of the LOCK pin, please see AN237.)
VDDQ	PWR	Power supply for output buffers

NOTEVOD When TESPW RIID and FOE entrophyllor phase tookedwidop flooked to phase tookedwidop flooked to phase tookedwidop flooked to phase interpal disability ontrol for individual output banks. Skew selections remain in effect with the first of the fir

PROGRAMMABLE SKEW

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit (tu) which ranges from 625ps to 1.3ns (see Programmable Skew Range and Resolution Table). There are nine skew configurations available for each output pair. These configurations are chosen by the nF1:0 control pins. In

order to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Control Summary Table shows how to select specific skew taps by using the nF1:0 control pins.

EXTERNAL FEEDBACK

By providing external feedback, the IDT5V995 gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

	FS = LOW	FS = MID	FS = HIGH	Comments
Timing Unit Calculation (tu)	1/(32 x Fnom)	1/(16 x Fnom)	1/(8 x FNOM)	
VCO Frequency Range (FNOM) ^(1,2)	24 to 50MHz	48 to 100MHz	96 to 200MHz	
Skew Adjustment Range ⁽³⁾				
Max Adjustment:	±7.8125ns	±7.8125ns	±7.8125ns	ns
	±67.5°	±135°	±270°	Phase Degrees
	±18.75%	±37.5%	±75%	% of Cycle Time
Example 1, FNOM = 25MHz	tu = 1.25ns	_	_	
Example 2, FNOM = 37.5MHz	tu = 0.833ns	_	_	
Example 3, FNOM = 50MHz	tu = 0.625ns	tu = 1.25ns	_	
Example 4, FNOM = 75MHz	_	tu = 0.833ns	_	
Example 5, FNOM = 100MHz	_	tu = 0.625ns	tu = 1.25ns	
Example 6, FNOM = 150MHz	_	_	tu = 0.833ns	
Example 7, FNOM = 200MHz	_	_	tu = 0.625ns	

NOTES:

- 1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed.
- 2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be FNOM when the output connected to FB is undivided and DS[1:0] = MM. The frequency of the REF and FB inputs will be FNOM/2 or FNOM/4 when the part is configured for frequency multiplication by using a divided output as the FB input and setting DS[1:0] = MM. Using the DS[1:0] inputs allows a different method for frequency multiplication (see Divide Selection Table).
- 3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4tu skewed output is used for feedback, all other outputs will be skewed –4tu in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6tu skew adjustment is possible and at the lowest FNOM value.

DIVIDE SELECTION TABLE

DS [1:0]	FB Divide-by-n	Permitted Output Divide-by-n connected to FB ⁽¹⁾
LL	2	1 or 2
LM	3	1
LH	4	1, 2, or 4
ML	5	1 or 2
MM	1	1, 2, or 4
MH	6	1 or 2
HL	8	1 or 2
НМ	10	1
НН	12	1

NOTE: 1.Permissible output division ratios connected to FB. The frequency of the REF input will be FNOM/N when the part is configured for frequency multiplication by using an undivided output for FB and setting DS[1:0] to N (N = 1-6, 8, 10, 12).

CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)	Skew (Pair #4)
LL (1)	-4tu	Divide by 2	Divide by 2
LM	−3tu	-6tu	-6tu
LH	-2tu	–4tu	−4tu
ML	-1tu	−2 t∪	–2tu
MM	Zero Skew	Zero Skew	Zero Skew
MH	1tu	2tu	2tu
HL	2tu	4tu	4tu
НМ	3tu	6tu	6tu
НН	4tu	Divide by 4	Inverted ⁽²⁾

NOTES: 1. LL DISABLES OUTPUTS IF TEST = MID AND \overline{SOE} = HIGH.

2. When pair #4 is set to HH (inverted), \overline{sOE} disables pair #4 HIGH when PE = HIGH, \overline{sOE} disables pair #4 LOW when PE = LOW.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
VDD/VDDQ	Power Supply Voltage	3	3.3	3.6	V
Та	Ambient Operating Temperature	-40	+25	+85	°C

INPUT TIMING REQUIREMENTS

Symbol	Description ⁽¹⁾	Min.	Max.	Unit	
tr, tr	Maximum input rise and fall times, 0.8V to 2V	_	10	ns/V	
tpwc	Input clock pulse, HIGH or LOW	2	1	ns	
Dн	Input duty cycle		10	90	%
		FS = LOW	2	50	
FREF	Reference clock input frequency	FS = MID	4	100	MHz
		8	200		

NOTE:

^{1.} Where pulse width implied by $\ensuremath{\mathsf{DH}}$ is less than trwc limit, trwc limit applies.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Min.	Тур.	Max.	Unit
Fnom	VCO Frequency Range	See Prog	grammable Skew F	Range and Resol	ution Table
trpwh	REF Pulse Width HIGH®	2	_	_	ns
trpwl	REF Pulse Width LOW ⁽¹⁾	2	_	_	ns
tu	Programmable Skew Time Unit	See	Control Summary	Table	
tskewpr	Zero Output Matched-Pair Skew (xQ ₀ , xQ ₁) ^(2,3)		50	185	ps
tskewo	Zero Output Skew (All Outputs) ⁽⁶⁾		0.1	0.25	ns
tskew1	Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) ⁽⁵⁾		0.1	0.25	ns
tskew2	Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided) ⁽⁵⁾		0.2	0.5	ns
tskew3	Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) ⁽⁶⁾		0.15	0.5	ns
tskew4	Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted) ⁽²⁾		0.3	0.9	ns
tdev	Device-to-Device Skew ^(2,6)		_	0.75	ns
(φ)1-3	Static Phase Offset (FS = L, M, H) (FB Divide-by-n = 1, 2, 3)(7)	-0.25	_	0.25	ns
(φ)Η	Static Phase Offset (FS = H) ⁽⁷⁾	-0.25	_	0.25	ns
t(φ)M	Static Phase Offset (FS = M) ⁽⁷⁾	-0.5	_	0.5	ns
t(φ)L1-6	Static Phase Offset (FS = L) (FB Divide-by-n = 1, 2, 3, 4, 5, 6) ⁽⁷⁾	-0.7	_	0.7	ns
t(φ)L8-12	Static Phase Offset (FS = L) (FB Divide-by-n = 8, 10, 12)(7)	-1	_	1	ns
todcv	Output Duty Cycle Variation from 50%	-1	0	1	ns
tpwh	Output HIGH Time Deviation from 50%®		_	1.5	
tpwL	Output LOW Time Deviation from 50%®		_	2	
torise	Output Rise Time	0.15	0.7	1.5	ns
tofall	Output Fall Time	0.15	0.7	1.5	
tlock	PLL Lock Time(10.11)		_	0.5	
tсслн	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = H, FB divide-by-n=1,2)	_	_	100	
tсслна	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = H, FB divide-by-n=any)	_	_	150	
tсслм	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = M)	_	_	150	ps
tccлг	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = L, FREF > 3MHz)	_	_	200	
tccjla	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = L, FREF < 3MHz)	_	_	300	

Notes on next page

IDT5V995


3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™ II

NOTES:


- 1. Refer to Input Timing Requirements table for more detail.
- 2. Skew is the time between the earliest and the latest output transition among all outputs for which the same to delay has been selected when all are loaded with the specified load.
- 3. tskewpr is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tu.
- 4. tsk(0) is the skew between outputs when they are selected for Otu.
- 5. There are 3 classes of outputs: Nominal (multiple of tu delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode). Test condition: nF0:1=MM is set on unused outputs.
- 6. tdev is the output-to-output skew between any two devices operating under the same conditions (VDDO, VDD, ambient temperature, air flow, etc.)
- 7. to is measured with REF input rise and fall times (from 0.8V to 2V) of 0.5ns. Measured from 1.5V on REF to 1.5V on FB.
- 8. Measured at 2V.
- 9. Measured at 0.8V.
- 10. tLock is the time that is required before synchronization is achieved. This specification is valid only after VDD/VDDQ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
- 11. Lock detector may be unreliable for input frequencies less than approximately 4MHz, or for input signals which contain significant jitter.

AC TEST LOADS AND WAVEFORMS


For LOCK output



For all other outputs




LVTTL Output Waveform



LVTTL Input Test Waveform

AC TIMING DIAGRAM



NOTES:

PE: The AC Timing Diagram applies to PE=VDD. For PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.

Skew: The time between the earliest and the latest output transition among all outputs for which the same to delay has been selected when all are loaded with 20pF and terminated with 75 Ω to VDDO/2.

tskewpr: The skew between a pair of outputs (xQo and xQ1) when all eight outputs are selected for Otu.

tskewo: The skew between outputs when they are selected for Otu

tbev: The output-to-output skew between any two devices operating under the same conditions (VDDQ, VDD, ambient temperature, air flow, etc.)


topcv: The deviation of the output from a 50% duty cycle. Output pulse width variations are included in tskew2 and tskew4 specifications.


tpwh is measured at 2V.

tpwL is measured at 0.8V.

torise and tofall are measured between 0.8V and 2V.

tLock: The time that is required before synchronization is achieved. This specification is valid only after VDD/VDDQ is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until IPD is within specified limits.





TOLERANCES UNLESS SPE				975 S	tender Wo	у
DECIMAL XX± XXX± XXXX±		ww	PH PH	HONE:	Clara, CA (408) 72 08) 492-	7-6116
APPROVALS	DATE	TITLE	PP/PPG PACKAGE	OUTL	INE	
DRAWN TV	11/18/94	1	10.0 X 10.0 X 1.4			/TQFP
CHECKED		1	1.00/.10 FORM			•
		SIZE	DRAWING No.			REV
		C	PSC-4	046	,	05
		DO NO	T SCALE DRAWING		SHEET 1	OF 2

REVISIONS						
DCN	REV	DESCRIPTION	DATE	APPROVED		
	01	ADDED TABLE FOR 44-PIN	07/05/00	T. VU		
	02	CORRECTED P & P1 DIMENSIONS	07/05/00	T. VU		
	03	SWAPPED P & P1 DIMENSIONS	08/09/01	D.XUE		
	04	ADD STOFP IN THE TITLE BLOCK	08/31/01			
	05	ADD "GREEN" PPG NOMENCLATURE	10/13/04	TU VU		


N≻ M BOL	JEDE	N			
B		N O T E			
L	MIN	NOM	MAX	E	
Α	-	_	1.60		
A1	.05	.10	.15		
A2	1.35	1.40	1.45		
D	1	12.00 BSC			
D1	1	10.00 BSC			
Ε	1	2.00 BS	C	4	
E1	1	0.00 BS	C	5,2	
N		64			
е		.50 BSC	·		
b	.17	.22	.27	7	
b1	.17	.20	.23		
ССС	_	_	.08		
ddd	_	_	.08		

	PP44		PP64	
	MIN MAX MIN		MAX	
Р	12.80	13.00	12.80	13.00
P1	9.80	10.00	9.80	10.00
P2	8.00 BSC		7.50 BSC	
Х	.45	.60	.30	.40
е	.80 BSC		.50 BSC	
N	44		64	

NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- \triangle Datums (A-B) and (-D-) to be determined at datum plane (-H-)
- ⚠ DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE —C—
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm in excess of the 6 dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot.
- **EXACT SHAPE OF EACH CORNER IS OPTIONAL**
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10. ALL DIMENSIONS ARE IN MILLIMETERS
- 11. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION BJ AND REGISTRATION MS-026, VARIATION BCB.


LAND PATTERN DIMENSIONS



TOLERANCES UNLESS SPECIFIED				2975 S	Stender W	ay
DECIMAL XX± XXX±	ANGULAR ±				Clara, CA (408) 72	
XXXX±		ww	w.IDT.com	FAX: (4	108) 492-	8674
APPROVALS	DATE	TITLE	TITLE PP/PPG PACKAGE OUTLINE			
DRAWN TV	11/18/94		10.0 X 10.0 X	1.4 mr	n STQFI	P/TQFP
CHECKED		1.00/.10 FORM				
		SIZE	DRAWING No.			REV
		С	PSC-4046 0		05	
		DO NO	T SCALE DRAWING		SHEET 2	OF 2

REVISIONS						
DCN	REV	DESCRIPTION	DATE	APPROVED		
	01	ADDED TABLE FOR 44-PIN	07/05/00	T. VU		
	02	CORRECTED P & P1 DIMENSIONS	07/05/00	T. VU		
	03	SWAPPED P & P1 DIMENSIONS	08/09/01	D.XUE		
	04	ADD STOFP IN THE TITLE BLOCK	08/31/01			
	05	ADD "GREEN" PPG NOMENCLATURE	10/13/04	TU VU		

ORDERING INFORMATION



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	
Α		10-11	Added Package Outline & Dimensions.	5/6/09
В		1	Product Discontinuation Notice - Last Time Buy Expires October 28, 2014 PDN# CQ-13-02	12/20/13

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

es For Tech Support

netcom@idt.com +480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by IDT manufacturer:

Other Similar products are found below:

8501BYLF 854S015CKI-01LF 8T33FS6221EPGI NB7V72MMNHTBG Si53314-B-GMR 4RCD0124KC0ATG P9090-0NLGI8
SY100EP33VKG 850S1201BGILF 8004AC-13-33E-125.00000X ISPPAC-CLK5520V-01T100C8P 4RCD0124KC0ATG8 854110AKILF
PI6C4931504-04LIE SI53305-B-GMR 83210AYLF NB6VQ572MMNG 4RCD0229KB1ATG PI6C4931502-04LIEX 8SLVD1212ANLGI
PI6C4931504-04LIEX AD9508BCPZ-REEL7 NBA3N200SDR2G 8T79S308NLGI SI53315-B-GMR NB7NQ621MMUTWG
49FCT3805DPYGI8 49FCT805BTPYG 49FCT805PYGI RS232-S5 542MILFT 6ES7390-1AF30-0AA0 74FCT3807PYGI SY89873LMG
SY89875UMG-TR 853S011BGILFT 853S9252BKILF 8P34S1102NLGI8 8T53S111NLGI CDCVF2505IDRQ1 CDCUA877ZQLT
CDCE913QPWRQ1 CDC2516DGGR 8SLVP2104ANBGI/W 8S73034AGILF LV5609LP-E 5T9950PFGI STCD2400F35F
74FCT3807QGI8 74FCT3807PYGI8