3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK™ II

IDT5V995

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES OCTOBER 28, 2014

FEATURES:

- **Ref input is 5V tolerant**
- **4 pairs of programmable skew outputs**
- **Low skew: 185ps same pair, 250ps all outputs**
- **Selectable positive or negative edge synchronization:**
  Excellent for DSP applications
- **Synchronous output enable**
- **Input frequency: 2MHz to 200MHz**
- **Output frequency: 6MHz to 200MHz**
- **3-level inputs for skew and PLL range control**
- **3-level inputs for feedback divide selection multiply / divide ratios of (1-6, 8, 10, 12) / (2, 4)**
- **PLL bypass for DC testing**
- **External feedback, internal loop filter**
- **12mA balanced drive outputs**
- **Low Jitter: <100ps cycle-to-cycle**
- **Power-down mode**
- **Lock indicator**
- **Available in TQFP package**
- **Not Recommended for New Design**

DESCRIPTION:

The IDT5V995 is a high fanout 3.3V PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5V995 has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.

The feedback input allows divide-by-functionality from 1 to 12 through the use of the DS[1:0] inputs. This provides the user with frequency multiplication from 1 to 12 without using divided outputs for feedback.

When the sOE pin is held low, all the outputs are synchronously enabled. However, if sOE is held high, all the outputs except 2Q0 and 2Q1 are synchronously disabled. The LOCK output asserts to indicate when Phase Lock has been achieved.

Furthermore, when PE is held high, all the outputs are synchronized with the positive edge of the REF clock input. When PE is held low, all the outputs are synchronized with the negative edge of REF. The IDT5V995 has LVTTL outputs with 12mA balanced drive outputs.

FUNCTIONAL BLOCK



PIN CONFIGURATION



TQFP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description		Max	Unit
V_{DDQ}, V_{DD}	Supply Voltage to Ground		–0.5 to +4.6	V
V_I	DC Input Voltage		–0.5 to V_{DD}+0.5	V
	REF Input Voltage		–0.5 to +5.5	V
	Maximum Power Dissipation	T_A = 85°C	0.7	W
		T_A = 55°C	1.1	
T_{STG}	Storage Temperature Range		–65 to +150	°C

NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

CAPACITANCE (T_A = +25°C, f = 1MHz, V_{IN} = 0V)

Parameter	Description	Typ.	Max.	Unit
C_{IN}	Input Capacitance	5	7	pF

NOTE:
1. Capacitance applies to all inputs except TEST, FS, $nF_{[1:0]}$, and $DS_{[1:0]}$.

PIN DESCRIPTION

Pin Name	Type	Description
REF	IN	Reference Clock Input
FB	IN	Feedback Input
TEST (1)	IN	When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Skew Selections (See Control Summary Table) remain in effect. Set LOW for normal operation.
$\overline{sOE}$(1)	IN	Synchronous Output Enable. When HIGH, it stops clock outputs (except $2Q_0$ and $2Q_1$) in a LOW state (for PE = H) - $2Q_0$ and $2Q_1$ may be used as the feedback signal to maintain phase lock. When TEST is held at MID level and $\overline{sOE}$ is HIGH, the $nF_{[1:0]}$ pins act as output disable controls for individual banks when $nF_{[1:0]}$ = LL. Set $\overline{sOE}$ LOW for normal operation (has internal pull down).
PE	IN	Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the
		reference clock (has internal pull-up).
$nF_{[1:0]}$	IN	3-level inputs for selecting 1 of 9 skew taps or frequency functions
FS	IN	Selects appropriate oscillator circuit based on anticipated frequency range. (See Programmable Skew Range.)
$nQ_{[1:0]}$	OUT	Four banks of two outputs with programmable skew
$DS_{[1:0]}$	IN	3-level inputs for feedback divider selection
$\overline{PD}$	IN	Power down control. Shuts off entire chip when LOW (has internal pull-up).
LOCK	OUT	PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to
		the inputs. (For more information on application specific use of the LOCK pin, please see AN237.)
V_{DDQ}	PWR	Power supply for output buffers
V_{DD}	PWR	Power supply for phase locked loop, LOCK output, and other internal circuitry
GND	PWR	Ground

NOTE: 1. When TEST = MID and $\overline{sOE}$ = HIGH, $nF_{[1:0]}$ = output control for individual output banks. Skew selections remain in effect unless $nF_{[1:0]}$ = LL.

PROGRAMMABLE SKEW

Output skew with respect to the REF input is adjustable to compensate for PCB trace delays, backplane propagation delays or to accommodate requirements for special timing relationships between clocked components. Skew is selectable as a multiple of a time unit (tu) which ranges from 625ps to 1.3ns (see Programmable Skew Range and Resolution Table). There are nine skew configurations available for each output pair. These configurations are chosen by the nF1:0 control pins. In order to minimize the number of control pins, 3-level inputs (HIGH-MID-LOW) are used, they are intended for but not restricted to hard-wiring. Undriven 3-level inputs default to the MID level. Where programmable skew is not a requirement, the control pins can be left open for the zero skew default setting. The Control Summary Table shows how to select specific skew taps by using the nF1:0 control pins.

EXTERNAL FEEDBACK

By providing external feedback, the IDT5V995 gives users flexibility with regard to skew adjustment. The FB signal is compared with the input REF signal at the phase detector in order to drive the VCO. Phase differences cause the VCO of the PLL to adjust upwards or downwards accordingly.

An internal loop filter moderates the response of the VCO to the phase detector. The loop filter transfer function has been chosen to provide minimal jitter (or frequency variation) while still providing accurate responses to input frequency changes.

PROGRAMMABLE SKEW RANGE AND RESOLUTION TABLE

	FS = LOW	FS = MID	FS = HIGH	Comments
Timing Unit Calculation (t_U)	1/(32 x F_{NOM})	1/(16 x F_{NOM})	1/(8 x F_{NOM})	
VCO Frequency Range (F_{NOM})(1,2)	24 to 50MHz	48 to 100MHz	96 to 200MHz	
Skew Adjustment Range(3) Max Adjustment:	±7.8125ns	±7.8125ns	±7.8125ns	ns
	±67.5°	±135°	±270°	Phase Degrees
	±18.75%	±37.5%	±75%	% of Cycle Time
Example 1, F_{NOM} = 25MHz	t_U = 1.25ns	—	—	
Example 2, F_{NOM} = 37.5MHz	t_U = 0.833ns	—	—	
Example 3, F_{NOM} = 50MHz	t_U = 0.625ns	t_U = 1.25ns	—	
Example 4, F_{NOM} = 75MHz	—	t_U = 0.833ns	—	
Example 5, F_{NOM} = 100MHz	—	t_U = 0.625ns	t_U = 1.25ns	
Example 6, F_{NOM} = 150MHz	—	—	t_U = 0.833ns	
Example 7, F_{NOM} = 200MHz	—	—	t_U = 0.625ns	

NOTES:

1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed.
2. The level to be set on FS is determined by the nominal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q1:0, 2Q1:0, and the higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be F_{NOM} when the output connected to FB is undivided and DS[1:0] = MM. The frequency of the REF and FB inputs will be F_{NOM} /2 or F_{NOM} /4 when the part is configured for frequency multiplication by using a divided output as the FB input and setting DS[1:0] = MM. Using the DS[1:0] inputs allows a different method for frequency multiplication (see Divide Selection Table).
3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example if a 4t_U skewed output is used for feedback, all other outputs will be skewed –4t_U in addition to whatever skew value is programmed for those outputs. 'Max adjustment' range applies to output pairs 3 and 4 where ± 6t_U skew adjustment is possible and at the lowest F_{NOM} value.

DIVIDE SELECTION TABLE

DS [1:0]	FB Divide-by-n	Permitted Output Divide-by-n connected to FB(1)
LL	2	1 or 2
LM	3	1
LH	4	1, 2, or 4
ML	5	1 or 2
MM	1	1, 2, or 4
MH	6	1 or 2
HL	8	1 or 2
HM	10	1
HH	12	1

NOTE: 1. Permissible output division ratios connected to FB. The frequency of the REF input will be F_{NOM}/N when the part is configured for frequency multiplication by using an undivided output for FB and setting DS[1:0] to N (N = 1-6, 8, 10, 12).

CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS

nF1:0	Skew (Pair #1, #2)	Skew (Pair #3)	Skew (Pair #4)
LL (1)	–4tU	Divide by 2	Divide by 2
LM	–3tU	–6tU	–6tU
LH	–2tU	–4tU	–4tU
ML	–1tU	–2tU	–2tU
MM	Zero Skew	Zero Skew	Zero Skew
MH	1tU	2tU	2tU
HL	2tU	4tU	4tU
HM	3tU	6tU	6tU
HH	4tU	Divide by 4	Inverted (2)

NOTES: 1. LL DISABLES OUTPUTS IF TEST = MID AND $\overline{SOE}$ = HIGH.

2. When pair #4 is set to HH (inverted), $\overline{sOE}$ disables pair #4 HIGH when PE = HIGH, $\overline{sOE}$ disables pair #4 LOW when PE = LOW.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Typ.	Max.	Unit
V_{DD}/V_{DDQ}	Power Supply Voltage	3	3.3	3.6	V
T_A	Ambient Operating Temperature	-40	+25	+85	°C

INPUT TIMING REQUIREMENTS

Symbol	Description[1]		Min.	Max.	Unit
t_R, t_F	Maximum input rise and fall times, 0.8V to 2V		—	10	ns/V
t_{PWC}	Input clock pulse, HIGH or LOW		2	—	ns
D_H	Input duty cycle		10	90	%
F_{REF}	Reference clock input frequency	FS = LOW	2	50	MHz
		FS = MID	4	100	
		FS = HIGH	8	200	

NOTE:

1. Where pulse width implied by D_H is less than t_{PWC} limit, t_{PWC} limit applies.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Min.	Typ.	Max.	Unit
F_{NOM}	VCO Frequency Range	See Programmable Skew Range and Resolution Table			
t_{RPWH}	REF Pulse Width HIGH[1]	2	—	—	ns
t_{RPWL}	REF Pulse Width LOW[1]	2	—	—	ns
t_U	Programmable Skew Time Unit	See Control Summary Table			
t_{SKEWPR}	Zero Output Matched-Pair Skew (xQ_0, xQ_1)[2,3]	—	50	185	ps
t_{SKEW0}	Zero Output Skew (All Outputs)[4]	—	0.1	0.25	ns
t_{SKEW1}	Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs)[5]	—	0.1	0.25	ns
t_{SKEW2}	Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided)[5]	—	0.2	0.5	ns
t_{SKEW3}	Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs)[5]	—	0.15	0.5	ns
t_{SKEW4}	Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted)[2]	—	0.3	0.9	ns
t_{DEV}	Device-to-Device Skew[2,6]	—	—	0.75	ns
$(\phi)_{1-3}$	Static Phase Offset (FS = L, M, H) (FB Divide-by-n = 1, 2, 3)[7]	−0.25	—	0.25	ns
$(\phi)_H$	Static Phase Offset (FS = H)[7]	−0.25	—	0.25	ns
$t_{(\phi)M}$	Static Phase Offset (FS = M)[7]	−0.5	—	0.5	ns
$t_{(\phi)L1-6}$	Static Phase Offset (FS = L) (FB Divide-by-n = 1, 2, 3, 4, 5, 6)[7]	−0.7	—	0.7	ns
$t_{(\phi)L8-12}$	Static Phase Offset (FS = L) (FB Divide-by-n = 8, 10, 12)[7]	−1	—	1	ns
t_{ODCV}	Output Duty Cycle Variation from 50%	−1	0	1	ns
t_{PWH}	Output HIGH Time Deviation from 50%[8]	—	—	1.5	
t_{PWL}	Output LOW Time Deviation from 50%[9]	—	—	2	
t_{ORISE}	Output Rise Time	0.15	0.7	1.5	ns
t_{OFALL}	Output Fall Time	0.15	0.7	1.5	
t_{LOCK}	PLL Lock Time[10,11]	—	—	0.5	
t_{CCJH}	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = H, FB divide-by-n=1,2)	—	—	100	
t_{CCJHA}	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = H, FB divide-by-n=any)	—	—	150	
t_{CCJM}	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = M)	—	—	150	ps
t_{CCJL}	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = L, F_{REF} > 3MHz)	—	—	200	
t_{CCJLA}	Cycle-to-Cycle Output Jitter (peak-to-peak) (divide by 1 output frequency, FS = L, F_{REF} < 3MHz)	—	—	300	

Notes on next page

NOTES:

1. Refer to Input Timing Requirements table for more detail.
2. Skew is the time between the earliest and the latest output transition among all outputs for which the same t_U delay has been selected when all are loaded with the specified load.
3. t_{SKEWPR} is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for $0t_U$.
4. $t_{SK(0)}$ is the skew between outputs when they are selected for $0t_U$.
5. There are 3 classes of outputs: Nominal (multiple of t_U delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode). Test condition: nF0:1=MM is set on unused outputs.
6. t_{DEV} is the output-to-output skew between any two devices operating under the same conditions (V_{DDQ}, V_{DD}, ambient temperature, air flow, etc.)
7. $t\phi$ is measured with REF input rise and fall times (from 0.8V to 2V) of 0.5ns. Measured from 1.5V on REF to 1.5V on FB.
8. Measured at 2V.
9. Measured at 0.8V.
10. t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{DD}/V_{DDQ} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.
11. Lock detector may be unreliable for input frequencies less than approximately 4MHz, or for input signals which contain significant jitter.

AC TEST LOADS AND WAVEFORMS



For LOCK output



For all other outputs



LVTTL Output Waveform



LVTTL Input Test Waveform

AC TIMING DIAGRAM



NOTES:

PE: The AC Timing Diagram applies to PE=V_{DD}. For PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.

Skew: The time between the earliest and the latest output transition among all outputs for which the same t_U delay has been selected when all are loaded with 20pF and terminated with 75Ω to $V_{DDQ}/2$.

t_{SKEWPR}: The skew between a pair of outputs (xQ_0 and xQ_1) when all eight outputs are selected for $0t_U$.

t_{SKEW0}: The skew between outputs when they are selected for $0t_U$.

t_{DEV}: The output-to-output skew between any two devices operating under the same conditions (V_{DDQ}, V_{DD}, ambient temperature, air flow, etc.)

t_{ODCV}: The deviation of the output from a 50% duty cycle. Output pulse width variations are included in t_{SKEW2} and t_{SKEW4} specifications.

t_{PWH} is measured at 2V.

t_{PWL} is measured at 0.8V.

t_{ORISE} and t_{OFALL} are measured between 0.8V and 2V.

t_{LOCK}: The time that is required before synchronization is achieved. This specification is valid only after V_{DD}/V_{DDQ} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.

Package Outline & Dimensions - Y Suffix for 44 Lead TQFP





TOLERANCES UNLESS SPECIFIED		IDT™	2975 Stender Way
DECIMAL ANGULAR			Santa Clara, CA 95054
XX± ±		www.IDT.com	PHONE: (408) 727-6116
XXX±			FAX: (408) 492-8674
XXXX±			
APPROVALS	DATE	TITLE	PP/PPG PACKAGE OUTLINE 10.0 X 10.0 X 1.4 mm STQFP/TQFP 1.00/.10 FORM
DRAWN JV	11/18/94		
CHECKED		SIZE C	DRAWING No. PSC-4046 REV 05
		DO NOT SCALE DRAWING	SHEET 1 OF 2

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
	01	ADDED TABLE FOR 44-PIN	07/05/00	T. VU
	02	CORRECTED P & P1 DIMENSIONS	07/05/00	T. VU
	03	SWAPPED P & P1 DIMENSIONS	08/09/01	D.XUE
	04	ADD STQFP IN THE TITLE BLOCK	08/31/01	
	05	ADD "GREEN" PPG NOMENCLATURE	10/13/04	TU VU

SYMBOL	JEDEC VARIATION BJ			NOTE
	MIN	NOM	MAX	
A	–	–	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	12.00 BSC			4
D1	10.00 BSC			5,2
E	12.00 BSC			4
E1	10.00 BSC			5,2
N	64			
e	.50 BSC			
b	.17	.22	.27	7
b1	.17	.20	.23	
ccc	–	–	.08	
ddd	–	–	.08	

	PP44		PP64	
	MIN	MAX	MIN	MAX
P	12.80	13.00	12.80	13.00
P1	9.80	10.00	9.80	10.00
P2	8.00 BSC		7.50 BSC	
X	.45	.60	.30	.40
e	.80 BSC		.50 BSC	
N	44		64	

LAND PATTERN DIMENSIONS



NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M–1982
2. TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
3. DATUMS [A-B] AND [-D-] TO BE DETERMINED AT DATUM PLANE [-H-]
4. DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [-C-]
5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
6. DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
8. EXACT SHAPE OF EACH CORNER IS OPTIONAL
9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
10. ALL DIMENSIONS ARE IN MILLIMETERS
11. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO–136, VARIATION BJ AND REGISTRATION MS–026, VARIATION BCB.

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR XX± ± XXX± XXXX±		IDT™ www.IDT.com	2975 Stender Way Santa Clara, CA 95054 PHONE: (408) 727–6116 FAX: (408) 492–8674
APPROVALS	DATE	TITLE PP/PPG PACKAGE OUTLINE 10.0 X 10.0 X 1.4 mm STQFP/TQFP 1.00/.10 FORM	
DRAWN JV	11/18/94		
CHECKED			
		SIZE C / DRAWING No. PSC–4046	REV 05
		DO NOT SCALE DRAWING	SHEET 2 OF 2

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
	01	ADDED TABLE FOR 44–PIN	07/05/00	T. VU
	02	CORRECTED P & P1 DIMENSIONS	07/05/00	T. VU
	03	SWAPPED P & P1 DIMENSIONS	08/09/01	D.XUE
	04	ADD STQFP IN THE TITLE BLOCK	08/31/01	
	05	ADD "GREEN" PPG NOMENCLATURE	10/13/04	TU VU

ORDERING INFORMATION



REVISION HISTORY SHEET				
Rev	**Table**	**Page**	**Description of Change**	**Date**
A		10-11	Added Package Outline & Dimensions.	5/6/09
B		1	Product Discontinuation Notice - Last Time Buy Expires October 28, 2014 PDN# CQ-13-02	12/20/13

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales
800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

For Tech Support
netcom@idt.com
+480-763-2056

Corporate Headquarters
Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800-345-7015 (inside USA)
+408-284-8200 (outside USA)

www.IDT.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution ***category:***

Click to view products by IDT ***manufacturer:***

Other Similar products are found below :

8501BYLF 854S015CKI-01LF 8T33FS6221EPGI NB7V72MMNHTBG Si53314-B-GMR 4RCD0124KC0ATG P9090-0NLGI8 SY100EP33VKG 850S1201BGILF 8004AC-13-33E-125.00000X ISPPAC-CLK5520V-01T100C8P 4RCD0124KC0ATG8 854110AKILF PI6C4931504-04LIE SI53305-B-GMR 83210AYLF NB6VQ572MMNG 4RCD0229KB1ATG PI6C4931502-04LIEX 8SLVD1212ANLGI PI6C4931504-04LIEX AD9508BCPZ-REEL7 NBA3N200SDR2G 8T79S308NLGI SI53315-B-GMR NB7NQ621MMUTWG 49FCT3805DPYGI8 49FCT805BTPYG 49FCT805PYGI RS232-S5 542MILFT 6ES7390-1AF30-0AA0 74FCT3807PYGI SY89873LMG SY89875UMG-TR 853S011BGILFT 853S9252BKILF 8P34S1102NLGI8 8T53S111NLGI CDCVF2505IDRQ1 CDCUA877ZQLT CDCE913QPWRQ1 CDC2516DGGR 8SLVP2104ANBGI/W 8S73034AGILF LV5609LP-E 5T9950PFGI STCD2400F35F 74FCT3807QGI8 74FCT3807PYGI8