NEC

User's Manual

78K0S/KU1+

8-Bit Single-Chip Microcontrollers

 μ PD78F9200 μ PD78F9201 μ PD78F9202

Document No. U18172EJ2V0UD00 (2nd edition)

Date Published January 2008 NS

[MEMO]

NOTES FOR CMOS DEVICES —

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Windows is a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, inc.

- The information in this document is current as of January, 2008. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

INTRODUCTION

Target Readers

This manual is intended for user engineers who wish to understand the functions of the 78K0S/KU1+ in order to design and develop its application systems and programs.

The target devices are the following subseries products.

• 78K0S/KU1+: μPD78F9200, 78F9201, 78F9202

Purpose

This manual is intended to give users on understanding of the functions described in the **Organization** below.

Organization

Two manuals are available for 78K0S/KU1+: this manual and the Instruction Manual (common to the 78K/0S Series).

78K0S/KU1+ User's Manual

- Pin functions
- Internal block functions
- Interrupts
- Other internal peripheral functions
- Electrical specifications

78K/0S Series
Instructions
User's Manual

- CPU function
- Instruction set
- · Instruction description

How to Use This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- ♦ To understand the overall functions of 78K0S/KU1+
 - → Read this manual in the order of the CONTENTS. The mark <R> shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
- ♦ How to read register formats
 - → For a bit number enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S.
- ♦ To learn the detailed functions of a register whose register name is known
 - \rightarrow See APPENDIX B REGISTER INDEX.
- ♦ To learn the details of the instruction functions of the 78K/0S Series
 - ightarrow Refer to 78K/0S Series Instructions User's Manual (U11047E) separately available.
- ♦ To learn the electrical specifications of the 78K0S/KU1+
 - → See CHAPTER 19 ELECTRICAL SPECIFICATIONS.

Conventions Data significance: Higher digits on the left and lower digits on the right

Active low representation: $\overline{\times\!\times\!\times}$ (overscore over pin or signal name)

Note: Footnote for item marked with **Note** in the text

Caution: Information requiring particular attention

Remark: Supplementary information Numerical representation: Binary ... ×××× or ××××B

Decimal ... xxxx Hexadecimal ... xxxH

Related DocumentsThe related documents indicated in this publication may include preliminary versions.

However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
78K0S/KU1+ User's Manual	This manual
78K/0S Series Instructions User's Manual	U11047E

Documents Related to Development Software Tools (User's Manuals)

Document Name		Document No.
RA78K0S Assembler Package	Operation	U16656E
	Language	U14877E
	Structured Assembly Language	U11623E
CC78K0S C Compiler	Operation	U16654E
	Language	U14872E
ID78K0S-QB Ver. 2.81 Integrated Debugger	Operation	U17287E
PM plus Ver.5.20		U16934E

Documents Related to Development Hardware Tools (User's Manuals)

Document Name	Document No.
QB-78K0SKX1 In-Circuit Emulator	U18219E
QB-MINI2 On-Chip Debug Emulator with Programming Function	U18371E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to Flash Memory Writing

Document Name	Document No.
PG-FP4 Flash Memory Programmer User's Manual	
PG-FP5 Flash Memory Programmer User's Manual U18865E	

Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual Note	
Quality Grades on NEC Semiconductor Devices	
NEC Semiconductor Device Reliability/Quality Control System C109838	
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) C11892E	

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

CONTENTS

CHAPT	ΓER 1	OVERVIEW	14
1.1	Featu	res	14
1.2	Order	ing Information	15
1.3	Pin Co	onfiguration (Top View)	16
1.4	78K05	S/Kx1+ Product Lineup	17
1.5	Block	Diagram	18
1.6	Funct	ional Outline	19
CHAPT	ΓER 2	PIN FUNCTIONS	20
2.1	Pin Fu	unction List	20
2.2	Pin Fu	unctions	22
	2.2.1	P20 to P23 (Port 2)	22
	2.2.2	P32 and P34 (Port 3)	23
	2.2.3	P40 and P43 (Port 4)	23
	2.2.4	RESET	23
	2.2.5	X1 and X2	23
	2.2.6	V _{DD}	23
	2.2.7	Vss	23
2.3	Pin I/C	O Circuits and Connection of Unused Pins	24
CHAP	TER 3	CPU ARCHITECTURE	26
3.1	Memo	ry Space	26
	3.1.1	Internal program memory space	29
	3.1.2	Internal data memory space	30
	3.1.3	Special function register (SFR) area	30
	3.1.4	Data memory addressing	30
3.2	Proce	ssor Registers	33
	3.2.1	Control registers	33
	3.2.2	General-purpose registers	36
	3.2.3	Special function registers (SFRs)	37
3.3	Instru	ction Address Addressing	41
	3.3.1	Relative addressing	41
	3.3.2	Immediate addressing	42
	3.3.3	Table indirect addressing	42
	3.3.4	Register addressing	43
3.4	Opera	nd Address Addressing	44
	3.4.1	Direct addressing	44
	3.4.2	Short direct addressing	45
	3.4.3	Special function register (SFR) addressing	46
	3.4.4	Register addressing	47
	3.4.5	Register indirect addressing	48

3.4.6	Based addressing	49
3.4.7	Stack addressing	50
CHAPTER 4	PORT FUNCTIONS	51
4.1 Funct	ions of Ports	51
4.2 Port (Configuration	52
4.2.1	Port 2	52
4.2.2	Port 3	56
	Port 4	
_	ters Controlling Port Functions	
	ation of Port Function	
4.4.1	Writing to I/O port	63
	Reading from I/O port	
4.4.3	Operations on I/O port	63
CHAPTER 5	CLOCK GENERATORS	64
	ions of Clock Generators	
	System clock oscillators	
	Clock oscillator for interval time generation	
	guration of Clock Generators	
_	ters Controlling Clock Generators	
=	m Clock Oscillators	
	High-speed internal oscillator	
	Crystal/ceramic oscillator	
	External clock input circuit	
	Prescaleration of CPU Clock Generator	
•	ation of Clock Generator Supplying Clock to Peripheral Hardware	
CHAPTER 6	16-BIT TIMER/EVENT COUNTER 00	81
6.1 Funct	tions of 16-Bit Timer/Event Counter 00	81
	guration of 16-Bit Timer/Event Counter 00	
	ters to Control 16-Bit Timer/Event Counter 00	
_	ation of 16-Bit Timer/Event Counter 00	
	Interval timer operation	
6.4.2	External event counter operation	94
6.4.3	Pulse width measurement operations	97
6.4.4	Square-wave output operation	105
	PPG output operations	
	One-shot pulse output operation	
	ons Related to 16-Bit Timer/Event Counter 00	
CHAPTER 7	8-BIT TIMER H1	122
7.1 Funct	ions of 8-Bit Timer H1	122

7.2 Config	guration of 8-Bit Timer H1	122
7.3 Regist	ters Controlling 8-Bit Timer H1	125
7.4 Opera	tion of 8-Bit Timer H1	127
7.4.1	Operation as interval timer/square-wave output	127
7.4.2	Operation as PWM output mode	131
CHAPTER 8	WATCHDOG TIMER	137
8.1 Functi	ions of Watchdog Timer	137
	guration of Watchdog Timer	
-	ters Controlling Watchdog Timer	
_	tion of Watchdog Timer	
8.4.1	Watchdog timer operation when "low-speed internal oscillator cannot be stopped" is s option byte	
8.4.2	Watchdog timer operation when "low-speed internal oscillator can be stopped by so selected by option byte	oftware" is
8.4.3	Watchdog timer operation in STOP mode (when "low-speed internal oscillator can be s software" is selected by option byte)	stopped by
8.4.4	Watchdog timer operation in HALT mode (when "low-speed internal oscillator can be s software" is selected by option byte)	stopped by
	A/D CONVERTERions of A/D Converter	
	guration of A/D Converter	
-	ters Used by A/D Converter	
_	onverter Operations	
	Basic operations of A/D converter	
	Input voltage and conversion results	
	A/D converter operation mode	
	o Read A/D Converter Characteristics Table	
	ons for A/D Converter	
CHAPTER 10	INTERRUPT FUNCTIONS	167
10.1 Interi	rupt Function Types	167
10.2 Interi	rupt Sources and Configuration	167
10.3 Interi	rupt Function Control Registers	169
10.4 Interi	rupt Servicing Operation	172
10.4.1	Maskable interrupt request acknowledgment operation	172
10.4.2	2 Multiple interrupt servicing	174
	3 Interrupt request pending	
CHAPTER 11	STANDBY FUNCTION	177
11.1 Stand	dby Function and Configuration	177
	1 Standby function	
	2 Registers used during standby	179

11.2	Standby Function Operation	180
	11.2.1 HALT mode	180
	11.2.2 STOP mode	183
CHAPTI	ER 12 RESET FUNCTION	187
12.1	Register for Confirming Reset Source	194
CHAPTI	ER 13 POWER-ON-CLEAR CIRCUIT	195
13.1	Functions of Power-on-Clear Circuit	195
13.2	Configuration of Power-on-Clear Circuit	196
	Operation of Power-on-Clear Circuit	
13.4	Cautions for Power-on-Clear Circuit	197
CHAPTI	ER 14 LOW-VOLTAGE DETECTOR	199
14.1	Functions of Low-Voltage Detector	199
	Configuration of Low-Voltage Detector	
	Registers Controlling Low-Voltage Detector	
	Operation of Low-Voltage Detector	
14.5	Cautions for Low-Voltage Detector	206
CHAPTI	ER 15 OPTION BYTE	209
15.1	Functions of Option Byte	209
	Format of Option Byte	
15.3	Caution When the RESET Pin Is Used as an Input-Only Port Pin (P34)	211
CHAPTI	ER 16 FLASH MEMORY	212
16.1	Features	212
16.2	Memory Configuration	213
	Functional Outline	
	Writing with Flash Memory Programmer	
	Programming Environment	
16.6	Processing of Pins on Board	
	16.6.1 X1 and X2 pins	
	16.6.2 RESET pin	
	16.6.3 Port pins	
46.7	16.6.4 Power supply	
16.7	On-Board and Off-Board Flash Memory Programming	
	16.7.1 Flash memory programming mode	
	16.7.2 Communication commands	
46.0	16.7.3 Security settings	
16.8	Flash Memory Programming by Self Programming	
	16.8.1 Outline of self programming	
	16.8.2 Cautions on self programming function	
	16.8.3 Registers used for self-programming function	225

	16.8.4 Example of shifting normal mode to self programming mode	232
	16.8.5 Example of shifting self programming mode to normal mode	235
	16.8.6 Example of block erase operation in self programming mode	238
	16.8.7 Example of block blank check operation in self programming mode	241
	16.8.8 Example of byte write operation in self programming mode	244
	16.8.9 Example of internal verify operation in self programming mode	247
	16.8.10 Examples of operation when command execution time should be minimized in self	programming
	mode	251
	16.8.11 Examples of operation when interrupt-disabled time should be minimized in self	programming
	mode	-
CHAPTE	R 17 ON-CHIP DEBUG FUNCTION	268
17.1	Connecting QB-MINI2 to 78K0S/KU1+	268
	17.1.1 Connection of INTP1 pin	
	17.1.2 Connection of X1 and X2 pins	
17.2	Securing of user resources	
	3	
CHAPTE	R 18 INSTRUCTION SET OVERVIEW	272
10 1	Operation	272
	18.1.1 Operand identifiers and description methods	
	18.1.2 Description of "Operation" column	
	18.1.3 Description of "Flag" column	
18 2	Operation List	
	Instructions Listed by Addressing Type	
CHAPTE	R 19 ELECTRICAL SPECIFICATIONS	282
CHARTE	R 20 PACKAGE DRAWING	204
CHAPIE	R 20 PACKAGE DRAWING	294
CHAPTE	R 21 RECOMMENDED SOLDERING CONDITIONS	295
APPEND	IX A DEVELOPMENT TOOLS	296
Δ15	Software Package	299
	anguage Processing Software	
	Control Software	
	lash Memory Writing Tools	
	Debugging Tools (Hardware)	
	A.5.1 When using in-circuit emulator QB-78K0SKX1	
	A.5.2 When using on-chip debug emulator QB-MINI2	
	Debugging Tools (Software)	
APPEND	IX B NOTES ON DESIGNING TARGET SYSTEM	302

APPENDIX C REGISTER INDEX	304
C.1 Register Index (Register Name)	304
C.2 Register Index (Symbol)	
APPENDIX D LIST OF CAUTIONS	308
APPENDIX E REVISION HISTORY	323
E.1 Major Revisions in This Edition	323

CHAPTER 1 OVERVIEW

<R> 1.1 Features

O 78K0S CPU core

O ROM and RAM capacities

Item Part number	Program Memory (Flash Memory)	Memory (Internal High-Speed RAM)
μPD78F9200	1 KB	128 bytes
μPD78F9201	2 KB	
μPD78F9202	4 KB	

O Minimum instruction execution time: 0.2 μs (with 10 MHz@4.0 to 5.5 V operation)

O Clock

• High-speed system clock ... Selected from the following three sources

- Ceramic/crystal resonator: 2 to 10 MHz- External clock: 2 to 10 MHz

- High-speed internal oscillator: 8 MHz $\pm 3\%$ (-10 to +70°C), 8 MHz $\pm 5\%$ (-40 to +85°C)

• Low-speed internal oscillator 240 kHz (TYP.) ... Watchdog timer, timer clock in intermittent operation

O I/O ports: 8 (CMOS I/O: 7, CMOS input: 1)

O Timer: 3 channels

• 16-bit timer/event counter: 1 channel ... Timer output \times 1, capture input \times 2

• 8-bit timer: 1 channel ... PWM output × 1

• Watchdog timer: 1 channel ... Operable with low-speed internal oscillation clock

O 10-bit resolution A/D converter: 4 channels

O On-chip power-on-clear (POC) circuit (A reset is automatically generated when the voltage drops to 2.1 V \pm 0.1 V or below)

O On-chip low voltage detector (LVI) circuit (An interrupt/reset (selectable) is generated when the detection voltage is reached)

• Detection voltage: Selectable from ten levels between 2.35 and 4.3 V

O Single-power-supply flash memory


- Flash self programming enabled
- Software protection function: Protected from outside party copying (no flash reading command)
- Time required for writing by dedicated flash memory programmer: Approximately 3 seconds (4 KB)
 - * Flash programming on mass production lines supported

O Safety function

- Watchdog timer operated by clock independent from CPU
 - ... A hang-up can be detected even if the system clock stops
- Supply voltage drop detectable by LVI
 - ... Appropriate processing can be executed before the supply voltage drops below the operation voltage
- Equipped with option byte function
 - ... Important system operation settings set in hardware
- O Assembler and C language supported
- O Enhanced development environment
 - Support for full-function emulator (IECUBE), simplified emulator (MINICUBE2), and simulator

- O Supply voltage: VDD = 2.0 to 5.5 V
 - * Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is $2.1 \text{ V} \pm 0.1 \text{ V}$.
- O Operating temperature range: $T_A = -40$ to $+85^{\circ}C$

1.2 Ordering Information



Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

[Part number list]


 μ PD78F9200MA-CAC-A

 μ PD78F9201MA-CAC-A

 μ PD78F9202MA-CAC-A

1.3 Pin Configuration (Top View)

10-pin plastic SSOP



Analog input TI000, TI010: Timer input ANI0 to ANI3: INTP0, INTP1: External interrupt input TO00, TOH1: Timer output $V_{\text{DD}}^{\text{Note2}}$: P20 to P23: Port 2 Power supply Vss^{Note1}: P30, P34: Port 3 Ground

P40, P43: Port 4 X1, X2: Crystal oscillator (X1 input clock)

RESET: Reset

Notes 1. In the 78K0S/KU1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

2. In the 78K0S/KU1+, VDD functions alternately as the A/D converter reference voltage input. When using the A/D converter, stabilize VDD at the supply voltage used (2.7 to 5.5 V).

1.4 78K0S/Kx1+ Product Lineup

The following table shows the product lineup of the 78K0S/Kx1+.

Part Number		78K0S/KU1+	78K0S/KY1+	78K0S	5/KA1+	78K0S/KB1+				
	nina	10 pins 16 pins		20.	nino	20/20 nino				
Number of	· 		20 p		30/32 pins					
Internal memory	Flash memory	•	KB, 4 KB	2 KB	4 KB	4 KB, 8 KB				
,	RAM	128	bytes	128 bytes	256 bytes	256 bytes				
Supply volta	age		V _{DD} = 2.0 t	o 5.5 V ^{Note 1}						
Minimum in time	struction execution	0.20 μs (10 MHz, V _{DD} = 4.0 to 5.5 V) 0.33 μs (6 MHz, V _{DD} = 3.0 to 5.5 V) 0.40 μs (5 MHz, V _{DD} = 2.7 to 5.5 V) 1.0 μs (2 MHz, V _{DD} = 2.0 to 5.5 V)								
System close (oscillation			High-speed internal o Crystal/ceramic oscilla External clock input os	ation (2 to 1	0 MHz)Note 2))				
Clock for Ti	MH1 and WDT frequency)									
Port	CMOS I/O	7	13	1	5	24				
	CMOS input	1	1	1		1				
	CMOS output	-	-	1		1				
Timer	16-bit (TM0)	1 ch ^{Note 3}								
	8-bit (TMH)									
	8-bit (TM8)	-	1 (1 ch						
	WDT	1 ch								
Serial interfa	ace	 LIN-Bus-supporting UART: 1 ch 								
A/D converte	er ^{Note 4}	10 bits: 4 ch (2.7 to 5.5V) ^{Note 4}								
Multiplier (8	bits × 8 bits)			Provided						
Interrupts	Internal	5 ^N	ote 5	9						
	External									
Reset	RESET pin		Provided							
	POC		2.1 V	(TYP.)						
LVI			Provided (selectable by software)							
	WDT		Provided							
Operating temperature range		Standard products: $T_A = -40 \text{ to } +85^{\circ}\text{C}$ Standard products: $T_A = -40 \text{ to } +85^{\circ}\text{C}$ (A2) products: $T_A = -40 \text{ to } +125^{\circ}\text{C}$								

Notes 1. Use these products in the following voltage range because the detection voltage (VPOC) of the power-on-clear (POC) circuit is the supply voltage range.

Standard product, (A) grade product: 2.2 to 5.5 V, (A2) grade product: 2.26 to 5.5 V

2. μ PD78F95xx does not support the crystal/ceramic oscillation.

<R> <R>


<R>

<R>

- **3.** The product without A/D converter (μ PD78F950x) in the 78K0S/KU1+ is not supported.
- **4.** The product without A/D converter (μ PD78F95xx) is provided for the 78K0S/KU1+ and 78K0S/KY1+ respectively. This product has A/D converter.
- **5.** There are 2 and 4 factors for the products without A/D converter in the 78K0S/KU1+ and 78K0S/KY1+, respectively.

17

1.5 Block Diagram



Notes 1. In the 78K0S/KU1+, V_{DD} functions alternately as the A/D converter reference voltage input. When using the A/D converter, stabilize V_{DD} at the supply voltage used (2.7 to 5.5 V).

2. In the 78K0S/KU1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

1.6 Functional Outline

	Item		μPD78F9200	μPD78F9202					
Internal	,		1 KB 2 KB 4 KB						
memory High-speed RAM			128 bytes						
Memory spa	ace		64 KB						
X1 input clo	ock (oso	cillation frequency)	Crystal/ceramic/external cloc 10 MHz (VDD = 2.0 to 5.5 V)	k input:					
Internal oscillation	High frequ	speed (oscillation ency)	Internal oscillation: 8 MHz (T	YP.)					
clock	Low s	speed (for TMH1 WDT)	Internal oscillation: 240 kHz (TYP.)					
General-pu	rpose r	egisters	8 bits × 8 registers						
Instruction 6	executi	on time	0.2 μs/0.4 μs/0.8 μs/1.6 μs/3.	2 μs (X1 input clock: fx = 10 MI	Hz)				
I/O port			Total: 8 pins CMOS I/O: 7 pins CMOS input: 1 pin						
Timer	Timer		• 16-bit timer/event counter: 1 channel • 8-bit timer (timer H1): 1 channel • Watchdog timer: 1 channel						
		Timer output	2 pins (PWM: 1 pin)						
A/D convert	ter		10-bit resolution × 4 channels						
Vectored		External	2						
interrupt so	urces	Internal	5						
Reset	Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on clear Internal reset by low-voltage detector						
Supply volta	Supply voltage		V _{DD} = 2.0 to 5.5 V ^{Note}						
Operating to	empera	ature range	T _A = -40 to +85°C						
Package			10-pin plastic SSOP						

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on- clear (POC) circuit is 2.1 V \pm 0.1 V.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

(1) Port pins

Pin Name	I/O	Function		After Reset	Alternate-Function Pin		
P20	I/O	Port 2.		Input	ANI0/TI000/TOH1		
P21	-	·	utput mode in 1-bit units.		ANI1/TI010/ TO00/INTP0		
P22 ^{Note 1}		software.	tor can be connected by setting		X2/ANI2 ^{Note 1}		
P23 ^{Note 1}					X1/ANI3 ^{Note 1}		
P32	I/O	Port 3 Can be set to input or output mode in 1-bit units. An on-chip pull-up resistor can be connected by setting software.		Input	INTP1		
P34 ^{Note 1}	Input		Input only	Input	RESET ^{Note 1}		
P40, P43 ^{Note 2}	I/O	Port 4. 2-bit I/O port. Can be set to input or output mode in 1-bit units. An on-chip pull-up resistor can be connected by setting software.		Input	-		

Notes 1. For the setting method for pin functions, see CHAPTER 15 OPTION BYTE.

2. At program initialization, set PM41, PM42, and PM44 to PM47 to "0".

Caution The P22/X2/ANI2 and P23/X1/ANI3 pins are pulled down during reset.

(2) Non-port pins

Pin Name	I/O	Function	After Reset	Alternate- Function Pin
INTP0	Input	External interrupt input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input	P21/ANI1/TI010/ TO00
INTP1]			P32
TI000	Input	External count clock input to 16-bit timer/event counter 00. Capture trigger input to capture registers (CR000 and CR010) of 16-bit timer/event counter 00	Input	P20/ANI0/TOH1
TI010		Capture trigger input to capture register (CR000) of 16-bit timer/event counter 00		P21/ANI1/TO00/ INTP0
TO00	Output	16-bit timer/event counter 00 output	Input	P21/ANI1/TI010/ INTP0
TOH1	Output	8-bit timer H1 output	Input	P20/ANI0/TI000
ANI0	Input	Analog input of A/D converter	Input	P20/TI000/TOH1
ANI1				P21/TI010/TO00/ INTP0
ANI2 ^{Note}	1			P22/X2 ^{Note}
ANI3 ^{Note}]			P23/X1 ^{Note}
RESET Note	Input	System reset input	Input	P34 ^{Note}
X1 ^{Note}	Input	Connection of crystal/ceramic oscillator for system clock oscillation. External clock input	-	P23/ANI3 ^{Note}
X2 ^{Note}	_	Connection of crystal/ceramic oscillator for system clock oscillation.	_	P22/ANI2 ^{Note}
V _{DD}	_	Positive power supply		_
Vss	-	Ground potential	_	_

Note For the setting method for pin functions, see CHAPTER 15 OPTION BYTE.

Caution The P22/X2/ANI2 and P23/X1/ANI3 pins are pulled down during reset.

2.2 Pin Functions

2.2.1 P20 to P23 (Port 2)

P20 to P23 constitute a 4-bit I/O port. In addition to the function as I/O port pins, these pins also have a function to input an analog signal to the A/D converter, input/output a timer signal, and input an external interrupt request signal.

P22 and P23 also function as the X2/ANI2 and X1/ANI3, respectively. For the setting method for pin functions, see **CHAPTER 15 OPTION BYTE**.

These pins can be set to the following operation modes in 1-bit units.

(1) Port mode

P20 to P23 function as a 4-bit I/O port. Each bit of this port can be set to the input or output mode by using port mode register 2 (PM2). In addition, an on-chip pull-up resistor can be connected to the port by using pull-up resistor option register 2 (PU2).

(2) Control mode

P20 to P23 function to input an analog signal to the A/D converter, input/output a timer signal, and input an external interrupt request signal.

(a) ANIO to ANI3

These are the analog input pins of the A/D converter. When using these pins as analog input pins, refer to 9.6 Cautions for A/D converter (5) ANIO/P20 to ANI3/P23.

(b) TI000

This pin inputs an external count clock to 16-bit timer/event counter 00, or a capture trigger signal to the capture registers (CR000 and CR010) of 16-bit timer/event counter 00.

(c) TI010

This pin inputs a capture trigger signal to the capture register (CR000) of 16-bit timer/event counter 00.

(d) TO00

This pin outputs a signal from 16-bit timer/event counter 00.

(e) TOH1

This pin outputs a signal from 8-bit timer H1.

(f) INTPO

This is an external interrupt request input pin for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

Caution The P22/X2/ANI2 and P23/X1/ANI3 pins are pulled down during reset.

2.2.2 P32 and P34 (Port 3)

P32 is a 1-bit I/O port. In addition to the function as an I/O port pin, this pin also has a function to input an external interrupt request signal.

P34 is a 1-bit input-only port. This pin is also used as a RESET pin, and when the power is turned on, this is the reset function.

For the setting method for pin functions, see CHAPTER 15 OPTION BYTE.

When P34 is used as an input port pin, connect the pull-up resistor.

P32 and P34 can be set to the following operation modes in 1-bit units.

(1) Port mode

P32 functions as a 1-bit I/O port. This pin can be set to the input or output mode by using port mode register 3 (PM3). In addition, an on-chip pull-up resistor can be connected to the port by using pull-up resistor option register 3 (PU3).

P34 functions as a 1-bit input-only port.

(2) Control mode

P32 functions as an external interrupt request input pin (INTP1) for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.

2.2.3 P40 and P43 (Port 4)

P40 and P43 constitute a 2-bit I/O port. Each bit of this port can be set to the input or output mode by using port mode register 4 (PM4)^{Note}. In addition, an on-chip pull-up resistor can be connected to the port by using pull-up resistor option register 4 (PU4).

Note At program initialization, set PM41, PM42, and PM44 to PM47 to "0".

2.2.4 **RESET**

This pin inputs an active-low system reset signal. When the power is turned on, this is the reset function, regardless of the option byte setting.

2.2.5 X1 and X2

These pins connect an oscillator to oscillate the X1 input clock.

X1 and X2 also function as the P23/ANI3 and P22/ANI2, respectively. For the setting method for pin functions, see **CHAPTER 15 OPTION BYTE**.

Supply an external clock to X1.

Caution P22/X2/ANI2 and P23/X1/ANI3 pins are pulled down during reset.

2.2.6 VDD

This is the positive power supply pin.

In the 78K0S/KU1+, VDD functions alternately as the A/D converter reference voltage input. When using the A/D converter, stabilize VDD at the supply voltage used (2.7 to 5.5 V).

2.2.7 Vss

This is the ground pin.

In the 78K0S/KU1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

2.3 Pin I/O Circuits and Connection of Unused Pins


Table 2-1 shows I/O circuit type of each pin and the connections of unused pins.

For the configuration of the I/O circuit of each type, refer to **Figure 2-1**.

Table 2-1. Types of Pin I/O Circuits and Connection of Unused Pins

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pin
P20/ANI0/TI000/TOH1	11	I/O	Input: Individually connect to VDD or Vss via resistor.
P21/ANI1/TI010/TO00/ INTP0			Output: Leave open.
P22/ANI2/X2	36		Input: Individually connect to Vss via resistor.
P23/ANI3/X1			Output: Leave open.
P32/INTP1	8-A		Input: Individually connect to VDD or Vss via resistor. Output: Leave open.
P34/RESET	2	Input	Connect to VDD via resistor.
P40 and P43	8-A	I/O	Input: Individually connect to VDD or Vss via resistor. Output: Leave open.

Figure 2-1. Pin I/O Circuits



CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

The 78K0S/KU1+ can access up to 64 KB of memory space. Figures 3-1 to 3-3 show the memory maps.

FFFFH Special function registers (SFR) 256×8 bits FF00H **FEFFH** Internal high-speed RAM 128×8 bits FE80H FE7FH Use prohibited Data memory space 03FFH 0400H 03FFH Program area 0082H 0081H Protect byte area 0080H Option byte area Program memory Flash memory 007FH space $1,024 \times 8$ bits CALLT table area 0040H 003FH Program area 0014H 0013H Vector table area 0000H 0000H

Figure 3-1. Memory Map (μPD78F9200)

Remark The option byte and protect byte are 1 byte each.

FFFFH Special function registers (SFR) $256 \times 8 \text{ bits}$ FF00H FEFFH Internal high-speed RAM 128×8 bits FE80H FE7FH Use prohibited Data memory space 07FFH 0800H 07FFH Program area 0082H 0081H Protect byte area Flash memory 0080H Option byte area Program memory $2,048 \times 8$ bits 007FH space CALLT table area 0040H 003FH Program area 0014H 0013H Vector table area 0000H 0000H

Figure 3-2. Memory Map (*μ*PD78F9201)

Remark The option byte and protect byte are 1 byte each.

FFFFH Special function registers (SFR) 256×8 bits FF00H FEFFH Internal high-speed RAM 128×8 bits FE80H FD7FH Use prohibited Data memory space 0 F F F H 1000H 0 F F F H Program area 0082H 0081H Protect byte area Flash memory 0080H Option byte area Program memory $4,096 \times 8$ bits 007FH space CALLT table area 0040H 003FH Program area 0014H 0013H Vector table area 0000H 0000H

Figure 3-3. Memory Map (*μ*PD78F9202)

Remark The option byte and protect byte are 1 byte each.

3.1.1 Internal program memory space

The internal program memory space stores programs and table data. This space is usually addressed by the program counter (PC).

The 78K0S/KU1+ provide the following internal ROMs (or flash memory) containing the following capacities.

Table 3-1. Internal ROM Capacity

Part Number	Internal ROM			
	Structure	Capacity		
μPD78F9200	Flash memory	1,024 × 8 bits		
μPD78F9201		2,048 × 8 bits		
μPD78F9202		4,096 × 8 bits		

The following areas are allocated to the internal program memory space.

(1) Vector table area

The 20-byte area of addresses 0000H to 0013H is reserved as a vector table area. This area stores program start addresses to be used when branching by RESET or interrupt request generation. Of a 16-bit address, the lower 8 bits are stored in an even address, and the higher 8 bits are stored in an odd address.

Table 3-2. Vector Table

Vector Table Address	Interrupt Request	Vector Table Address	Interrupt Request
0000H	Reset	000CH	INTTMH1
0006H	INTLVI	000EH	INTTM000
0008H	INTP0	0010H	INTTM010
000AH	INTP1	0012H	INTAD

(2) CALLT instruction table area

The subroutine entry address of a 1-byte call instruction (CALLT) can be stored in the 64-byte area of addresses 0040H to 007FH.

(3) Option byte area

The option byte area is the 1-byte area of address 0080H. For details, refer to **CHAPTER 15 OPTION BYTE**.

(4) Protect byte area

The protect byte area is the 1-byte area of address 0081H. For details, refer to **CHAPTER 16 FLASH MEMORY**.

3.1.2 Internal data memory space

128-byte internal high-speed RAM is provided in the 78K0S/KU1+.

The internal high-speed RAM can also be used as a stack memory.

3.1.3 Special function register (SFR) area

Special function registers (SFRs) of on-chip peripheral hardware are allocated to the area of FF00H to FFFFH (see **Table 3-3**).

3.1.4 Data memory addressing

The 78K0S/KU1+ are provided with a wide range of addressing modes to make memory manipulation as efficient as possible. The area (FE80H to FEFFH) which contains a data memory and the special function register (SFR) area can be accessed using a unique addressing mode in accordance with each function. Figures 3-4 to 3-6 illustrate the data memory addressing.




Figure 3-4. Data Memory Addressing (µPD78F9200)




Figure 3-5. Data Memory Addressing (μPD78F9201)




Figure 3-6. Data Memory Addressing (µPD78F9202)

3.2 Processor Registers

The 78K0S/KU1+ provide the following on-chip processor registers.

3.2.1 Control registers

The control registers have special functions to control the program sequence statuses and stack memory. The control registers include a program counter, a program status word, and a stack pointer.

(1) Program counter (PC)

The program counter is a 16-bit register which holds the address information of the next program to be executed.

In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data or register contents are set.

Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the program counter.


Figure 3-7. Program Counter Configuration

	15															0	
PC	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	ĺ

(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution. Program status word contents are stored in stack area upon interrupt request generation or PUSH PSW instruction execution and are restored upon execution of the RETI and POP PSW instructions. Reset signal generation sets PSW to 02H.

Figure 3-8. Program Status Word Configuration



(a) Interrupt enable flag (IE)

This flag controls interrupt request acknowledge operations of the CPU.

When IE = 0, the interrupt disabled (DI) status is set. All interrupt requests are disabled.

When IE = 1, the interrupt enabled (EI) status is set. Interrupt request acknowledgment is controlled with an interrupt mask flag for various interrupt sources.

This flag is reset to 0 upon DI instruction execution or interrupt acknowledgment and is set to 1 upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set to 1. It is reset to 0 in all other cases.

(c) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set to 1. It is reset to 0 in all other cases.


(d) Carry flag (CY)

This flag stores overflow and underflow that have occurred upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area (Other than the internal high-speed RAM area cannot be set as the stack area).

Figure 3-9. Stack Pointer Configuration



The SP is decremented before writing (saving) to the stack memory and is incremented after reading (restoring) from the stack memory.

Each stack operation saves/restores data as shown in Figures 3-10 and 3-11.

- Caution 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack memory.
 - 2. Stack pointers can be set only to the high-speed RAM area, and only the lower 10 bits can be actually set.

0FF00H is in the SFR area, not the high-speed RAM area, so it was converted to 0FB00H that is in the high-speed RAM area.

When the value is actually pushed onto the stack, 1 is subtracted from 0FB00H to become 0FAFFH, but that value is not in the high-speed RAM area, so it is converted to 0FEFFH, which is the same value as when 0FF00H is set to the stack pointer.

Figure 3-10. Data to Be Saved to Stack Memory





Figure 3-11. Data to Be Restored from Stack Memory



3.2.2 General-purpose registers

A general-purpose register consists of eight 8-bit registers (X, A, C, B, E, D, L, and H).

In addition each register being used as an 8-bit register, two 8-bit registers in pairs can be used as a 16-bit register (AX, BC, DE, and HL).

Registers can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Figure 3-12. General-Purpose Register Configuration

(a) Function names

16-bit processing	_	8-bit processing
HL		Н
1112		L
DE		D
DE		Е
ВС		В
ВС		С
AX		А
^^		Х
15	0	7 0

(b) Absolute names

16-bit processing		8-bit processing
RP3		R7
nro		R6
		R5
RP2		R4
DD4		R3
RP1		R2
PD0		R1
RP0		R0
15 (<u> </u>	7 0

3.2.3 Special function registers (SFRs)

Unlike the general-purpose registers, each special function register has a special function.

The special function registers are allocated to the 256-byte area FF00H to FFFFH.

The special function registers can be manipulated, like the general-purpose registers, with operation, transfer, and bit manipulation instructions. Manipulatable bit units (1, 8, and 16) differ depending on the special function register type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describes a symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address and bit.

• 8-bit manipulation

Describes a symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describes a symbol reserved by the assembler for the 16-bit manipulation instruction operand. When specifying an address, describe an even address.

Table 3-3 lists the special function registers. The meanings of the symbols in this table are as follows:

Symbol

Indicates the addresses of the implemented special function registers. It is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S. Therefore, these symbols can be used as instruction operands if an assembler or integrated debugger is used.

R/W

Indicates whether the special function register can be read or written.

R/W: Read/writeR: Read onlyW: Write only

• Number of bits manipulated simultaneously

Indicates the bit units (1, 8, and 16) in which the special function register can be manipulated.

After reset

Indicates the status of the special function register when a reset is input.

Table 3-3. Special Function Registers (1/3)

Address	Symbol				Bit				registe	R/W		Number of Bits			
												lanipulate nultaneou		Reset	Reference page
		7	6	5	4	3	2	1	0		1	8	16		Ä
FF00H, FF01H	-	-	-	-	-	-	-	-	-	ı	-	-	-	-	-
FF02H	P2	0	0	0	0	P23	P22	P21	P20	R/W	√	√	-	00H	60
FF03H	P3	0	0	0	P34	0	P32	0	0	Note 1	$\sqrt{}$	√	-	00H	60
FF04H	P4	0	0	0	0	P43	0	0	P40		√	√	-	00H	60
FF05H to FF0DH		_	-	-	-	-	_	_	_	ı	-	-	_	-	-
FF0EH	CMP01	-		-		-	-	-		R/W	-	√	-	00H	124
FF0FH	CMP11	-	-	-	-	-	-	-	_		-	√	_	00H	124
FF10H, FF11H		-	-	ı	-	-	-	-	_	I	ı	-	-	-	-
FF12H FF13H	TM00	-	-	-	-	-	-	-	-	R	-	_	√Note 2	0000H	83
FF14H FF15H	CR000	-	-	-	-	-	-	-	-	R/W	-	-	√Note 2	0000H	83
FF16H FF17H	CR010	-	-	-	-	-	-	-	-		-	-	√Note 2	0000H	85
FF18H	ADCR	_	_	_	_	_	_	_	_	R	_	_	√Note 2	Undefined	155
FF19H		0	0	0	0	0	0	-	-						
FF1AH	ADCRH	-	-	-	-	-	-	-	-		-	√	_		156
FF1BH to FF21H	-	-	-	1	1	1	ı	-	ı	1	1	1	ı	1	1
FF22H	PM2	1	1	1	1	PM23	PM22	PM21	PM20	R/W	√	√	-	FFH	59
FF23H	РМ3	1	1	1	1	1	PM32	1	1		$\sqrt{}$	√	-	FFH	59
FF24H	PM4	1	1	1	1	PM43	1	1	PM40		√	√	_	FFH	59
FF25H to FF31H	_	-	-	1	-	-	-	-	-	1	1	-	-	-	-
FF32H	PU2	0	0	0	0	PU23	PU22	PU21	PU20	R/W	√	√	_	00H	62
FF33H	PU3	0	0	0	0	0	PU32	0	0		$\sqrt{}$	√	_	00H	62
FF34H	PU4	0	0	0	0	PU43	0	0	PU40		√	√	_	00H	62
FF35H to FF47H	-	-	-	I	-	-	-	-	-	I	I	-	-	-	-
FF48H	WDTM	0	1	1	WDCS 4	WDCS 3	WDCS 2	WDCS 1	WDCS 0	R/W	ı	√	_	67H	140
FF49H	WDTE	-	-	-	-	-	-	-	-		-	√	-	9AH	141
FF50H	LVIM	<lvi ON></lvi 	0	0	0	0	0	<lvi MD></lvi 	<lvi F></lvi 		V	√	_	00H Note 3	200
FF51H	LVIS	0	0	0	0	LVIS3	LVIS2	LVIS1	LVIS0		-	√	_	00H Note 3	201

Notes 1. Only P34 is an input-only port.

- 2. A 16-bit access is possible only by the short direction addressing.
- 3. Retained only after a reset by LVI.

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S.

Table 3-3. Special Function Registers (2/3)

Address	Symbol		Bit No.						Julia	R/W	Number of Bits Manipulated			After Reset	ence
									ı		Sim	nultaneoi	usly		Reference page
		7	6	5	4	3	2	1	0		1	8	16		_
FF52H, FF53H	-	-	1	-	-	-	-	-	-	-	ı	-	-	-	_
FF54H	RESF	0	0	0	WDT RF	0	0	0	LVIRF	R	ı	√	_	00H Note	194
FF55H to	-	-	-	-	-	-	-	-	-		-	-	-	-	-
FF58H	LSRCM	0	0	0	0	0	0	0	<lsr STOP></lsr 	R/W	√	√	-	00H	68
FF59H to	-	- 1	-	-	-	-	-	-	-	-	-	-	-	-	1
FF60H	TMC00	0	0	0	0	TMC 003	TMC 002	TMC 001	<ovf 00></ovf 	R/W	V	V	-	00H	86
FF61H	PRM00	ES110	ES100	ES010	ES000	0	0	PRM 001	PRM 000		√	√	-	00H	90
FF62H	CRC00	0	0	0	0	0	CRC 002	CRC 001	CRC 000		1	1	-	00H	88
FF63H	TOC00	0	<ospt 00></ospt 	<ospe 00></ospe 	TOC 004	<lvs 00></lvs 	<lvr 00></lvr 	TOC 001	<toe 00></toe 		V	1	-	00H	89
FF64H to	-	-	-	-	-	-	-	-	-		-	-	-	-	-
FF70H	TMHMD	<tmh E1></tmh 	CKS12	CKS11	CKS10	TMMD 11	TMMD 10	<tole V1></tole 	<toen 1></toen 	R/W	V	√	-	00H	125
FF71H to	-	1	ı	ı	-	-	-	-	-	-	1	-	-	-	1
FF80H	ADM	<adcs></adcs>	0	FR2	FR1	FR0	0	0	<adce></adce>	R/W	V	√	-	00H	152
FF81H	ADS	0	0	0	0	0	0	ADS1	ADS0		V	V	_	00H	155
FF82H, FF83H	ı	ı	I	ı	ı	ı	I	ı	-	ı	ı	-	-	-	ı
FF84H	PMC2	0	0	0	0	PMC23	PMC22	PMC21	PMC20	R/W	V	√	-	00H	60
FF85H to	1	-	-	1	-	-	-	-	-	-	-	_	-	-	-
FFA0H	PFCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	W	-	√	-	Undefined	227
FFA1H	PFS	0	0	0	0	0	WEPR ERR	VCE RR	FPR ERR	R/W	√	√	-	00H	227
FFA2H	FLPMC	0	PRSEL F4	PRSEL F3	PRSEL F2	PRSEL F1	PRSEL F0	0	FLSPM		ı	√	-	Undefined	225
FFA3H	FLCMD	0	0	0	0	0	FLCM D2	FLCM D1	FLCM D0		1	1	-	00H	229
FFA4H	FLAPL	FLA P7	FLA P6	FLA P5	FLA P4	FLA P3	FLA P2	FLA P1	FLA P0		1	V	-	Undefined	230
FFA5H	FLAPH	0	0	0	0	FLA P11	FLA P10	FLA P9	FLA P8		1	1	-		

Note Varies depending on the reset cause.

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S.

Table 3-3. Special Function Registers (3/3)

	•														
Address	Symbol		Bit No.					R/		R/W	M	mber of l anipulate nultaneou	ed	After Reset	Reference page
		7	6	5	4	3	2	1	0		1	8	16		ш
FFA6H	FLAPHC	0	0	0	0	FLAP C11	FLAP C10	FLAP C9	FLAP C8	R/W	√	√	_	00H	230
FFA7H	FLAPLC	FLAP C7	FLAP C6	FLAP C5	FLAP C4	FLAP C3	FLAP C2	FLAP C1	FLAP C0		√	√	-		
FFA8H	FLW	FLW7	FLW6	FLW5	FLW4	FLW3	FLW2	FLW1	FLW0		-	√	_	00H	231
FFA9H to	-	-	-	-	-	-	-	-	-	1	-	-	-	-	_
FFE0H	IF0	<adif></adif>	<tmif 010></tmif 	<tmif 000></tmif 	<tmif H1></tmif 	<pif1></pif1>	<pif0></pif0>	<lviif></lviif>	0	R/W	√	√	_	00H	170
FFE1H to	-	ı	ı	ı	-	-	-	-	-	ı	ı	-	-	-	-
FFE4H	MK0	<adm K></adm 	<tmm K010></tmm 	<tmm K000></tmm 	<tmm KH1></tmm 	<pmk 1></pmk 	<pmk 0></pmk 	<lvi MK></lvi 	1	R/W	~	√	ı	FFH	171
FFE5H to	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-
FFECH	INTM0	0	0	ES11	ES10	ES01	ES00	0	0	R/W	-	√	_	00H	171
FFEDH to FFF2H	-	1	1	ı	ı	-	ı	ı	-	1	ı	ı	ı	-	-
FFF3H	PPCC	0	0	0	0	0	0	PPCC1	PPCC0	R/W	√	√	_	02H	67
FFF4H	OSTS	0	0	0	0	0	0	OSTS1	OSTS0		-	√	-	Undefined Note	69
FFF5H to		-		-	_	_	_	-		-	-		-	_	_
FFFBH	PCC	0	0	0	0	0	0	PCC1	0	R/W	√	√	_	02H	67

Note The oscillation stabilization time that elapses after release of reset is selected by the option byte. For details, refer to **CHAPTER 15 OPTION BYTE**.

Remark For a bit name enclosed in angle brackets (<>), the bit name is defined as a reserved word in the RA78K0S, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0S.

3.3 Instruction Address Addressing

An instruction address is determined by the program counter (PC) contents. The PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination address information is set to the PC to branch by the following addressing (for details of each instruction, refer to **78K/0S** Series Instructions User's Manual (U11047E)).


3.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) to branch. The displacement value is treated as signed two's complement data (–128 to +127) and bit 7 becomes the sign bit. In other words, the range of branch in relative addressing is between –128 and +127 of the start address of the following instruction.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]



When S = 0, α indicates that all bits are "0". When S = 1, α indicates that all bits are "1".

3.3.2 Immediate addressing

[Function]


Immediate data in the instruction word is transferred to the program counter (PC) to branch.

This function is carried out when the CALL !addr16 and BR !addr16 instructions are executed.

CALL !addr16 and BR !addr16 instructions can be used to branch to all the memory spaces.

[Illustration]

In case of CALL !addr16 and BR !addr16 instructions




3.3.3 Table indirect addressing

[Function]

The table contents (branch destination address) of the particular location to be addressed by the immediate data of an instruction code from bit 1 to bit 5 are transferred to the program counter (PC) to branch.

Table indirect addressing is carried out when the CALLT [addr5] instruction is executed. This instruction can be used to branch to all the memory spaces according to the address stored in the memory table 40H to 7FH.




3.3.4 Register addressing

[Function]

The register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) to branch.

This function is carried out when the BR AX instruction is executed.



3.4 Operand Address Addressing

The following methods (addressing) are available to specify the register and memory to undergo manipulation during instruction execution.

3.4.1 Direct addressing

[Function]


The memory indicated by immediate data in an instruction word is directly addressed.


[Operand format]

Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !FE80H; When setting !addr16 to FE80H





3.4.2 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with the 8-bit data in an instruction word.

The fixed space where this addressing is applied is the 160-byte space FE80H to FF1FH (FE80H to FEFFH (internal high-speed RAM) + FF00H to FF1FH (special function registers)).

The SFR area where short direct addressing is applied (FF00H to FF1FH) is a part of the total SFR area. In this area, ports which are frequently accessed in a program and a compare register of the timer counter are mapped, and these SFRs can be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 80H to FFH, bit 8 of an effective address is cleared to 0. When it is at 00H to 1FH, bit 8 is set to 1. See [Illustration] below.


Identifier	Description
saddr	Label or FE80H to FF1FH immediate data
saddrp	Label or FE80H to FF1FH immediate data (even address only)

[Description example]

EQU DATA1 0FE90H; DATA1 shows FE90H of a saddr area, MOV DATA1, #50H; When setting the immediate data to 50H

When 8-bit immediate data is 00H to 1FH, $\alpha = 1$.





3.4.3 Special function register (SFR) addressing

[Function]

A memory-mapped special function register (SFR) is addressed with the 8-bit immediate data in an instruction word.


This addressing is applied to the 256-byte space FF00H to FFFH. However, SFRs mapped at FF00H to FF1FH are accessed with short direct addressing.


[Operand format]

Identifier	Description
sfr	Special function register name

[Description example]

MOV PM0, A; When selecting PM0 for sfr





3.4.4 Register addressing

[Function]

A general-purpose register is accessed as an operand.

The general-purpose register to be accessed is specified with the register specify code and functional name in the instruction code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the instruction code.


[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL


'r' and 'rp' can be described with absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

[Description example]

MOV A, C; When selecting the C register for r



INCW DE; When selecting the DE register pair for rp



3.4.5 Register indirect addressing

[Function]


The memory is addressed with the contents of the register pair specified as an operand. The register pair to be accessed is specified with the register pair specify code in the instruction code. This addressing can be carried out for all the memory spaces.


[Operand format]

Identifier	Description
_	[DE], [HL]

[Description example]

MOV A, [DE]; When selecting register pair [DE]





3.4.6 Based addressing

[Function]


8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.


[Operand format]

Identifier	Description
-	[HL+byte]

[Description example]

MOV A, [HL+10H]; When setting byte to 10H





3.4.7 Stack addressing

[Function]


The stack area is indirectly addressed with the stack pointer (SP) contents.


This addressing method is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon interrupt request generation.

Stack addressing can be used to access the internal high-speed RAM area only.

[Description example]

In the case of PUSH DE





CHAPTER 4 PORT FUNCTIONS

4.1 Functions of Ports

The 78K0S/KU1+ has the ports shown in Figure 4-1, which can be used for various control operations. Table 4-1 shows the functions of each port.

In addition to digital I/O port functions, each of these ports has an alternate function. For details, refer to **CHAPTER 2 PIN FUNCTIONS**.




Figure 4-1. Port Functions

Table 4-1. Port Functions

Pin Name	I/O		Function	After Reset	Alternate- Function Pin
P20	I/O	Port 2.		Input	ANI0/TI000/TOH1
P21			or output mode in 1-bit units.		ANI1/TI010/TO00/ INTP0
P22 ^{Note 1}		On-cnip pull-up resis	stor can be connected by setting software.		X2/ANI2 ^{Note 1}
P23 ^{Note 1}					X1/ANI3 ^{Note 1}
P32	I/O	Port 3	Can be set to input or output mode in 1-bit units. On-chip pull-up resistor can be connected by setting software.	Input	INTP1
P34 ^{Note 1}	Input		Input only	Input	RESET ^{Note 1}
P40 and P43 ^{Note 2}	I/O		or output mode in 1-bit units. stor can be connected setting software.	Input	-

Notes 1. For the setting method for pin functions, see CHAPTER 15 OPTION BYTE.

2. At program initialization, set PM41, PM42, and PM44 to PM47 to "0".

Caution The P22/X2/ANI2 and P23/X1/ANI3 pins are pulled down during reset.

Remarks 1. P22 and P23 can be allocated when the high-speed internal oscillation is selected as the system clock.

2. P22 can be allocated when an external clock input is selected as the system clock.

4.2 Port Configuration

Ports consist of the following hardware units.

Table 4-2. Configuration of Ports

Item	Configuration
Control registers	Port mode registers (PM2 to PM4) Port registers (P2 to P4) Port mode control register 2 (PMC2) Pull-up resistor option registers (PU2 to PU4)
Ports	Total: 8 (CMOS I/O: 7, CMOS input: 1)
Pull-up resistor	Total: 7

4.2.1 Port 2

Port 2 is a 4-bit I/O port with an output latch. Each bit of this port can be set to the input or output mode by using port mode register 2 (PM2). When the P20 to P23 pins are used as an input port, an on-chip pull-up resistor can be connected in 1-bit units by using pull-up resistor option register 2 (PU2).

This port can also be used for A/D converter analog input, timer I/O, and external interrupt request input.

The P22 and P23 pins are also used as the X2 and X1 pins of the system clock oscillator. The functions of the P22 and P23 pins differ, therefore, depending on the selected system clock oscillator. The following three system clock oscillators can be used.

(1) High-speed internal oscillator

The P22 and P23 pins can be used as I/O port pins or analog input pins to the A/D converter.

(2) Crystal/ceramic oscillator

The P22 and P23 pins cannot be used as I/O port pins or analog input pins to the A/D converter because they are used as the X2 and X1 pins.

(3) External clock input

The P22 pin can be used as an I/O port pin or an analog input pin to the A/D converter.

The P23 pin is used as the X1 pin to input an external clock, and therefore it cannot be used as an I/O port pin or an analog input pin to the A/D converter.

The system clock oscillation is selected by the option byte. For details, refer to CHAPTER 15 OPTION BYTE.

Reset signal generation sets port 2 to the input mode.

Figure 4-2 and 4-4 show the block diagrams of port 2.




Figure 4-2. Block Diagram of P20 and P21

P2: Port register 2

PU2: Pull-up resistor option register 2

PM2: Port mode register 2

PMC2: Port mode control register 2

RD: Read signal WR×x: Write signal

WRpu PU2 PU22 WRPMC PMC2 PMC22 RD Internal bus Selector WRPORT Output latch (P22) P22/ANI2/X2 WR_{PM} PM2 PM22 A/D converter

Figure 4-3. Block Diagram of P22

P2: Port register 2

PU2: Pull-up resistor option register 2

PM2: Port mode register 2

PMC2: Port mode control register 2

RD: Read signal WRxx: Write signal

 $V_{\text{DD}} \\$ WRpu PU2 PU23 WRPMC PMC2 PMC23 RD Internal bus Selector WRPORT P2 Output latch (P23) © P23/ANI3/X1 WRPM PM2 PM23 A/D converter -

Figure 4-4. Block Diagram of P23

P2: Port register 2

PU2: Pull-up resistor option register 2

Port mode register 2 PM2:

PMC2: Port mode control register 2

RD: Read signal WR×x: Write signal

4.2.2 Port 3

The P32 pin is a 1-bit I/O port with an output latch. This pin can be set to the input or output mode by using port mode register 3 (PM3). When this pin is used as an input port, an on-chip pull-up resistor can be connected in 1-bit units by using pull-up resistor option register 3 (PU3). This pin can also be used for external interrupt request input.

The P32 pin is a Reset signal generation sets port 3 to the input mode.

The P34 pin is a 1-bit input-only port. This pin is also used as a RESET pin, and when the power is turned on, this is the reset function. For the setting method for pin functions, see **CHAPTER 15 OPTION BYTE**.

When P34 is used as an input port pin, connect the pull-up resistor.

Figures 4-5 and 4-6 show the block diagrams of port 3.

PU32
PU32
PU32
P-ch

Alternate function

RD

WRPN

WRPN

P3

Output latch (P32)

WRPM

PM3

PM3

PM32

Figure 4-5. Block Diagram of P32


P3: Port register 3

PU3: Pull-up resistor option register 3

PM3: Port mode register 3

RD: Read signal WRxx: Write signal

Figure 4-6. Block Diagram of P34



RD: Read signal

Caution Because the P34 pin functions alternately as the RESET pin, if it is used as an input port pin, the function to input an external reset signal to the RESET pin cannot be used. The function of the port is selected by the option byte. For details, refer to CHAPTER 15 OPTION BYTE.

Also, since the option byte is referenced after the reset release, if low level is input to the RESET pin before the referencing, then the reset state is not released. When it is used as an input port pin, connect the pull-up resistor.

4.2.3 Port 4

Port 4 is a 2-bit I/O port with an output latch. Each bit of this port can be set to the input or output mode by using port mode register 4 (PM4)^{Note}. When the P40 and P43 pins are used as an input port, an on-chip pull-up resistor can be connected in 1-bit units by using pull-up resistor option register 4 (PU4).

Reset signal generation sets port 4 to the input mode.

Figures 4-7 shows the block diagram of port 4.

Note At program initialization, set PM41, PM42, and PM44 to PM47 to "0".

WRPU PU40, PU43

RD PU40, PU43

WRPORT P4

Output latch (P40, P43)

WRPM PM4

PM40, PM43

Figure 4-7. Block Diagram of P40 and P43

P4: Port register 4

PU4: Pull-up resistor option register 4

PM4: Port mode register 4

RD: Read signal WRxx: Write signal

4.3 Registers Controlling Port Functions

The ports are controlled by the following four types of registers.

- Port mode registers (PM2 to PM4)
- Port registers (P2 to P4)
- Port mode control register 2 (PMC2)
- Pull-up resistor option registers (PU2 to PU4)

(1) Port mode registers (PM2 to PM4)

These registers are used to set the corresponding port to the input or output mode in 1-bit units.

Each port mode register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When a port pin is used as an alternate-function pin, set its port mode register and output latch as shown in Table 4-3.

Caution Because P21 and P32 are also used as external interrupt pins, the corresponding interrupt request flag is set if each of these pins is set to the output mode and its output level is changed. To use the port pin in the output mode, therefore, set the corresponding interrupt mask flag to 1 in advance.

Figure 4-8. Format of Port Mode Register

Address:	FF22H, After r	eset: FFH, R/W	1					
Symbol	7	6	5	4	3	2	1	0
PM2	1	1	1	1	PM23	PM22	PM21	PM20
Address:	FF23H, After r	eset: FFH, R/V	I					
Symbol	7	6	5	4	3	2	1	0
РМ3	1	1	1	1	1	PM32	1	1
								-
Address:	FF24H, After r	eset: FFH, R/V	I					
Symbol	7	6	5	4	3	2	1	0
PM4	1 ^{Note}	1 Note	1 Note	1 Note	PM43	1 Note	1 Note	PM40

PM	Иmn	Selection of I/O mode of Pmn pin (m = 2 to 4; n = 0 to 3)			
	0	Output mode (output buffer ON)			
	1	Input mode (output buffer OFF)			

Note At program initialization, set PM41, PM42, and PM44 to PM47 to "0".

(2) Port registers (P2 to P4)

These registers are used to write data to be output from the corresponding port pin to an external device connected to the chip.

When a port register is read, the pin level is read in the input mode, and the value of the output latch of the port is read in the output mode.

P20 to P23, P32, P40 and P43 are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to 00H.

Figure 4-9. Format of Port Register

Address: FF02H, After reset: 00H (Output latch) R/W Symbol 7 6 4 3 2 1 0 P2 0 P23 0 0 0 P22 P21 P20 Address: FF03H, After reset: 00HNote (Output latch) R/WNote Symbol 7 5 0 6 4 3 2 1 РЗ 0 0 P32 0 0 0 P34 0 Address: FF04H, After reset: 00H (Output latch) R/W Symbol 0 7 6 5 4 3 2 1 P4 0 0 0 0 0 0 P40 P43

Pmn	m = 2 to 4; n = 0 to 4						
	Controls of output data (in output mode)	Input data read (in input mode)					
0	Output 0	Input low level					
1	Output 1	Input high level					

Note Because P34 is read-only, its reset value is undefined.

(3) Port mode control register 2 (PMC2)

This register specifies the port/alternate function (except the A/D converter function) mode or the A/D converter mode.

Each bit of the PMC2 register corresponds to each pin of port 2 and can be specified in 1-bit units.

PMC2 is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PMC2 to 00H.

Figure 4-10. Format of Port Mode Control Register 2

Address: FF84H, After reset: R/W

Symbol	7	6	5	4	3	2	1	0
PMC2	0	0	0	0	PMC23	PMC22	PMC21	PMC20

PMC2n	Specification of operation mode (n = 0 to 3)
0	Port/alternate-function (except the A/D converter function) mode
1	A/D converter mode

Caution When PMC20 to PMC23 are set to 1, the port function on the P20/ANI0 to P23/ANI3 pins cannot be used. Moreover, be sure to set the pull-up resistor option registers (PU20 to PU23) to 0 for the pins set to A/D converter mode.

Table 4-3. Setting of Port Mode Register, Port Register (Output Latch), and Port Mode Control Register
When Alternate Function Is Used

Port Name	Alternate-Function P	in	PM××	P××	PMC2n
	Name	I/O			(n = 0 to 3)
P20	ANI0	Input	1	×	1
	TI000	Input	1	×	0
	TOH1	Output	0	0	0
P21	ANI1	Input	1	×	1
	TI010	Input	1	×	0
	TO00	Output	0	0	0
	INTP0	Input	1	×	0
P22	ANI2	Input	1	×	1
P23	ANI3	Input	1	×	1
P32	INTP1	Input	1	×	_

Remark x: don't care

PMxx: Port mode register, Pxx: Port register (output latch of port)

PMC2x: Port mode control register

(4) Pull-up resistor option registers (PU2 to PU4)

These registers are used to specify whether an on-chip pull-up resistor is connected to P20 to P23, P32, P40 and P43. By setting PU2 to PU4, an on-chip pull-up resistor can be connected to the port pin corresponding to the bit of PU2 to PU4.

PU2 to PU4 are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation set these registers to 00H.

Figure 4-11. Format of Pull-up Resistor Option Register

Address: FF32H, After reset: 00H R/W									
Symbol	7	6	5	4	3	2	1	0	
PU2	0	0	0	0	PU23	PU22	PU21	PU20	
•									
Address:	FF33H, After r	eset: 00H R/W							
Symbol	7	6	5	4	3	2	1	0	
PU3	0	0	0	0	0	PU32	0	0	
•									
Address: FF34H, After reset: 00H R/W									
Symbol	7	6	5	4	3	2	1	0	
PU4	0	0	0	0	PU43	0	0	PU40	

PUmn	Selection of connection of on-chip pull-up resistor of Pmn (m = 2 to 4; n = 0 to 3)
0	Does not connect on-chip pull-up resistor
1	Connects on-chip pull-up resistor

4.4 Operation of Port Function

The operation of a port differs, as follows, depending on the setting of the I/O mode.

Caution Although a 1-bit memory manipulation instruction manipulates 1 bit, it accesses a port in 8-bit units. Therefore, the contents of the output latch of a pin in the input mode, even if it is not subject to manipulation by the instruction, are undefined in a port with a mixture of inputs and outputs.

4.4.1 Writing to I/O port

(1) In output mode

A value can be written to the output latch by a transfer instruction. In addition, the contents of the output latch are output from the pin. Once data is written to the output latch, it is retained until new data is written to the output latch.

When a reset signal is generated, cleans the data in the output latch.

(2) In input mode

A value can be written to the output latch by a transfer instruction. Because the output buffer is off, however, the pin status remains unchanged.

Once data is written to the output latch, it is retained until new data is written to the output latch.

When a reset signal is generated, cleans the data in the output latch.

4.4.2 Reading from I/O port

(1) In output mode

The contents of the output latch can be read by a transfer instruction. The contents of the output latch remain unchanged.

(2) In input mode

The pin status can be read by a transfer instruction. The contents of the output latch remain unchanged.

4.4.3 Operations on I/O port

(1) In output mode

An operation is performed on the contents of the output latch and the result is written to the output latch. The contents of the output latch are output from the pin.

Once data is written to the output latch, it is retained until new data is written to the output latch.

Reset signal generation clears the data in the output latch.

(2) In input mode

The pin level is read and an operation is performed on its contents. The operation result is written to the output latch. However, the pin status remains unchanged because the output buffer is off.

When a reset signal is generated, cleans the data in the output latch.

CHAPTER 5 CLOCK GENERATORS

5.1 Functions of Clock Generators

The clock generators include a circuit that generates a clock (system clock) to be supplied to the CPU and peripheral hardware, and a circuit that generates a clock (interval time generation clock) to be supplied to the watchdog timer and 8-bit timer H1 (TMH1).

5.1.1 System clock oscillators

The following three types of system clock oscillators are used.

· High-speed internal oscillator

This circuit internally oscillates a clock of 8 MHz (TYP.). Its oscillation can be stopped by execution of the STOP instruction.

If the High-speed internal oscillator is selected to supply the system clock, the X1 and X2 pins can be used as I/O port pins.

Crystal/ceramic oscillator

This circuit oscillates a clock with a crystal/ceramic oscillator connected across the X1 and X2 pins. It can oscillate a clock of 2 MHz to 10 MHz. Oscillation of this circuit can be stopped by execution of the STOP instruction.

• External clock input circuit

This circuit supplies a clock from an external IC to the X1 pin. A clock of 2 MHz to 10 MHz can be supplied. Internal clock supply can be stopped by execution of the STOP instruction.

If the external clock input is selected as the system clock, the X2 pin can be used as an I/O port pin.

The system clock source is selected by using the option byte. For details, refer to **CHAPTER 15 OPTION BYTE**. When using the X1 and X2 pins as I/O port pins, refer to **CHAPTER 4 PORT FUNCTIONS** for details.

5.1.2 Clock oscillator for interval time generation

The following circuit is used as a clock oscillator for interval time generation.

• Low-speed internal oscillator

This circuit oscillates a clock of 240 kHz (TYP.). Its oscillation can be stopped by using the low-speed internal oscillation mode register (LSRCM) when it is specified by the option byte that its oscillation can be stopped by software.

5.2 Configuration of Clock Generators

The clock generators consist of the following hardware.

Table 5-1. Configuration of Clock Generators

Item	Configuration
Control registers	Processor clock control register (PCC) Preprocessor clock control register (PPCC) Low-speed internal oscillation mode register (LSRCM) Oscillation stabilization time select register (OSTS)
Oscillators	Crystal/ceramic oscillator High-speed internal oscillator External clock input circuit Low-speed internal oscillator




Figure 5-1. Block Diagram of Clock Generators

Note Select the high-speed internal oscillator, crystal/ceramic oscillator, or external clock input circuit as the system clock source by using the option byte.

5.3 Registers Controlling Clock Generators

The clock generators are controlled by the following four registers.

- Processor clock control register (PCC)
- Preprocessor clock control register (PPCC)
- Low-speed internal oscillation mode register (LSRCM)
- Oscillation stabilization time select register (OSTS)

(1) Processor clock control register (PCC) and preprocessor clock control register (PPCC)

These registers are used to specify the division ratio of the system clock.

PCC and PPCC are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PCC and PPCC to 02H.

Figure 5-2. Format of Processor Clock Control Register (PCC)

Address: FFFBH, After reset: 02H, R/W 7 Symbol 6 5 3 2 1 0 4 PCC 0 0 0 0 0 0 PCC1

Figure 5-3. Format of Preprocessor Clock Control Register (PPCC)

Address: FFF3H, After reset: 02H, R/W Symbol 7 0 6 5 3 2 1 4 PPCC 0 0 0 0 0 PPCC1 PPCC0 0

PPCC1	PPCC0	PCC1	Selection of CPU clock (fcpu)
0	0	0	fx
0	1	0	fx/2 ^{Note 1}
0	0	1	fx/2 ²
1	0	0	fx/2 ^{2Note 2}
0	1	1	fx/2 ^{3Note 1}
1	0	1	fx/2 ^{4Note 2}
0	Other than above		Setting prohibited

Notes 1. If PPCC = 01H, the clock (fxP) supplied to the peripheral hardware is fx/2.

2. If PPCC = 02H, the clock (f_{XP}) supplied to the peripheral hardware is $f_{X}/2^{2}$.

The fastest instruction of the 78K0S/KU1+ is executed in two CPU clocks. Therefore, the relationship between the CPU clock (fcpu) and the minimum instruction execution time is as shown in Table 5-2.

Table 5-2. Relationship between CPU Clock and Minimum Instruction Execution Time

CPU Clock (fcpu) Note	Minimum Instruction Execution Time: 2/fcpu				
	High-speed internal oscillation clock (at 8.0 MHz (TYP.))	Crystal/ceramic oscillation clock or external clock input (at 10.0 MHz)			
fx	0.25 μs	0.2 μs			
fx/2	0.5 μs	0.4 μs			
fx/2 ²	1.0 <i>μ</i> s	0.8 <i>µ</i> s			
fx/2 ³	2.0 μs	1.6 <i>μ</i> s			
fx/2 ⁴	4.0 μs	3.2 μs			

Note The CPU clock (high-speed internal oscillation clock, crystal/ceramic oscillation clock, or external clock input) is selected by the option byte.

(2) Low-speed internal oscillation mode register (LSRCM)

This register is used to select the operation mode of the low-speed internal oscillator (240 kHz (TYP.)).

This register is valid when it is specified by the option byte that the low-speed internal oscillator can be stopped by software. If it is specified by the option byte that the low-speed internal oscillator cannot be stopped by software, setting of this register is invalid, and the low-speed internal oscillator continues oscillating. In addition, the source clock of WDT is fixed to the low-speed internal oscillator. For details, refer to **CHAPTER 8 WATCHDOG TIMER**.

LSRCM can be set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets LSRCM to 00H.

Figure 5-4. Format of Low-Speed internal oscillation Mode Register (LSRCM)

 Address: FF58H, After reset: 00H, R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 <0>

 LSRCM
 0
 0
 0
 0
 0
 0
 LSRSTOP

LSRSTOP	Oscillation/stop of low-speed internal oscillator
0	Low-speed internal oscillates
1	Low-speed internal oscillator stops

(3) Oscillation stabilization time select register (OSTS)

This register is used to select oscillation stabilization time of the clock supplied from the oscillator when the STOP mode is released. The wait time set by OSTS is valid only when the crystal/ceramic oscillation clock is selected as the system clock and after the STOP mode is released. If the high-speed internal oscillator or external clock input is selected as the system clock source, no wait time elapses.

The system clock oscillator and the oscillation stabilization time that elapses after power application or release of reset are selected by the option byte. For details, refer to **CHAPTER 15 OPTION BYTE**.

OSTS is set by using an 8-bit memory manipulation instruction.

Figure 5-5. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FFF4H, After reset: Undefined, R/W


Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	0	OSTS1	OSTS0

OSTS1	OSTS0	Selection of oscillation stabilization time
0	0	2 ¹⁰ /fx (102.4 μs)
0	1	2 ¹² /fx (409.6 μs)
1	0	2 ¹⁵ /fx (3.27 ms)
1	1	2 ¹⁷ /f _x (13.1 ms)

Cautions 1. To set and then release the STOP mode, set the oscillation stabilization time as follows.

Expected oscillation stabilization time of resonator \leq Oscillation stabilization time set by OSTS

The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset signal generation or interrupt generation.



The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 15 OPTION BYTE.

Remarks 1. (): fx = 10 MHz

2. Determine the oscillation stabilization time of the resonator by checking the characteristics of the resonator to be used.

5.4 System Clock Oscillators

The following three types of system clock oscillators are available.

• High-speed internal oscillator: Internally oscillates a clock of 8 MHz (TYP.).

• Crystal/ceramic oscillator: Oscillates a clock of 2 MHz to 10 MHz.

• External clock input circuit: Supplies a clock of 2 MHz to 10 MHz to the X1 pin.

5.4.1 High-speed internal oscillator

The 78K0S/KU1+ include a high-speed internal oscillator (8 MHz (TYP.)).

If the high-speed internal oscillation is selected by the option byte as the clock source, the X1 and X2 pins can be used as I/O port pins.

For details of the option byte, refer to **CHAPTER 15 OPTION BYTE**. For details of I/O ports, refer to **CHAPTER 4 PORT FUNCTIONS**.

5.4.2 Crystal/ceramic oscillator


The crystal/ceramic oscillator oscillates using a crystal or ceramic resonator connected between the X1 and X2 pins.

If the crystal/ceramic oscillator is selected by the option byte as the system clock source, the X1 and X2 pins are used as crystal or ceramic resonator connection pins.

For details of the option byte, refer to **CHAPTER 15 OPTION BYTE**. For details of I/O ports, refer to **CHAPTER 4 PORT FUNCTIONS**.

Figure 5-6 shows the external circuit of the crystal/ceramic oscillator.

Figure 5-6. External Circuit of Crystal/Ceramic Oscillator




Caution When using the crystal/ceramic oscillator, wire as follows in the area enclosed by the broken lines in Figure 5-6 to avoid an adverse effect from wiring capacitance.


- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.


Figure 5-7 shows examples of incorrect resonator connection.

Figure 5-7. Examples of Incorrect Resonator Connection (1/2)

(a) Too long wiring of connected circuit








(c) Wiring near high fluctuating current

(d) Current flowing through ground line of oscillator (Potential at points A, B, and C fluctuates.)







Figure 5-7. Examples of Incorrect Resonator Connection (2/2)

(e) Signals are fetched



5.4.3 External clock input circuit

This circuit supplies a clock from an external IC to the X1 pin.

If external clock input is selected by the option byte as the system clock source, the X2 pin can be used as an I/O port pin.

For details of the option byte, refer to **CHAPTER 15 OPTION BYTE**. For details of I/O ports, refer to **CHAPTER 4 PORT FUNCTIONS**.

5.4.4 Prescaler

The prescaler divides the clock (f_{XP}) output by the system clock oscillator to generate a clock (f_{XP}) to be supplied to the peripheral hardware. It also divides the clock to peripheral hardware (f_{XP}) to generate a clock to be supplied to the CPU.

Remark The clock output by the oscillator selected by the option byte (high-speed internal oscillator, crystal/ceramic oscillator, or external clock input circuit) is divided. For details of the option byte, refer to **CHAPTER 15 OPTION BYTE**.

5.5 Operation of CPU Clock Generator

A clock (fcpu) is supplied to the CPU from the system clock (fx) oscillated by one of the following three types of oscillators.

High-speed internal oscillator: Internally oscillates a clock of 8 MHz (TYP.).
 Crystal/ceramic oscillator: Oscillates a clock of 2 MHz to 10 MHz.

• External clock input circuit: Supplies a clock of 2 MHz to 10 MHz to X1 pin.

The system clock oscillator is selected by the option byte. For details of the option byte, refer to **CHAPTER 15 OPTION BYTE**.

(1) High-speed internal oscillator

When the high-speed internal oscillation is selected by the option byte, the following is possible.

- Shortening of start time
 - If the high-speed internal oscillator is selected as the oscillator, the CPU can be started without having to wait for the oscillation stabilization time of the system clock. Therefore, the start time can be shortened.
- Improvement of expandability

 If the high-speed internal oscillator is selected as the oscillator, the X1 and X2 pins can be used as I/O port pins. For details, refer to CHAPTER 4 PORT FUNCTIONS.

Figures 5-8 and 5-9 show the timing chart and status transition diagram of the default start by the high-speed internal oscillation.

Remark When the high-speed internal oscillation is used, the clock accuracy is ±5%.

RESET H

Internal reset

(b)

System clock

CPU clock

Option byte is read.
System clock is selected.
(Operation stops Note)

Figure 5-8. Timing Chart of Default Start by High-Speed Internal Oscillation

Note Operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).

- (a) The internal reset signal is generated by the power-on clear function on power application, the option byte is referenced after reset, and the system clock is selected.
- (b) The option byte is referenced and the system clock is selected. Then the high-speed internal oscillation clock operates as the system clock.

Power application $V_{DD} > 2.1 \text{ V} \pm 0.1 \text{ V}$ Reset by power-on clear Reset signal High-speed internal oscillator selected by option byte Start with PCC = 02H, PPCC = 02HClock division ratio variable during CPU operation Interrupt Interrupt HALT instruction **STOP** instruction **STOP HALT**

Figure 5-9. Status Transition of Default Start by High-Speed internal oscillation

Remark PCC: Processor clock control register
PPCC: Preprocessor clock control register

(2) Crystal/ceramic oscillator

If crystal/ceramic oscillation is selected by the option byte, a clock frequency of 2 MHz to 10 MHz can be selected and the accuracy of processing is improved because the frequency deviation is small, as compared with high-speed internal oscillation (8 MHz (TYP.)).

Figures 5-10 and 5-11 show the timing chart and status transition diagram of default start by the crystal/ceramic oscillator.




Figure 5-10. Timing Chart of Default Start by Crystal/Ceramic Oscillator

Notes 1. Operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).

- 2. The clock oscillation stabilization time for default start is selected by the option byte. For details, refer to CHAPTER 15 OPTION BYTE. The oscillation stabilization time that elapses after the STOP mode is released is selected by the oscillation stabilization time select register (OSTS).
- (a) The internal reset signal is generated by the power-on clear function on power application, the option byte is referenced after reset, and the system clock is selected.
- (b) After high-speed internal oscillation clock is generated, the option byte is referenced and the system clock is selected. In this case, the crystal/ceramic oscillator clock is selected as the system clock.
- (c) If the system clock is the crystal/ceramic oscillator clock, it starts operating as the CPU clock after clock oscillation is stabilized. The wait time is selected by the option byte. For details, refer to **CHAPTER 15**OPTION BYTE.




Figure 5-11. Status Transition of Default Start by Crystal/Ceramic Oscillation

Remark PCC: Processor clock control register
PPCC: Preprocessor clock control register

(3) External clock input circuit

If external clock input is selected by the option byte, the following is possible.

High-speed operation

The accuracy of processing is improved as compared with high-speed internal oscillation (8 MHz (TYP.)) because an oscillation frequency of 2 MHz to 10 MHz can be selected and an external clock with a small frequency deviation can be supplied.

· Improvement of expandability

If the external clock input circuit is selected as the oscillator, the X2 pin can be used as an I/O port pin. For details, refer to **CHAPTER 4 PORT FUNCTIONS**.

Figures 5-12 and 5-13 show the timing chart and status transition diagram of default start by external clock input.




Figure 5-12. Timing of Default Start by External Clock Input

Note Operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).

- (a) The internal reset signal is generated by the power-on clear function on power application, the option byte is referenced after reset, and the system clock is selected.
- (b) The option byte is referenced and the system clock is selected. Then the external clock operates as the system clock.

Power application $V_{DD} > 2.1 \text{ V} \pm 0.1 \text{ V}$ Reset by power-on clear Reset signal External clock input selected by option byte Start with PCC = 02H, PPCC = 02H Clock division ratio variable during CPU operation Interrupt HALT Interrupt instruction STOP instruction STOP HALT

Figure 5-13. Status Transition of Default Start by External Clock Input

Remark PCC: Processor clock control register

PPCC: Preprocessor clock control register

5.6 Operation of Clock Generator Supplying Clock to Peripheral Hardware

The following two types of clocks are supplied to the peripheral hardware.

- Clock to peripheral hardware (fxp)
- Low-speed internal oscillation clock (fr.L)

(1) Clock to peripheral hardware

The clock to the peripheral hardware is supplied by dividing the system clock (fx). The division ratio is selected by the pre-processor clock control register (PPCC).

Three types of frequencies are selectable: "fx", "fx/2", and "fx/2". Table 5-3 lists the clocks supplied to the peripheral hardware.

PPCC1	PPCC0	Selection of clock to peripheral hardware (fxp)
0	0	fx
0	1	fx/2
1	0	fx/2 ²
1	1	Setting prohibited

Table 5-3. Clocks to Peripheral Hardware

(2) Low-speed internal oscillation clock

The low-speed internal oscillator of the clock oscillator for interval time generation is always started after release of reset, and oscillates at 240 kHz (TYP.).

It can be specified by the option byte whether the low-speed internal oscillator can or cannot be stopped by software. If it is specified that the low-speed internal oscillator can be stopped by software, oscillation can be started or stopped by using the low-speed internal oscillation mode register (LSRCM). If it is specified that it cannot be stopped by software, the clock source of WDT is fixed to the low-speed internal oscillation clock (frl.).

The low-speed internal oscillator is independent of the CPU clock. If it is used as the source clock of WDT, therefore, a hang-up can be detected even if the CPU clock is stopped. If the low-speed internal oscillator is used as a count clock source of 8-bit timer H1, 8-bit timer H1 can operate even in the standby status.

Table 5-4 shows the operation status of the low-speed internal oscillator when it is selected as the source clock of WDT and the count clock of 8-bit timer H1. Figure 5-14 shows the status transition of the low-speed internal oscillator.

Option Byte	Setting	CPU Status	WDT Status	TMH1 Status
Can be stopped by	LSRSTOP = 1	Operation mode	Stopped	Stopped
software	LSRSTOP = 0		Operates	Operates
	LSRSTOP = 1	Standby	Stopped	Stopped
	LSRSTOP = 0		Stopped	Operates
Cannot be stopped		Operation mode	Operates	
		Standby		

Table 5-4. Operation Status of Low-Speed Internal Oscillator




Figure 5-14. Status Transition of Low-Speed Internal Oscillator

Note The clock source of the watchdog timer (WDT) is selected from fx or f_{RL}, or it may be stopped. For details, refer to **CHAPTER 8 WATCHDOG TIMER**.

CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00

6.1 Functions of 16-Bit Timer/Event Counter 00

16-bit timer/event counter 00 has the following functions.

(1) Interval timer

16-bit timer/event counter 00 generates interrupt requests at the preset time interval.

• Number of counts: 2 to 65536

(2) External event counter

16-bit timer/event counter 00 can measure the number of pulses with a high-/low-level width of valid level pulse width or more of a signal input externally.

• Valid level pulse width: 2/fxp or more

(3) Pulse width measurement

16-bit timer/event counter 00 can measure the pulse width of an externally input signal.

• Valid level pulse width: 2/fxp or more

(4) Square-wave output

16-bit timer/event counter 00 can output a square wave with any selected frequency.

• Cycle: (2 to 65536) × 2 × count clock cycle

(5) PPG output

16-bit timer/event counter 00 can output a square wave that have arbitrary cycle and pulse width.

• 1 < Pulse width < Cycle ≤ 65536

(6) One-shot pulse output

16-bit timer/event counter 00 can output a one-shot pulse for which output pulse width can be set to any desired value.

6.2 Configuration of 16-Bit Timer/Event Counter 00


16-bit timer/event counter 00 consists of the following hardware.

Table 6-1. Configuration of 16-Bit Timer/Event Counter 00

Item	Configuration
Timer counter	16-bit timer counter 00 (TM00)
Register	16-bit timer capture/compare registers 000, 010 (CR000, CR010)
Timer input	TI000, TI010
Timer output	TO00, output controller
Control registers	16-bit timer mode control register 00 (TMC00) Capture/compare control register 00 (CRC00) 16-bit timer output control register 00 (TOC00) Prescaler mode register 00 (PRM00) Port mode register 2 (PM2) Port register 2 (P2) Port mode control register 2 (PMC2)

Figures 6-1 shows a block diagram of these counters.

Figure 6-1. Block Diagram of 16-Bit Timer/Event Counter 00




(1) 16-bit timer counter 00 (TM00)

TM00 is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the count clock. If the count value is read during operation, input of the count clock is temporarily stopped, and the count value at that point is read.

Figure 6-2. Format of 16-Bit Timer Counter 00 (TM00)



The count value is reset to 0000H in the following cases.

- <1> At reset input
- <2> If TMC003 and TMC002 are cleared
- <3> If the valid edge of TI000 is input in the clear & start mode entered by inputting the valid edge of TI000
- <4> If TM00 and CR000 match in the clear & start mode entered on a match between TM00 and CR000
- <5> If OSPT00 is set to 1 in the one-shot pulse output mode

Cautions 1. Even if TM00 is read, the value is not captured by CR010.

2. When TM00 is read, count misses do not occur, since the input of the count clock is temporarily stopped and then resumed after the read.


(2) 16-bit timer capture/compare register 000 (CR000)

CR000 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or as a compare register is set by bit 0 (CRC000) of capture/compare control register 00 (CRC00).

CR000 is set by 16-bit memory manipulation instruction.

A reset signal generation clears CR000 to 0000H.

Figure 6-3. Format of 16-Bit Timer Capture/Compare Register 000 (CR000)



• When CR000 is used as a compare register

The value set in CR000 is constantly compared with the 16-bit timer/counter 00 (TM00) count value, and an interrupt request (INTTM000) is generated if they match. It can also be used as the register that holds the interval time then TM00 is set to interval timer operation.

· When CR000 is used as a capture register

It is possible to select the valid edge of the TI000 pin or the TI010 pin as the capture trigger. Setting of the TI000 or TI010 valid edge is performed by means of prescaler mode register 00 (PRM00) (refer to **Table 6-2**).

Table 6-2. CR000 Capture Trigger and Valid Edges of Tl000 and Tl010 Pins

(1) Tl000 pin valid edge selected as capture trigger (CRC001 = 1, CRC000 = 1)

CR000 Capture Trigger	TI000 Pin Valid Edge				
		ES010	ES000		
Falling edge	Rising edge	0	1		
Rising edge	Falling edge	0	0		
No capture operation	Both rising and falling edges	1	1		

(2) Tl010 pin valid edge selected as capture trigger (CRC001 = 0, CRC000 = 1)

CR000 Capture Trigger	TI010 Pin Valid Edge				
		ES110	ES100		
Falling edge	Falling edge	0	0		
Rising edge	Rising edge	0	1		
Both rising and falling edges	Both rising and falling edges	1	1		

Remarks 1. Setting ES010, ES000 = 1, 0 and ES110, ES100 = 1, 0 is prohibited.

2. ES010, ES000: Bits 5 and 4 of prescaler mode register 00 (PRM00)ES110, ES100: Bits 7 and 6 of prescaler mode register 00 (PRM00)

CRC001, CRC000: Bits 1 and 0 of capture/compare control register 00 (CRC00)

- Cautions 1. Set CR000 to other than 0000H in the clear & start mode entered on match between TM00 and CR000. This means a 1-pulse count operation cannot be performed when this register is used as an external event counter. However, in the free-running mode and in the clear & start mode using the valid edge of Tl000, if CR000 is set to 0000H, an interrupt request (INTTM000) is generated when CR000 changes from 0000H to 0001H following overflow (FFFFH).
 - 2. If the new value of CR000 is less than the value of 16-bit timer counter 0 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR000 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR000 is changed.
 - 3. The value of CR000 after 16-bit timer/event counter 00 has stopped is not guaranteed.
 - 4. The capture operation may not be performed for CR000 set in compare mode even if a capture trigger is input.
 - When P21 is used as the input pin for the valid edge of Tl010, it cannot be used as a timer output (TO00). Moreover, when P21 is used as TO00, it cannot be used as the input pin for the valid edge of Tl010.
 - 6. If the register read period and the input of the capture trigger conflict when CR000 is used as a capture register, the read data is undefined (the capture data itself is a normal value). Also, if the count stop of the timer and the input of the capture trigger conflict, the capture trigger is undefined.
 - 7. Changing the CR000 setting may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.


(3) 16-bit timer capture/compare register 010 (CR010)

CR010 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or a compare register is set by bit 2 (CRC002) of capture/compare control register 00 (CRC00).

CR010 is set by 16-bit memory manipulation instruction.

Reset signal generation clears CR010 to 0000H.

Figure 6-4. Format of 16-Bit Timer Capture/Compare Register 010 (CR010)



· When CR010 is used as a compare register

The value set in CR010 is constantly compared with the 16-bit timer counter 00 (TM00) count value, and an interrupt request (INTTM010) is generated if they match.

When CR010 is used as a capture register

It is possible to select the valid edge of the TI000 pin as the capture trigger. The TI000 valid edge is set by means of prescaler mode register 00 (PRM00) (refer to **Table 6-3**).

Table 6-3. CR010 Capture Trigger and Valid Edge of Tl000 Pin (CRC002 = 1)

CR010 Capture Trigger	TI000 Pin Valid Edge				
		ES010	ES000		
Falling edge	Falling edge	0	0		
Rising edge	Rising edge	0	1		
Both rising and falling edges	Both rising and falling edges	1	1		

Remarks 1. Setting ES010, ES000 = 1, 0 is prohibited.

ES010, ES000: Bits 5 and 4 of prescaler mode register 00 (PRM00)
 CRC002: Bit 2 of capture/compare control register 00 (CRC00)

Cautions 1. In the free-running mode and in the clear & start mode using the valid edge of the Tl000 pin, if CR010 is set to 0000H, an interrupt request (INTTM010) is generated when CR010 changes from 0000H to 0001H following overflow (FFFFH).

- If the new value of CR010 is less than the value of 16-bit timer counter 00 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR010 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR010 is changed.
- 3. The value of CR010 after 16-bit timer/event counter 00 has stopped is not guaranteed.
- 4. The capture operation may not be performed for CR010 set in compare mode even if a capture trigger is input.
- 5. If the register read period and the input of the capture trigger conflict when CR010 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the timer count stop and the input of the capture trigger conflict, the capture data is undefined.

Cautions 6. Changing the CR010 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.

6.3 Registers to Control 16-Bit Timer/Event Counter 00

The following seven types of registers are used to control 16-bit timer/event counter 00.

- 16-bit timer mode control register 00 (TMC00)
- Capture/compare control register 00 (CRC00)
- 16-bit timer output control register 00 (TOC00)
- Prescaler mode register 00 (PRM00)
- Port mode register 2 (PM2)
- Port register 2 (P2)
- Port mode control register 2 (PMC2)

(1) 16-bit timer mode control register 00 (TMC00)

This register sets the 16-bit timer operating mode, the 16-bit timer counter 00 (TM00) clear mode, and output timing, and detects an overflow.

TMC00 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of TMC00 to 00H.

Caution 16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 (operation stop mode) are set to a value other than 0, 0, respectively. Set TMC002 and TMC003 to 0, 0 to stop the operation.

Figure 6-5. Format of 16-Bit Timer Mode Control Register 00 (TMC00)

Address:	: FF60I	H Aft	ter rese	t: 00H	R/W			
Symbol	7	6	5	4	3	2	1	<0>
TMC00	0	0	0	0	TMC003	TMC002	TMC001	OVF00

TMC003	TMC002	TMC001	Operating mode and clear mode selection	TO00 inversion timing selection	Interrupt request generation
0	0	0	Operation stop	No change	Not generated
0	0	1	(TM00 cleared to 0)		
0	1	0	Free-running mode	Match between TM00 and CR000 or match between TM00 and CR010	< When operating as compare register > Generated on match between
0	1	1		Match between TM00 and CR000, match between TM00 and CR010 or Tl000 pin valid edge	TM00 and CR000, or match between TM00 and CR010 < When operating as capture register >
1	0	0	Clear & start occurs on valid	-	Generated on TI000 pin and
1	0	1	edge of Tl000 pin		TI010 pin valid edge
1	1	0	Clear & start occurs on match between TM00 and CR000	Match between TM00 and CR000 or match between TM00 and CR010	
1	1	1		Match between TM00 and CR000, match between TM00 and CR010 or Tl000 pin valid edge	

OVF00	Overflow detection of 16-bit timer counter 00 (TM00)
0	Overflow not detected
1	Overflow detected

Cautions 1. The timer operation must be stopped before writing to bits other than the OVF00 flag.

- 2. If the timer is stopped, timer counts and timer interrupts do not occur, even if a signal is input to the TI000/TI010 pins.
- 3. Except when Tl000 pin valid edge is selected as the count clock, stop the timer operation before setting STOP mode or system clock stop mode; otherwise the timer may malfunction when the system clock starts.
- 4. Set the valid edge of the Tl000 pin with bits 4 and 5 of prescaler mode register 00 (PRM00) after stopping the timer operation.
- 5. If the clear & start mode entered on a match between TM00 and CR000, clear & start mode at the valid edge of the Tl000 pin, or free-running mode is selected, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.
- Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of a TM00 overflow, the OVF00 flag is re-set newly and clear is disabled.
- 7. The capture operation is performed at the fall of the count clock. An interrupt request input (INTTM0n0), however, occurs at the rise of the next count clock.

Remark TM00: 16-bit timer counter 00

CR000: 16-bit timer capture/compare register 000 CR010: 16-bit timer capture/compare register 010

(2) Capture/compare control register 00 (CRC00)

This register controls the operation of the 16-bit capture/compare registers (CR000, CR010).

CRC00 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of CRC00 to 00H.

Figure 6-6. Format of Capture/Compare Control Register 00 (CRC00)

Address: FF62H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CRC00	0	0	0	0	0	CRC002	CRC001	CRC000

CRC002	CR010 operating mode selection
0	Operate as compare register
1	Operate as capture register

CRC001	CR000 capture trigger selection
0	Capture on valid edge of TI010 pin
1	Capture on valid edge of TI000 pin by reverse phase ^{Note}

CRC000	CR000 operating mode selection	
0	Operate as compare register	
1	Operate as capture register	

Note When the CRC001 bit value is 1, capture is not performed if both the rising and falling edges have been selected as the valid edges of the Tl000 pin.

Cautions 1. The timer operation must be stopped before setting CRC00.

- When the clear & start mode entered on a match between TM00 and CR000 is selected by 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.
- To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00) (refer to Figure 6-18).

(3) 16-bit timer output control register 00 (TOC00)

This register controls the operation of the 16-bit timer/event counter output controller. It sets timer output F/F set/reset, output inversion enable/disable, 16-bit timer/event counter 00 timer output enable/disable, one-shot pulse output operation enable/disable, and output trigger of one-shot pulse by software.

TOC00 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of TOC00 to 00H.

Figure 6-7. Format of 16-Bit Timer Output Control Register 00 (TOC00)

Address: FF63H After reset: 00H			R/W					
Symbol	7	<6>	<5>	4	<3>	<2>	1	<0>
TOC00	0	OSPT00	OSPE00	TOC004	LVS00	LVR00	TOC001	TOE00

OSPT00	One-shot pulse output trigger control via software	
0	No one-shot pulse output trigger	
1	One-shot pulse output trigger	

OSPE00	One-shot pulse output operation control	
0	Successive pulse output mode	
1	1 One-shot pulse output mode ^{Note}	

TOC004	Timer output F/F control using match of CR010 and TM00	
0	Disables inversion operation	
1	1 Enables inversion operation	

LVS00	LVR00	Timer output F/F status setting	
0	0	No change	
0	1	Timer output F/F reset (0)	
1	0	Timer output F/F set (1)	
1	1	Setting prohibited	

TOC001	Timer output F/F control using match of CR000 and TM00	
0	Disables inversion operation	
1	Enables inversion operation	

TOE00	Timer output control		
0	Disables output (output fixed to level 0)		
1	1 Enables output		

Note The one-shot pulse output mode operates correctly only in the free-running mode and the mode in which clear & start occurs at the Tl000 pin valid edge. In the mode in which clear & start occurs on a match between TM00 and CR000, one-shot pulse output is not possible because an overflow does not occur.

Cautions 1. Timer operation must be stopped before setting other than OSPT00.

- 2. If LVS00 and LVR00 are read, 0 is read.
- 3. OSPT00 is automatically cleared after data is set, so 0 is read.
- 4. Do not set OSPT00 to 1 other than in one-shot pulse output mode.
- 5. A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required, when OSPT00 is set to 1 successively.

Caution 6. When the TOE00 is 0, set the TOE00, LVS00, and LVR00 at the same time with the 8-bit memory manipulation instruction. When the TOE00 is 1, the LVS00 and LVR00 can be set with the 1-bit memory manipulation instruction.

(4) Prescaler mode register 00 (PRM00)

This register is used to set the 16-bit timer counter 00 (TM00) count clock and the Tl000, Tl010 pin input valid edges.

PRM00 is set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of PRM00 to 00H.

Figure 6-8. Format of Prescaler Mode Register 00 (PRM00)

Address: FF61H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
PRM00	ES110	ES100	ES010	ES000	0	0	PRM001	PRM000

ES110	ES100	TI010 pin valid edge selection	
0	0	Falling edge	
0	1	Rising edge	
1	0	etting prohibited	
1	1	Both falling and rising edges	

ES010	ES000	TI000 pin valid edge selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

PRM001	PRM000	Count clock (fsam) selection
0	0	fxp (10 MHz)
0	1	fxp/2 ² (2.5 MHz)
1	0	fxp/2 ⁸ (39.06 kHz)
1	1	TI000 pin valid edge ^{Note}

Remarks 1. fxp: Oscillation frequency of clock supplied to peripheral hardware

2. (): fxp = 10 MHz

Note The external clock requires a pulse longer than two cycles of the internal count clock (fxp).

- Cautions 1. Always set data to PRM00 after stopping the timer operation.
 - 2. If the valid edge of the Tl000 pin is to be set as the count clock, do not set the clear/start mode and the capture trigger at the valid edge of the Tl000 pin.

Cautions 3. In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.

- <1> Immediately after a system reset, if a high level is input to the Tl0n0 pin, the operation of the 16-bit timer counter 00 (TM00) is enabled
 - → If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.
- <2> If the TM00 operation is stopped while the Tl0n0 pin is high level, TM00 operation is then enabled after a low level is input to the Tl0n0 pin
 - → If the falling edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a falling edge is detected immediately after the TM00 operation is enabled.
- <3> If the TM00 operation is stopped while the Tl0n0 pin is low level, TM00 operation is then enabled after a high level is input to the Tl0n0 pin
 - → If the rising edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.
- 4. The sampling clock used to eliminate noise differs when a Tl000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is fxp, and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is not performed until the valid edge is sampled and the valid level is detected twice, thus eliminating noise with a short pulse width.
- 5. When using P21 as the input pin (TI010) of the valid edge, it cannot be used as a timer output (TO00). When using P21 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.

Remark n = 0, 1

(5) Port mode register 2 (PM2) and port mode control register 2 (PMC2)

When using the P21/TO00/TI010/ANI1/INTP0 pin for timer output, clear PM21, the output latch of P21, and PMC21 to 0.

When using the P20/TI000/TOH1/ANI0 and P21/TO00/TI010/ANI1/INTP0 pins as a timer input, set PM20 and PM21 to 1, and clear PMC20 and PMC21 to 0.

At this time, the output latches of P20 and P21 can be either 0 or 1.

PM2 and PMC2 are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets the value of PM2 to FFH, and clears the value of PMC2 to 00H.

Figure 6-9. Format of Port Mode Register 2 (PM2)

Address: FF22H After reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM2	1	1	1	1	PM23	PM22	PM21	PM20

PM2n	P2n pin I/O mode selection (n = 0 to 3)			
0	Output mode (output buffer on)			
1	Input mode (output buffer off)			

Figure 6-10. Format of Port Mode Control Register 2 (PMC2)

Address: FF84H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
PMC2	0	0	0	0	PMC23	PMC22	PMC21	PMC20

PMC2n	Specification of operation mode (n = 0 to 3)
0	Port/Alternate-function (except A/D converter) mode
1	A/D converter mode

6.4 Operation of 16-Bit Timer/Event Counter 00

6.4.1 Interval timer operation

Setting 16-bit timer mode control register 00 (TMC00) and capture/compare control register 00 (CRC00) as shown in Figure 6-11 allows operation as an interval timer.

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figure 6-11 for the set value).
- <2> Set any value to the CR000 register.
- <3> Set the count clock by using the PRM00 register.
- <4> Set the TMC00 register to start the operation (see Figure 6-11 for the set value).

Caution Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.

Remark For how to enable the INTTM000 interrupt, see CHAPTER 10 INTERRUPT FUNCTIONS.

Interrupt requests are generated repeatedly using the count value set in 16-bit timer capture/compare register 000 (CR000) beforehand as the interval.

When the count value of 16-bit timer counter 00 (TM00) matches the value set to CR000, counting continues with the TM00 value cleared to 0 and the interrupt request signal (INTTM000) is generated.


The count clock of the 16-bit timer/event counter can be selected using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00).

Figure 6-11. Control Register Settings for Interval Timer Operation


(a) 16-bit timer mode control register 00 (CRC00)



(b) Prescaler mode register 00 (PRM00)




(c) 16-bit timer mode control register 00 (TMC00)



Clears and starts on match between TM00 and CR000.

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See the description of the respective control registers for details.

Figure 6-12. Interval Timer Configuration Diagram




Note OVF00 is set to 1 only when 16-bit timer capture/compare register 000 is set to FFFFH.

Figure 6-13. Timing of Interval Timer Operation

Remark Interval time = $(N + 1) \times t$ N = 0001H to FFFFH (settable range)

When the compare register is changed during timer count operation, if the value after 16-bit timer capture/compare register 000 (CR000) is changed is smaller than that of 16-bit timer counter 00 (TM00), TM00 continues counting, overflows and then restarts counting from 0. Thus, if the value (M) after the CR000 change is smaller than that (N) before the change, it is necessary to restart the timer after changing CR000.

Figure 6-14. Timing After Change of Compare Register During Timer Count Operation (N \rightarrow M: N > M)



Remark N > X > M

6.4.2 External event counter operation

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figure 6-15 for the set value).
- <2> Set the count clock by using the PRM00 register.
- <3> Set any value to the CR000 register (0000H cannot be set).
- <4> Set the TMC00 register to start the operation (see Figure 6-15 for the set value).

Remarks 1. For the setting of the Tl000 pin, see 6.3 (5) Port mode register 2 (PM2) and port mode control register 2 (PMC2).

2. For how to enable the INTTM000 interrupt, see CHAPTER 10 INTERRUPT FUNCTIONS.

The external event counter counts the number of external clock pulses to be input to the Tl000 pin with using 16-bit timer counter 00 (TM00).

TM00 is incremented each time the valid edge specified by prescaler mode register 00 (PRM00) is input.

When the TM00 count value matches the 16-bit timer capture/compare register 000 (CR000) value, TM00 is cleared to 0 and the interrupt request signal (INTTM000) is generated.


Input a value other than 0000H to CR000. (A count operation with a pulse cannot be carried out.)

The rising edge, the falling edge, or both edges can be selected using bits 4 and 5 (ES000 and ES010) of prescaler mode register 00 (PRM00).


Because an operation is carried out only when the valid edge of the Tl000 pin is detected twice after sampling with the internal clock (fxp), noise with a short pulse width can be removed.

Figure 6-15. Control Register Settings in External Event Counter Mode (with Rising Edge Specified)


(a) Capture/compare control register 00 (CRC00)



(b) Prescaler mode register 00 (PRM00)



(c) 16-bit timer mode control register 00 (TMC00)



Clears and starts on match between TM00 and CR000.

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the external event counter. See the description of the respective control registers for details.

Internal bus

16-bit timer capture/compare register 000 (CR000)

Match
Clear

Noise eliminator

16-bit timer counter 00 (TM00)

Valid edge of TI000

Valid edge of TI000


OVF00^{Note}

Figure 6-16. External Event Counter Configuration Diagram

Note OVF00 is 1 only when 16-bit timer capture/compare register 000 is set to FFFFH.

Figure 6-17. External Event Counter Operation Timing (with Rising Edge Specified)

(1) INTTM000 generation timing immediately after operation starts Counting is started after a valid edge is detected twice.



Caution When reading the external event counter count value, TM00 should be read.

INTTM000

6.4.3 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI000 pin and TI010 pin using 16-bit timer counter 00 (TM00).

There are two measurement methods: measuring with TM00 used in free-running mode, and measuring by restarting the timer in synchronization with the edge of the signal input to the Tl000 pin.

When an interrupt occurs, necessary pulse width is calculable by reading the value of the capture register.

The capture operation is not performed until the signal pulse width is sampled in the count clock cycle selected by prescaler mode register 00 (PRM00) and the valid level of the Tl000 or Tl010 pin is detected twice, thus eliminating noise with a short pulse width (see **Figures 6-18**).




Figure 6-18. CR010 Capture Operation with Rising Edge Specified

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figures 6-19, 6-22, 6-24, and 6-26 for the set value).
- <2> Set the count clock by using the PRM00 register.
- <3> Set the TMC00 register to start the operation (see Figures 6-19, 6-22, 6-24, and 6-26 for the set value).

Caution To use two capture registers, set the TI000 and TI010 pins.

- Remarks 1. For the setting of the Tl000 (or Tl010) pin, see 6.3 (5) Port mode register 2 (PM2) and port mode control register 2 (PMC2).
 - 2. For how to enable the INTTM000 (or INTTM010) interrupt, see CHAPTER 10 INTERRUPT FUNCTIONS.

(1) Pulse width measurement with free-running counter and one capture register

Specify both the rising and falling edges as the valid edges of the TI000 pin, by using bits 4 and 5 (ES000 and ES010) of PRM00.


When 16-bit timer counter 00 (TM00) is operated in free-running mode, and the valid edge specified by PRM00 is input, the value of TM00 is taken into 16-bit timer capture/compare register 010 (CR010) and an external interrupt request signal (INTTM010) is set.

Sampling is performed using the count clock selected by PRM00, and a capture operation is only performed when a valid level of the Tl000 pin is detected twice, thus eliminating noise with a short pulse width.


Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.

Figure 6-19. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register (When TI000 and CR010 Are Used)


(a) Capture/compare control register 00 (CRC00)



(b) Prescaler mode register 00 (PRM00)




(c) 16-bit timer mode control register 00 (TMC00)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

Figure 6-20. Configuration Diagram for Pulse Width Measurement by Free-Running Counter






Figure 6-21. Timing of Pulse Width Measurement Operation by Free-Running Counter and One Capture Register (with Both Edges Specified)

Note The carry flag is set to 1. Ignore this setting.

(2) Measurement of two pulse widths with free-running counter

When 16-bit timer counter 00 (TM00) is operated in free-running mode, it is possible to simultaneously measure the pulse widths of the two signals input to the TI000 pin and the TI010 pin.

Specify both the rising and falling edges as the valid edges of the Tl000 and Tl010 pins, by using bits 4 and 5 (ES000 and ES010) and bits 6 and 7 (ES100 and ES110) of PRM00.

When the valid edge specified by bits 4 and 5 (ES000 and ES010) of prescaler mode register 00 (PRM00) is input to the TI000 pin, the value of TM00 is taken into 16-bit timer capture/compare register 010 (CR010) and an interrupt request signal (INTTM010) is set.


Also, when the valid edge specified by bits 6 and 7 (ES100 and ES110) of PRM00 is input to the Tl010 pin, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR000) and an interrupt request signal (INTTM000) is set.

Sampling is performed using the count clock cycle selected by prescaler mode register 00 (PRM00), and a capture operation is only performed when a valid level of the Tl000 or Tl010 pin is detected twice, thus eliminating noise with a short pulse width.


Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.

Figure 6-22. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter


(a) Capture/compare control register 00 (CRC00)



(b) Prescaler mode register 00 (PRM00)



(c) 16-bit timer mode control register 00 (TMC00)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.




Figure 6-23. Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified)

Note The carry flag is set to 1. Ignore this setting.

(3) Pulse width measurement with free-running counter and two capture registers

When 16-bit timer counter 00 (TM00) is operated in free-running mode, it is possible to measure the pulse width of the signal input to the Tl000 pin.

Specify both the rising and falling edges as the valid edges of the Tl000 pin, by using bits 4 and 5 (ES000 and ES010) of PRM00.

When the rising or falling edge specified by bits 4 and 5 (ES000 and ES010) of prescaler mode register 00 (PRM00) is input to the TI000 pin, the value of TM00 is taken into 16-bit timer capture/compare register 010 (CR010) and an interrupt request signal (INTTM010) is set.


Also, when the inverse edge to that of the capture operation is input into CR010, the value of TM00 is taken into 16-bit timer capture/compare register 000 (CR000).

Sampling is performed using the count clock cycle selected by prescaler mode register 00 (PRM00), and a capture operation is only performed when a valid level of the Tl000 pin is detected twice, thus eliminating noise with a short pulse width.


Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.

Figure 6-24. Control Register Settings for Pulse Width Measurement with Free-Running Counter and
Two Capture Registers (with Rising Edge Specified)


(a) Capture/compare control register 00 (CRC00)



(b) Prescaler mode register 00 (PRM00)



(c) 16-bit timer mode control register 00 (TMC00)



Note If the valid edge of Tl000 is specified to be both the rising and falling edges, 16-bit timer capture/compare register 000 (CR000) cannot perform the capture operation. When the CRC001 bit value is 1, the TM00 count value is not captured in the CR000 register when a valid edge of the Tl010 pin is detected, but the input from the Tl010 pin can be used as an external interrupt source because INTTM000 is generated at that timing.

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

Figure 6-25. Timing of Pulse Width Measurement Operation by Free-Running Counter and Two Capture Registers (with Rising Edge Specified)

Note The carry flag is set to 1. Ignore this setting.

(4) Pulse width measurement by means of restart

Specify both the rising and falling edges as the valid edges of the Tl000 pin, by using bits 4 and 5 (ES000 and ES010) of PRM00.

When input of a valid edge to the TI000 pin is detected, the count value of 16-bit timer/counter 00 (TM00) is taken into 16-bit timer capture/compare register 010 (CR010), and then the pulse width of the signal input to the TI000 pin is measured by clearing TM00 and restarting the count.

The edge specification can be selected from two types, rising or falling edges, by bits 4 and 5 (ES000 and ES010) of prescaler mode register 00 (PRM00)

Sampling is performed at the interval selected by prescaler mode register 00 (PRM00) and a capture operation is only performed when a valid level of the Tl000 pin is detected twice, thus eliminating noise with a short pulse width.

Caution The measurable pulse width in this operation example is up to 1 cycle of the timer counter.

Figure 6-26. Control Register Settings for Pulse Width Measurement by Means of Restart (with Rising Edge Specified) (1/2)

(a) Capture/compare control register 00 (CRC00)






Figure 6-26. Control Register Settings for Pulse Width Measurement by Means of Restart (with Rising Edge Specified) (2/2)

(b) Prescaler mode register 00 (PRM00)




(c) 16-bit timer mode control register 00 (TMC00)



Clears and starts at valid edge of Tl000 pin.

Note If the valid edge of Tl000 is specified to be both the rising and falling edges, 16-bit timer capture/compare register 000 (CR000) cannot perform the capture operation.

Figure 6-27. Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)



6.4.4 Square-wave output operation

Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM00 register.
- <2> Set the CRC00 register (see Figure 6-28 for the set value).
- <3> Set the TOC00 register (see Figure 6-28 for the set value).
- <4> Set any value to the CR000 register (0000H cannot be set).
- <5> Set the TMC00 register to start the operation (see Figure 6-28 for the set value).

Caution Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.


- Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 2 (PM2) and port mode control register 2 (PMC2).
 - 2. For how to enable the INTTM000 interrupt, see CHAPTER 10 INTERRUPT FUNCTIONS.

A square wave with any selected frequency can be output at intervals determined by the count value preset to 16-bit timer capture/compare register 000 (CR000).

The TO00 pin output status is reversed at intervals determined by the count value preset to CR000 + 1 by setting bit 0 (TOE00) and bit 1 (TOC001) of 16-bit timer output control register 00 (TOC00) to 1. This enables a square wave with any selected frequency to be output.

Figure 6-28. Control Register Settings in Square-Wave Output Mode (1/2)

(a) Prescaler mode register 00 (PRM00)



(b) Capture/compare control register 00 (CRC00)






Figure 6-28. Control Register Settings in Square-Wave Output Mode (2/2)

(c) 16-bit timer output control register 00 (TOC00)



(d) 16-bit timer mode control register 00 (TMC00)



Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with square-wave output. See the description of the respective control registers for details.




Figure 6-29. Square-Wave Output Operation Timing

INTTM000

TO00 pin output

6.4.5 PPG output operations

Setting 16-bit timer mode control register 00 (TMC00) and capture/compare control register 00 (CRC00) as shown in Figure 6-30 allows operation as PPG (Programmable Pulse Generator) output.

Setting

The basic operation setting procedure is as follows.

- <1> Set the CRC00 register (see Figure 6-30 for the set value).
- <2> Set any value to the CR000 register as the cycle.
- <3> Set any value to the CR010 register as the duty factor.
- <4> Set the TOC00 register (see Figure 6-30 for the set value).
- <5> Set the count clock by using the PRM00 register.
- <6> Set the TMC00 register to start the operation (see Figure 6-30 for the set value).


Caution Changing the CRC0n0 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.

- Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 2 (PM2) and port mode control register 2 (PMC2).
 - 2. For how to enable the INTTM000 interrupt, see CHAPTER 10 INTERRUPT FUNCTIONS.
 - **3.** n = 0 or 1


In the PPG output operation, rectangular waves are output from the TO00 pin with the pulse width and the cycle that correspond to the count values preset in 16-bit timer capture/compare register 010 (CR010) and in 16-bit timer capture/compare register 000 (CR000), respectively.

Figure 6-30. Control Register Settings for PPG Output Operation


(a) Capture/compare control register 00 (CRC00)




(b) 16-bit timer output control register 00 (TOC00)



(c) Prescaler mode register 00 (PRM00)



(d) 16-bit timer mode control register 00 (TMC00)




Cautions 1. Values in the following range should be set in CR000 and CR010: $0000H < CR010 < CR000 \le FFFFH$


2. The cycle of the pulse generated through PPG output (CR000 setting value + 1) has a duty of (CR010 setting value + 1)/(CR000 setting value + 1).

Remark ×: Don't care

16-bit timer capture/compare register 000 (CR000) fxp Selector $f_{XP}/2^2$ 16-bit timer counter 00 Clear fxp/28 circuit (TM00) Noise TI000/ANI0/ © Output controller eliminator TOH1/P20 TO00/TI010/ANI1/ fxp INTP0/P21 16-bit timer capture/compare register 010 (CR010)

Figure 6-31. Configuration Diagram of PPG Output





Remark $0000H < M < N \le FFFFH$

6.4.6 One-shot pulse output operation

16-bit timer/event counter 00 can output a one-shot pulse in synchronization with a software trigger or an external trigger (TI000 pin input).

Setting

The basic operation setting procedure is as follows.

- <1> Set the count clock by using the PRM00 register.
- <2> Set the CRC00 register (see Figures 6-33 and 6-35 for the set value).
- <3> Set the TOC00 register (see Figures 6-33 and 6-35 for the set value).
- <4> Set any value to the CR000 and CR010 registers (0000H cannot be set).
- <5> Set the TMC00 register to start the operation (see Figures 6-33 and 6-35 for the set value).
- Remarks 1. For the setting of the TO00 pin, see 6.3 (5) Port mode register 2 (PM2) and port mode control register 2 (PMC2).
 - 2. For how to enable the INTTM000 (if necessary, INTTM010) interrupt, see **CHAPTER 10** INTERRUPT FUNCTIONS.

(1) One-shot pulse output with software trigger

A one-shot pulse can be output from the TO00 pin by setting 16-bit timer mode control register 00 (TMC00), capture/compare control register 00 (CRC00), and 16-bit timer output control register 00 (TOC00) as shown in Figure 6-33, and by setting bit 6 (OSPT00) of the TOC00 register to 1 by software.

By setting the OSPT00 bit to 1, 16-bit timer/event counter 00 is cleared and started, and its output becomes active at the count value (N) set in advance to 16-bit timer capture/compare register 010 (CR010). After that, the output becomes inactive at the count value (M) set in advance to 16-bit timer capture/compare register 000 (CR000)^{Note}.


Even after the one-shot pulse has been output, the TM00 register continues its operation. To stop the TM00 register, the TMC003 and TMC002 bits of the TMC00 register must be cleared to 00.

Note The case where N < M is described here. When N > M, the output becomes active with the CR000 register and inactive with the CR010 register. Do not set N to M.


- Cautions 1. Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
 - 2. When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the Tl000 pin or its alternate-function port pin.Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.

Figure 6-33. Control Register Settings for One-Shot Pulse Output with Software Trigger


(a) Prescaler mode register 00 (PRM00)




(b) Capture/compare control register 00 (CRC00)



(c) 16-bit timer output control register 00 (TOC00)



(d) 16-bit timer mode control register 00 (TMC00)



Caution Do not set 0000H to the CR000 and CR010 registers.




Figure 6-34. Timing of One-Shot Pulse Output Operation with Software Trigger

Caution 16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC003 and TMC002 bits.

Remark N < M

(2) One-shot pulse output with external trigger

A one-shot pulse can be output from the TO00 pin by setting 16-bit timer mode control register 00 (TMC00), capture/compare control register 00 (CRC00), and 16-bit timer output control register 00 (TOC00) as shown in Figure 6-35, and by using the valid edge of the Tl000 pin as an external trigger.

The valid edge of the Tl000 pin is specified by bits 4 and 5 (ES000, ES010) of prescaler mode register 00 (PRM00). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TI000 pin is detected, the 16-bit timer/event counter is cleared and started, and the output becomes active at the count value set in advance to 16-bit timer capture/compare register 010 (CR010). After that, the output becomes inactive at the count value set in advance to 16-bit timer capture/compare register 000 (CR000)^{Note}.


Note The case where N < M is described here. When N > M, the output becomes active with the CR000 register and inactive with the CR010 register. Do not set N to M.

Caution Do not input the external trigger again while the one-shot pulse is output.


To output the one-shot pulse again, wait until the current one-shot pulse output is completed.

Figure 6-35. Control Register Settings for One-Shot Pulse Output with External Trigger (with Rising Edge Specified)


(a) Prescaler mode register 00 (PRM00)




(b) Capture/compare control register 00 (CRC00)



(c) 16-bit timer output control register 00 (TOC00)




(d) 16-bit timer mode control register 00 (TMC00)



Caution Do not set 0000H to the CR000 and CR010 registers.

Figure 6-36. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)



Caution 16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC002 and TMC003 bits.


Remark N < M

6.5 Cautions Related to 16-Bit Timer/Event Counter 00

(1) Timer start errors

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 00 (TM00) is started asynchronously to the count clock.

Figure 6-37. Start Timing of 16-Bit Timer Counter 00 (TM00)



(2) 16-bit timer counter 00 (TM00) operation

- <1> 16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 (operation stop mode) are set to a value other than 0, 0, respectively. Set TMC002 and TMC003 to 0, 0 to stop the operation.
- <2> Even if TM00 is read, the value is not captured by 16-bit timer capture/compare register 010 (CR010).
- <3> When TM00 is read, count misses do not occur, since the input of the count clock is temporarily stopped and then resumed after the read.
- <4> If the timer is stopped, timer counts and timer interrupts do not occur, even if a signal is input to the TI000/TI010 pins.

(3) Setting of 16-bit timer capture/compare registers 000, 010 (CR000, CR010)

- <1> Set 16-bit timer capture/compare register 000 (CR000) to other than 0000H in the clear & start mode entered on match between TM00 and CR000. This means a 1-pulse count operation cannot be performed when this register is used as an external event counter.
- <2> When the clear & start mode entered on a match between TM00 and CR000 is selected, CR000 should not be specified as a capture register.
- <3> In the free-running mode and in the clear & start mode using the valid edge of the Tl000 pin, if CR0n0 is set to 0000H, an interrupt request (INTTM0n0) is generated when CR0n0 changes from 0000H to 0001H following overflow (FFFFH).
- <4> If the new value of CR0n0 is less than the value of TM00, TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR0n0 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR0n0 is changed.

(4) Capture register data retention

The values of 16-bit timer capture/compare registers 0n0 (CR0n0) after 16-bit timer/event counter 00 has stopped are not guaranteed.

Remark n = 0, 1

(5) Setting of 16-bit timer mode control register 00 (TMC00)

The timer operation must be stopped before writing to bits other than the OVF00 flag.

(6) Setting of capture/compare control register 00 (CRC00)

The timer operation must be stopped before setting CRC00.

(7) Setting of 16-bit timer output control register 00 (TOC00)

- <1> Timer operation must be stopped before setting other than OSPT00.
- <2> If LVS00 and LVR00 are read, 0 is read.
- <3> OSPT00 is automatically cleared after data is set, so 0 is read.
- <4> Do not set OSPT00 to 1 other than in one-shot pulse output mode.
- <5> A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required, when OSPT00 is set to 1 successively.

(8) Setting of prescaler mode register 00 (PRM00)

Always set data to PRM00 after stopping the timer operation.

(9) Valid edge setting

Set the valid edge of the TI000 pin with bits 4 and 5 (ES000 and ES010) of prescaler mode register 00 (PRM00) after stopping the timer operation.

(10) One-shot pulse output

One-shot pulse output normally operates only in the free-running mode or in the clear & start mode at the valid edge of the Tl000 pin. Because an overflow does not occur in the clear & start mode on a match between TM00 and CR000, one-shot pulse output is not possible.

(11) One-shot pulse output by software

- <1> Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
- <2> When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the TI000 pin or its alternate function port pin.
 - Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl000 pin or its alternate function port pin, resulting in the output of a pulse at an undesired timing.

<3> Do not set the 16-bit timer capture/compare registers 000 and 010 (CR000 and CR010) to 0000H.

(12) One-shot pulse output with external trigger

- <1> Do not input the external trigger again while the one-shot pulse is output.

 To output the one-shot pulse again, wait until the current one-shot pulse output is completed.
- <2> Do not set the 16-bit timer capture/compare registers 000 and 010 (CR000 and CR010) to 0000H.

(13) Operation of OVF00 flag

<1> The OVF00 flag is also set to 1 in the following case.

Either of the clear & start mode entered on a match between TM00 and CR000, clear & start at the valid edge of the Tl000 pin, or free-running mode is selected.

CR000 is set to FFFFH.

When TM00 is counted up from FFFFH to 0000H.

CR000 FFFFH

TM00 FFFEH X FFFFH X 0000H X 0001H X

OVF00

INTTM000

Figure 6-38. Operation Timing of OVF00 Flag

<2> Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of a TM00 overflow, the OVF00 flag is reset newly and clear is disabled.

(14) Conflicting operations

If the register read period and the input of the capture trigger conflict when CR000/CR010 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the count stop of the timer and the input of the capture trigger conflict, the captured data is undefined.




Figure 6-39. Capture Register Data Retention Timing

(15) Capture operation

- <1> If the valid edge of the Tl000 pin is to be set as the count clock, do not set the clear/start mode and the capture trigger at the valid edge of the Tl000 pin.
- <2> When the CRC001 bit value is 1, capture is not performed in the CR000 register if both the rising and falling edges have been selected as the valid edges of the Tl000 pin.
- <3> When the CRC001 bit value is 1, the TM00 count value is not captured in the CR000 register when a valid edge of the Tl010 pin is detected, but the input from the Tl010 pin can be used as an external interrupt source because INTTM000 is generated at that timing.
- <4> To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00).
- <5> The capture operation is performed at the fall of the count clock. A interrupt request input (INTTM0n0), however, occurs at the rise of the next count clock.
- <6> To use two capture registers, set the TI000 and TI010 pins.

Remark n = 0, 1

(16) Compare operation

The capture operation may not be performed for CR0n0 set in compare mode even if a capture trigger is input.

Remark n = 0, 1

(17) Changing compare register during timer operation

<1> With the 16-bit timer capture/compare register 0n0 (CR0n0) used as a compare register, when changing CR0n0 around the timing of a match between 16-bit timer counter 00 (TM00) and 16-bit timer capture/compare register 0n0 (CR0n0) during timer counting, the change timing may conflict with the timing of the match, so the operation is not guaranteed in such cases. To change CR0n0 during timer counting, INTTM000 interrupt servicing performs the following operation.

<Changing cycle (CR000)>

- 1. Disable the timer output inversion operation at the match between TM00 and CR000 (TOC001 = 0).
- 2. Disable the INTTM000 interrupt (TMMK000 = 1).
- 3. Rewrite CR000.
- 4. Wait for 1 cycle of the TM00 count clock.
- 5. Enable the timer output inversion operation at the match between TM00 and CR000 (TOC001 = 1).
- 6. Clear the interrupt request flag of INTTM000 (TMIF000 = 0).
- 7. Enable the INTTM000 interrupt (TMMK000 = 0).
- <Changing duty (CR010)>
- 1. Disable the timer output inversion operation at the match between TM00 and CR010 (TOC004 = 0).
- 2. Disable the INTTM000 interrupt (TMMK000 = 1).
- 3. Rewrite CR010.
- 4. Wait for 1 cycle of the TM00 count clock.
- 5. Enable the timer output inversion operation at the match between TM00 and CR010 (TOC004 = 1).
- 6. Clear the interrupt request flag of INTTM000 (TMIF000 = 0).
- 7. Enable the INTTM000 interrupt (TMMK000 = 0).

While interrupts and timer output inversion are disabled (1 to 4 above), timer counting is continued. If the value to be set in CR0n0 is small, the value of TM00 may exceed CR0n0. Therefore, set the value, considering the time lapse of the timer clock and CPU after an INTTM000 interrupt has been generated.

Remark n = 0 or 1

<2> If CR010 is changed during timer counting without performing processing <1> above, the value in CR010 may be rewritten twice or more, causing an inversion of the output level of the TO00 pin at each rewrite.

(18) Edge detection

- <1> In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.
 - (a) Immediately after a system reset, if a high level is input to the TI0n0 pin, the operation of the 16-bit timer counter 00 (TM00) is enabled
 - → If the rising edge or both rising and falling edges are specified as the valid edge of the Tl0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.
 - (b) If the TM00 operation is stopped while the Tl0n0 pin is high level, TM00 operation is then enabled after a low level is input to the Tl0n0 pin
 - → If the falling edge or both rising and falling edges are specified as the valid edge of the Tl0n0 pin, a falling edge is detected immediately after the TM00 operation is enabled.
 - (c) When the TM00 operation is stopped while the Tl0n0 pin is low level, TM00 operation is then enabled after a high level is input to the Tl0n0 pin
 - → If the rising edge or both rising and falling edges are specified as the valid edge, of the Tl0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.

Remark n = 0, 1

<2> The sampling clock used to remove noise differs when a Tl000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is fxp, and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is not performed until the valid edge is sampled and the valid level is detected twice, thus eliminating, noise with a short pulse width.

(19) External event counter

- <1> The timing of the count start is after two valid edge detections.
- <2> When reading the external event counter count value, TM00 should be read.

(20) PPG output

- <1> Values in the following range should be set in CR000 and CR010: 0000H < CR010 < CR000 ≤ FFFFH</p>
- <2> The cycle of the pulse generated through PPG output (CR000 setting value + 1) has a duty of (CR010 setting value + 1)/(CR000 setting value + 1).

(21) STOP mode or system clock stop mode setting


Except when Tl000 pin valid edge is selected as the count clock, stop the timer operation before setting STOP mode or system clock stop mode; otherwise the timer may malfunction when the system clock starts.

(22) P21/TI010/TO00 pin

When using P21 as the input pin (TI010) of the valid edge, it cannot be used as a timer output pin (TO00). When using P21 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.

(23) External clock limitation

- <1> When using an input pulse of the Tl000 pin as a count clock (external trigger), be sure to input the pulse width which satisfies the AC characteristics. For the AC characteristics, refer to **CHAPTER 19 ELECTRICAL SPECIFICATIONS**.
- <2> When an external waveform is input to 16-bit timer/event counter 00, it is sampled by the noise limiter circuit and thus an error occurs on the timing to become valid inside the device.



Remark The count clock (f_{sam}) can be selected using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00).

CHAPTER 7 8-BIT TIMER H1

7.1 Functions of 8-Bit Timer H1

8-bit timer H1 has the following functions.

- Interval timer
- PWM output mode
- Square-wave output

7.2 Configuration of 8-Bit Timer H1

8-bit timer H1 consists of the following hardware.

Table 7-1. Configuration of 8-Bit Timer H1

Item	Configuration	
Timer register	8-bit timer counter H1	
Registers	8-bit timer H compare register 01 (CMP01) 8-bit timer H compare register 11 (CMP11)	
Timer output	TOH1	
Control registers	8-bit timer H mode register 1 (TMHMD1) Port mode register 2 (PM2) Port register 2 (P2) Port mode control register 2 (PMC2)	

Figure 7-1 shows a block diagram.

Internal bus 8-bit timer H mode register 1 (TMHMD1) 8-bit timer H 8-bit timer H TMHE1 CKS12 CKS11 CKS10 TMMD11 TMMD10 TOLEV1 TOEN1 compare register 11 (CMP11) compare register 01 (CMP01) ′3 2 Decoder Selector Outpi (F F/F Match Interrupt Output Level generator controller inversion R f_{XP} $f_{XP}/2^2$ Selector $f_{XP}/2^4$ 8-bit timer $f_{XP}/2^{6}$ $f_{XP}/2^{12}$ counter H1 Clear $f_{\text{RL}}/2^7$ PWM mode signal Timer H enable signal


Figure 7-1. Block Diagram of 8-Bit Timer H1

(1) 8-bit timer H compare register 01 (CMP01)

This register can be read or written by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-2. Format of 8-Bit Timer H Compare Register 01 (CMP01)




Caution CMP01 cannot be rewritten during timer count operation.

(2) 8-bit timer H compare register 11 (CMP11)

This register can be read or written by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-3. Format of 8-Bit Timer H Compare Register 11 (CMP11)



CMP11 can be rewritten during timer count operation.

If the CMP11 value is rewritten during timer operation, the compare value after the rewrite takes effect at the timing at which the count value and the compare value before the rewrite match. If the timing at which the count value and compare value match conflicts with the timing of the writing from the CPU to CMP11, the compare value after the rewrite takes effect at the timing at which the next count value and the compare value before the rewrite match.

Caution In the PWM output mode, be sure to set CMP11 when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).

7.3 Registers Controlling 8-Bit Timer H1

The following four registers are used to control 8-Bit Timer H1.

- 8-bit timer H mode register 1 (TMHMD1)
- Port mode register 2 (PM2)
- Port register 2 (P2)
- Port mode control register 2 (PMC2)

(1) 8-bit timer H mode register 1 (TMHMD1)

This register controls the mode of timer H.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-4. Format of 8-Bit Timer H Mode Register 1 (TMHMD1)

Address: FF70H After reset: 00H R/W

Symbol TMHMD1

<7>	6	5	4	3	2	<1>	<0>
TMHE1	CKS12	CKS11	CKS10	TMMD11	TMMD10	TOLEV1	TOEN1

TMHE1 Timer operation enable	
0 Stop timer count operation (counter is cleared to 0)	
1	Enable timer count operation (count operation started by inputting clock)

CKS12	CKS11	CKS10		Count clock (fcnt) selection
0	0	0	fxp	(10 MHz)
0	0	1	f _{XP} /2 ²	(2.5 MHz)
0	1	0	f _{XP} /2 ⁴	(625 kHz)
0	1	1	f _{XP} /2 ⁶	(156.25 kHz)
1	0	0	fxp/2 ¹²	(2.44 kHz)
1	0	1	frL/2 ⁷	(1.88 kHz (TYP.))
Othe	Other than above		Setting	prohibited

TMMD11	TMMD10	Timer operation mode	
0	0	Interval timer mode	
1	0	PWM output mode	
Other than above		Setting prohibited	

TOLEV1	Timer output level control (in default mode)
0	Low level
1	High level

TOEN1	Timer output control	
0	Disable output	
1	Enable output	

Cautions 1. When TMHE1 = 1, setting the other bits of the TMHMD1 register is prohibited.

2. In the PWM output mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).

Remarks 1. fxp: Oscillation frequency of clock to peripheral hardware

- 2. fr.: Low-speed internal oscillation clock oscillation frequency
- 3. Figures in parentheses apply to operation at $f_{XP} = 10$ MHz, $f_{RL} = 240$ kHz (TYP.).

(2) Port mode register 2 (PM2) and port mode control register 2 (PMC2)

When using the P20/TOH1/TI000/ANI0 pin for timer output, clear PM20, the output latch of P20, and PMC20 to 0. PM2 and PMC2 can be set by a 1-bit or 8-bit memory manipulation instruction.


Reset signal generation sets PM2 to FFH, and clears PMC2 to 00H.

Figure 7-5. Format of Port Mode Register 2 (PM2)

Address: FF22H After reset: FFH		H R/W						
Symbol	7	6	5	4	3	2	1	0
PM2	1	1	1	1	PM23	PM22	PM21	PM20

PM2n	P2n pin I/O mode selection (n = 0 to 3)	
0	Output mode (output buffer on)	
1	Input mode (output buffer off)	

Figure 7-6. Format of Port Mode Control Register 2 (PMC2)



PMC2n	Specification of operation mode (n = 0 to 3)	
0	Port/Alternate-function (except A/D converter) mode	
1	A/D converter mode	

7.4 Operation of 8-Bit Timer H1

7.4.1 Operation as interval timer/square-wave output

When 8-bit timer counter H1 and compare register 01 (CMP01) match, an interrupt request signal (INTTMH1) is generated and 8-bit timer counter H1 is cleared to 00H.

Compare register 11 (CMP11) is not used in interval timer mode. Since a match of 8-bit timer counter H1 and the CMP11 register is not detected even if the CMP11 register is set, timer output is not affected.

By setting bit 0 (TOEN1) of timer H mode register 1 (TMHMD1) to 1, a square wave of any frequency (duty = 50%) is output from TOH1.


(1) Usage

Generates the INTTMH1 signal repeatedly at the same interval.

<1> Set each register.

Figure 7-7. Register Setting During Interval Timer/Square-Wave Output Operation

(i) Setting timer H mode register 1 (TMHMD1)



(ii) CMP01 register setting

- Compare value (N)
- <2> Count operation starts when TMHE1 = 1.
- <3> When the values of 8-bit timer counter H1 and the CMP01 register match, the INTTMH1 signal is generated and 8-bit timer counter H1 is cleared to 00H.

Interval time =
$$(N + 1)/f_{CNT}$$

<4> Subsequently, the INTTMH1 signal is generated at the same interval. To stop the count operation, clear TMHE1 to 0.

(2) Timing chart

The timing of the interval timer/square-wave output operation is shown below.





Figure 7-8. Timing of Interval Timer/Square-Wave Output Operation (1/2)

- <1> The count operation is enabled by setting the TMHE1 bit to 1. The count clock starts counting no more than 1 clock after the operation is enabled.
- <2> When the values of 8-bit timer counter H1 and the CMP01 register match, the value of 8-bit timer counter H1 is cleared, the TOH1 output level is inverted, and the INTTMH1 signal is output.
- <3> The INTTMH1 signal and TOH1 output become inactive by clearing the TMHE1 bit to 0 during timer H1 operation. If these are inactive from the first, the level is retained.


Remark $01H \le N \le FEH$

Figure 7-8. Timing of Interval Timer/Square-Wave Output Operation (2/2)

(b) Operation when CMP01 = FFH



(c) Operation when CMP01 = 00H



7.4.2 Operation as PWM output mode

In PWM output mode, a pulse with an arbitrary duty and arbitrary cycle can be output.

8-bit timer compare register 01 (CMP01) controls the cycle of timer output (TOH1). Rewriting the CMP01 register during timer operation is prohibited.

8-bit timer compare register 11 (CMP11) controls the duty of timer output (TOH1). Rewriting the CMP11 register during timer operation is possible.

The operation in PWM output mode is as follows.

TOH1 output becomes active and 8-bit timer counter H1 is cleared to 0 when 8-bit timer counter H1 and the CMP01 register match after the timer count is started. TOH1 output becomes inactive when 8-bit timer counter H1 and the CMP11 register match.


(1) Usage

In PWM output mode, a pulse for which an arbitrary duty and arbitrary cycle can be set is output.

<1> Set each register.

Figure 7-9. Register Setting in PWM Output Mode

(i) Setting timer H mode register 1 (TMHMD1)



(ii) Setting CMP01 register

· Compare value (N): Cycle setting

(iii) Setting CMP11 register

• Compare value (M): Duty setting

Remark $00H \le CMP11 (M) < CMP01 (N) \le FFH$

- <2> The count operation starts when TMHE1 = 1.
- <3> The CMP01 register is the compare register that is to be compared first after count operation is enabled. When the values of 8-bit timer counter H1 and the CMP01 register match, 8-bit timer counter H1 is cleared, an interrupt request signal (INTTMH1) is generated, and TOH1 output becomes active. At the same time, the compare register to be compared with 8-bit timer counter H1 is changed from the CMP01 register to the CMP11 register.

- <4> When 8-bit timer counter H1 and the CMP11 register match, TOH1 output becomes inactive and the compare register to be compared with 8-bit timer counter H1 is changed from the CMP11 register to the CMP01 register. At this time, 8-bit timer counter H1 is not cleared and the INTTMH1 signal is not generated.
- <5> By performing procedures <3> and <4> repeatedly, a pulse with an arbitrary duty can be obtained.
- <6> To stop the count operation, set TMHE1 = 0.

If the setting value of the CMP01 register is N, the setting value of the CMP11 register is M, and the count clock frequency is fcNT, the PWM pulse output cycle and duty are as follows.

```
PWM pulse output cycle = (N+1)/f_{CNT}
Duty = Active width : Total width of PWM = (M+1) : (N+1)
```

- Cautions 1. In PWM output mode, the setting value for the CMP11 register can be changed during timer count operation. However, three operation clocks (signal selected using the CKS12 to CKS10 bits of the TMHMD1 register) or more are required to transfer the register value after rewriting the CMP11 register value.
 - 2. Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).

(2) Timing chart


The operation timing in PWM output mode is shown below.

Caution Make sure that the CMP11 register setting value (M) and CMP01 register setting value (N) are within the following range.

 $00H \le CMP11 (M) < CMP01 (N) \le FFH$

Figure 7-10. Operation Timing in PWM Output Mode (1/4)


(a) Basic operation (00H < CMP11 < CMP01 < FFH)



- <1> The count operation is enabled by setting the TMHE1 bit to 1. Start 8-bit timer counter H1 by masking one count clock to count up. At this time, TOH1 output remains inactive (when TOLEV1 = 0).
- <2> When the values of 8-bit timer counter H1 and the CMP01 register match, the TOH1 output level is inverted, the value of 8-bit timer counter H1 is cleared, and the INTTMH1 signal is output.
- <3> When the values of 8-bit timer counter H1 and the CMP11 register match, the level of the TOH1 output is returned. At this time, the 8-bit timer counter value is not cleared and the INTTMH1 signal is not output.
- <4> Clearing the TMHE1 bit to 0 during timer H1 operation makes the INTTMH1 signal and TOH1 output inactive.

Figure 7-10. Operation Timing in PWM Output Mode (2/4)

(b) Operation when CMP01 = FFH, CMP11 = 00H



(c) Operation when CMP01 = FFH, CMP11 = FEH




Figure 7-10. Operation Timing in PWM Output Mode (3/4)

(d) Operation when CMP01 = 01H, CMP11 = 00H





Figure 7-10. Operation Timing in PWM Output Mode (4/4)

(e) Operation by changing CMP11 (CMP11 = 02H \rightarrow 03H, CMP01 = A5H)



- <1> The count operation is enabled by setting TMHE1 = 1. Start 8-bit timer counter H1 by masking one count clock to count up. At this time, the TOH1 output remains inactive (when TOLEV1 = 0).
- <2> The CMP11 register value can be changed during timer counter operation. This operation is asynchronous to the count clock.
- <3> When the values of 8-bit timer counter H1 and the CMP01 register match, the value of 8-bit timer counter H1 is cleared, the TOH1 output becomes active, and the INTTMH1 signal is output.
- <4> If the CMP11 register value is changed, the value is latched and not transferred to the register. When the values of 8-bit timer counter H1 and the CMP11 register before the change match, the value is transferred to the CMP11 register and the CMP11 register value is changed (<2>').
 - However, three count clocks or more are required from when the CMP11 register value is changed to when the value is transferred to the register. If a match signal is generated within three count clocks, the changed value cannot be transferred to the register.
- <5> When the values of 8-bit timer counter H1 and the CMP11 register after the change match, the TOH1 output becomes inactive. 8-bit timer counter H1 is not cleared and the INTTMH1 signal is not generated.
- <6> Clearing the TMHE1 bit to 0 during timer H1 operation makes the INTTMH1 signal and TOH1 output inactive.

CHAPTER 8 WATCHDOG TIMER

8.1 Functions of Watchdog Timer

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of RESF, see **CHAPTER 12 RESET FUNCTION**.

Table 8-1. Loop Detection Time of Watchdog Timer

Loop Detection Time				
During Low-Speed Internal oscillation Clock Operation	During System Clock Operation			
2 ¹¹ /f _{RL} (4.27 ms)	2 ¹³ /fx (819.2 μs)			
2 ¹² /f _{RL} (8.53 ms)	2 ¹⁴ /fx (1.64 ms)			
2 ¹³ /f _{RL} (17.07 ms)	2 ¹⁵ /fx (3.28 ms)			
2 ¹⁴ /f _{RL} (34.13 ms)	2 ¹⁶ /fx (6.55 ms)			
2 ¹⁵ /f _{RL} (68.27 ms)	2 ¹⁷ /fx (13.11 ms)			
2 ¹⁶ /f _{RL} (136.53 ms)	2 ¹⁸ /fx (26.21 ms)			
2 ¹⁷ /f _{RL} (273.07 ms)	2 ¹⁹ /fx (52.43 ms)			
2 ¹⁸ /f _{RL} (546.13 ms)	2 ²⁰ /fx (104.86 ms)			

Remarks 1. fr.L: Low-speed internal oscillation clock oscillation frequency

- 2. fx: System clock oscillation frequency
- **3.** Figures in parentheses apply to operation at $f_{RL} = 480 \text{ kHz}$ (MAX.), $f_{X} = 10 \text{ MHz}$.

The operation mode of the watchdog timer (WDT) is switched according to the option byte setting of the on-chip low-speed internal oscillator as shown in Table 8-2.

Table 8-2. Option Byte Setting and Watchdog Timer Operation Mode

	Option Byte Setting			
	Low-Speed Internal Oscillator Cannot Be Stopped	Low-Speed Internal Oscillator Can Be Stopped by Software		
Watchdog timer clock source	Fixed to f _{RL} ^{Note 1} .	Selectable by software (fx, fRL or stopped) When reset is released: fRL		
Operation after reset	Operation starts with the maximum interval (2 ¹⁸ /f _{RL}).	Operation starts with the maximum interval (2 ¹⁸ /f _{RL}).		
Operation mode selection	The interval can be changed only once.	The clock selection/interval can be changed only once.		
Features	The watchdog timer cannot be stopped.	The watchdog timer can be stopped ^{Note 2} .		

- **Notes 1.** As long as power is being supplied, low-speed internal oscillator cannot be stopped (except in the reset period).
 - 2. The conditions under which clock supply to the watchdog timer is stopped differ depending on the clock source of the watchdog timer.
 - <1> If the clock source is fx, clock supply to the watchdog timer is stopped under the following conditions.
 - When fx is stopped
 - In HALT/STOP mode
 - During oscillation stabilization time
 - <2> If the clock source is fRL, clock supply to the watchdog timer is stopped under the following conditions.
 - If the CPU clock is fx and if fRL is stopped by software before execution of the STOP instruction
 - In HALT/STOP mode

Remarks 1. fr.L: Low-speed internal oscillation clock oscillation frequency

2. fx: System clock oscillation frequency


8.2 Configuration of Watchdog Timer

The watchdog timer consists of the following hardware.

Table 8-3. Configuration of Watchdog Timer

Item	Configuration
Control registers	Watchdog timer mode register (WDTM)
	Watchdog timer enable register (WDTE)

Figure 8-1. Block Diagram of Watchdog Timer



Remarks 1. fr.L: Low-speed internal oscillation clock oscillation frequency

2. fx: System clock oscillation frequency

8.3 Registers Controlling Watchdog Timer

The watchdog timer is controlled by the following two registers.

- Watchdog timer mode register (WDTM)
- Watchdog timer enable register (WDTE)

(1) Watchdog timer mode register (WDTM)

This register sets the overflow time and operation clock of the watchdog timer.

This register can be set by an 8-bit memory manipulation instruction and can be read many times, but can be written only once after reset is released.

Reset signal generation sets this register to 67H.

Figure 8-2. Format of Watchdog Timer Mode Register (WDTM)

Address: FF48H		After reset: 67H	R/W					
Symbol	7	6	5	4	3	2	1	0
WDTM	0	1	1	WDCS4	WDCS3	WDCS2	WDCS1	WDCS0

WDCS4 ^{Note 1}	WDCS3 ^{Note 1}	Operation clock selection			
0	0	Low-speed internal oscillation clock (f _{RL})			
0	1	System Clock (fx)			
1	×	Watchdog timer operation stopped			

WDCS2 ^{Note 2}	WDCS1 ^{Note 2}	WDCS0 ^{Note 2}	Overflow time setting			
			During low-speed internal oscillation clock operation	During system clock operation		
0	0	0	2 ¹¹ /f _{RL} (4.27 ms)	2 ¹³ /fx (819.2 μs)		
0	0	1	2 ¹² /f _{RL} (8.53 ms)	2 ¹⁴ /fx (1.64 ms)		
0	1	0	2 ¹³ /f _{RL} (17.07 ms)	2 ¹⁵ /fx (3.28 ms)		
0	1	1	2 ¹⁴ /f _{RL} (34.13 ms)	2 ¹⁶ /fx (6.55 ms)		
1	0	0	2 ¹⁵ /f _{RL} (68.27 ms)	2 ¹⁷ /fx (13.11 ms)		
1	0	1	2 ¹⁶ /f _{RL} (136.53 ms)	2 ¹⁸ /fx (26.21 ms)		
1	1	0	2 ¹⁷ /f _{RL} (273.07 ms)	2 ¹⁹ /fx (52.43 ms)		
1	1	1	2 ¹⁸ /f _{RL} (546.13 ms)	2 ²⁰ /fx (104.86 ms)		

Notes 1. If "low-speed internal oscillator cannot be stopped" is specified by the option byte, this cannot be set. The low-speed internal oscillation clock will be selected no matter what value is written.

2. Reset is released at the maximum cycle (WDCS2, 1, 0 = 1, 1, 1).

Cautions 1. Set bits 7, 6, and 5 to 0, 1, and 1, respectively. Do not set the other values.

- Cautions 2. After reset is released, WDTM can be written only once by an 8-bit memory manipulation instruction. If writing is attempted a second time, an internal reset signal is generated. However, at the first write, if "1" and "x" are set for WDCS4 and WDCS3 respectively and the watchdog timer is stopped, then the internal reset signal does not occur even if the following are executed.
 - Second write to WDTM
 - 1-bit memory manipulation instruction to WDTE
 - Writing of a value other than "ACH" to WDTE
 - 3. WDTM cannot be set by a 1-bit memory manipulation instruction.
 - 4. When using the flash memory programming by self programming, set the overflow time for the watchdog timer so that enough overflow time is secured (Example 1-byte writing: $200 \mu s$ MIN., 1-block deletion: 10 ms MIN.).
- Remarks 1. fr.L: Low-speed internal oscillation clock oscillation frequency
 - 2. fx: System clock oscillation frequency
 - 3. x: Don't care
 - **4.** Figures in parentheses apply to operation at $f_{RL} = 480 \text{ kHz}$ (MAX.), $f_{X} = 10 \text{ MHz}$.

(2) Watchdog timer enable register (WDTE)

Writing ACH to WDTE clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH.

Figure 8-3. Format of Watchdog Timer Enable Register (WDTE)

Address:	FF49H	After reset: 9AH	I R/W					
Symbol	7	6	5	4	3	2	1	0
WDTE							_	

- Cautions 1. If a value other than ACH is written to WDTE, an internal reset signal is generated.
 - 2. If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset signal is generated.
 - 3. The value read from WDTE is 9AH (this differs from the written value (ACH)).

8.4 Operation of Watchdog Timer

8.4.1 Watchdog timer operation when "low-speed internal oscillator cannot be stopped" is selected by option byte

The operation clock of watchdog timer is fixed to low-speed internal oscillation clock.

After reset is released, operation is started at the maximum cycle (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1). The watchdog timer operation cannot be stopped.


The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
 - Operation clock: Low-speed internal oscillation clock
 - Cycle: $2^{18}/f_{RL}$ (546.13 ms: At operation with $f_{RL} = 480$ kHz (MAX.))
 - · Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction Notes 1,2.
 - Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
- **Notes 1.** The operation clock (low-speed internal oscillation clock) cannot be changed. If any value is written to bits 3 and 4 (WDCS3, WDCS4) of WDTM, it is ignored.
 - 2. As soon as WDTM is written, the counter of the watchdog timer is cleared.

Caution In this mode, operation of the watchdog timer cannot be stopped even during STOP instruction execution. For 8-bit timer H1 (TMH1), a division of the low-speed internal oscillation clock can be selected as the count source, so clear the watchdog timer using the interrupt request of TMH1 before the watchdog timer overflows after STOP instruction execution. If this processing is not performed, an internal reset signal is generated when the watchdog timer overflows after STOP instruction execution.

A status transition diagram is shown below

Figure 8-4. Status Transition Diagram When "Low-Speed Internal Oscillator Cannot Be Stopped" Is Selected by Option Byte



8.4.2 Watchdog timer operation when "low-speed internal oscillator can be stopped by software" is selected by option byte

The operation clock of the watchdog timer can be selected as either the low-speed internal oscillation clock or system clock.

After reset is released, operation is started at the maximum cycle of the low-speed internal oscillation clock (bits 2, 1, and 0 (WDCS2, WDCS1, WDCS0) of the watchdog timer mode register (WDTM) = 1, 1, 1).

The following shows the watchdog timer operation after reset release.

- 1. The status after reset release is as follows.
 - · Operation clock: Low-speed internal oscillation clock
 - Cycle: $2^{18}/f_{RL}$ (546.13 ms: At operation with $f_{RL} = 480$ kHz (MAX.))
 - Counting starts
- 2. The following should be set in the watchdog timer mode register (WDTM) by an 8-bit memory manipulation instruction Notes 1, 2, 3.
 - Operation clock: Any of the following can be selected using bits 3 and 4 (WDCS3 and WDCS4).
 Low-speed internal oscillation clock (fRL)
 - Syatem clock (fx)
 - Watchdog timer operation stopped
 - Cycle: Set using bits 2 to 0 (WDCS2 to WDCS0)
- 3. After the above procedures are executed, writing ACH to WDTE clears the count to 0, enabling recounting.
- **Notes 1.** As soon as WDTM is written, the counter of the watchdog timer is cleared.
 - 2. Set bits 7, 6, and 5 to 0, 1, 1, respectively. Do not set the other values.
 - **3.** At the first write, If the watchdog timer is stopped by setting WDCS4 and WDCS3 to 1 and \times , respectively, an internal reset signal is not generated even if the following processing is performed.
 - · WDTM is written a second time.
 - A 1-bit memory manipulation instruction is executed to WDTE.
 - A value other than ACH is written to WDTE.

Caution In this mode, watchdog timer operation is stopped during HALT/STOP instruction execution.

After HALT/STOP mode is released, counting is started again using the operation clock of the watchdog timer set before HALT/STOP instruction execution by WDTM. At this time, the counter is not cleared to 0 but holds its value.

For the watchdog timer operation during STOP mode and HALT mode in each status, see **8.4.3 Watchdog timer** operation in STOP mode and **8.4.4 Watchdog timer operation in HALT mode**.

A status transition diagram is shown below.




Figure 8-5. Status Transition Diagram When "Low-Speed Internal Oscillator Can Be Stopped by Software" Is Selected by Option Byte


8.4.3 Watchdog timer operation in STOP mode (when "low-speed internal oscillator can be stopped by software" is selected by option byte)

The watchdog timer stops counting during STOP instruction execution regardless of whether the system clock or low-speed internal oscillation clock is being used.


(1) When the watchdog timer operation clock is the system clock (fx) when the STOP instruction is executed When STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, operation stops for 34 μs (TYP.) (after waiting for the oscillation stabilization time set by the oscillation stabilization time select register (OSTS) after operation stops in the case of crystal/ceramic oscillation) and then counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

Figure 8-6. Operation in STOP Mode (WDT Operation Clock: Clock to Peripheral Hardware)

<1> CPU clock: Crystal/ceramic oscillation clock



<2> CPU clock: High-speed internal oscillation clock or external clock input




Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

(2) When the watchdog timer operation clock is the low-speed internal oscillation clock (fRL) when the STOP instruction is executed


When the STOP instruction is executed, operation of the watchdog timer is stopped. After STOP mode is released, operation stops for 34 μs (TYP.) and then counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.

Figure 8-7. Operation in STOP Mode (WDT Operation Clock: Low-Speed Internal Oscillation Clock)





<2> CPU clock: High-speed internal oscillation clock or external clock input



Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

8.4.4 Watchdog timer operation in HALT mode (when "low-speed internal oscillator can be stopped by software" is selected by option byte)

The watchdog timer stops counting during HALT instruction execution regardless of whether the operation clock of the watchdog timer is the system clock (fx) or low-speed internal oscillation clock (fRL). After HALT mode is released, counting is started again using the operation clock before the operation was stopped. At this time, the counter is not cleared to 0 but holds its value.




Figure 8-8. Operation in HALT Mode

CHAPTER 9 A/D CONVERTER

9.1 Functions of A/D Converter

The A/D converter converts an analog input signal into a digital value, and consists of up to four channels (ANI0 to ANI3) with a resolution of 10 bits.

The A/D converter has the following function.

• 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one channel selected from analog inputs ANI0 to ANI3. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

Figure 9-1 shows the timing of sampling and A/D conversion, and Table 9-1 shows the sampling time and A/D conversion time.




Figure 9-1. Timing of A/D Converter Sampling and A/D Conversion

Note 2 or 3 clocks are required from the ADCS rising to sampling start.

Table 9-1. Sampling Time and A/D Conversion Time

Reference	Sampling	Conversion	fxp = 8 MHz		fxp = 1	0 MHz	FR2	FR1	FR0
Voltage Range ^{Note 1}	Time ^{Note 2}	Time ^{Note 3}	Sampling Time ^{Note 2}	Conversion Time ^{Note 3}	Sampling Time ^{Note 2}	Conversion Time ^{Note 3}			
$V_{DD} \geq 4.5 \; V$	12/fxp	36/fxp	1.5 <i>μ</i> s	4.5 <i>μ</i> s	1.2 <i>μ</i> s	3.6 <i>μ</i> s	0	0	0
$V_{DD} \geq 4.0 \; V$	24/fxp	72/fxp	3.0 <i>μ</i> s	9.0 <i>μ</i> s	2.4 <i>μ</i> s	7.2 <i>μ</i> s	1	0	0
V _{DD} ≥ 2.85 V	96/f _{XP}	144/fxp	12.0 <i>μ</i> s	18.0 <i>μ</i> s	9.6 <i>μ</i> s	14.4 <i>μ</i> s	1	1	0
	48/fxp	96/fxp	6.0 <i>μ</i> s	12.0 <i>μ</i> s	4.8 <i>μ</i> s	9.6 <i>μ</i> s	1	0	1
	48/fxp	72/fxp	6.0 <i>μ</i> s	9.0 <i>μ</i> s	4.8 <i>μ</i> s	7.2 μs	0	1	0
	24/fxp	48/fxp	3.0 μs	6.0 μs	Setting prohibited ^{Note 4} (2.4 μ s)	Setting prohibited ^{Note 4} (4.8 μ s)	0	0	1
$V_{DD} \ge 2.7 \text{ V}$	176/fxp	224/fxp	22.0 <i>μ</i> s	28.0 μs	17.6 <i>μ</i> s	22.4 μs	1	1	1
	88/fxp	112/fxp	11.0 <i>μ</i> s	14.0 <i>μ</i> s	Setting prohibited ^{Note 4} (8.8 µs)	Setting prohibited ^{Note 4} (11.2 μ s)	0	1	1

Notes 1. Be sure to set the FR2, FR1, and FR0, in accordance with the reference voltage so that **Notes 2** and **3** below are satisfied.

Example When $V_{DD} \ge 2.7 \text{ V}$, $f_{XP} = 8 \text{ MHz}$

- The sampling time is 11.0 μ s or more and the A/D conversion time is 14.0 μ s or more and 100 μ s or less.
- Set FR2, FR1, and FR0 = 0, 1, 1 or 1, 1, 1.
- 2. Set the sampling time as follows.

• $V_{DD} \ge 4.5 \text{ V}$: 1.0 μs or more • $V_{DD} \ge 4.0 \text{ V}$: 2.4 μs or more • $V_{DD} \ge 2.85 \text{ V}$: 3.0 μs or more • $V_{DD} \ge 2.7 \text{ V}$: 11.0 μs or more

3. Set the A/D conversion time as follows.

• $V_{DD} \ge 4.5 \text{ V}$: 3.0 μs or more and less than 100 μs • $V_{DD} \ge 4.0 \text{ V}$: 4.8 μs or more and less than 100 μs • $V_{DD} \ge 2.85 \text{ V}$: 6.0 μs or more and less than 100 μs • $V_{DD} \ge 2.7 \text{ V}$: 14.0 μs or more and less than 100 μs

4. Setting is prohibited because the values do not satisfy the condition of **Notes 2** or **3**.

Caution The above sampling time and conversion time do not include the clock frequency error. Select the sampling time and conversion time such that Notes 2 and 3 above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of ±5% when using the high-speed internal oscillator).

Remarks 1. fxp: Oscillation frequency of clock to peripheral hardware

2. The conversion time refers to the total of the sampling time and the time from successively comparing with the sampling value until the conversion result is output.

<R>

Figure 9-2 shows the block diagram of A/D converter.

ANI0/P20/TI000 TOH1 Sample & hold circuit ANI1/P21/TI010/ O VDD Selector Voltage comparator TO00/INTP0 D/A converter ANI2/X2/P22 (3) O Vss Vss ANI3/X1/P23 (0) Successive approximation register (SAR) Controlle INTAD A/D conversion result register (ADCR, ADCRH) 2 3 FR0 ADCE ADS1 ADS0 ADCS FR2 FR1 Analog input A/D converter mode channel specification register (ADS) register (ADM) Internal bus

Figure 9-2. Block Diagram of A/D Converter

- Cautions 1. In the 78K0S/KU1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).
 - 2. In the 78K0S/KU1+, V_{DD} functions alternately as the A/D converter reference voltage input. When using the A/D converter, stabilize V_{DD} at the supply voltage used (2.7 to 5.5 V).

9.2 Configuration of A/D Converter

The A/D converter consists of the following hardware.

(1) ANI0 to ANI3 pins

These are the analog input pins of the 4-channel A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin by the analog input channel specification register (ADS) can be used as I/O port pins.

(2) Sample & hold circuit

The sample & hold circuit samples the input signal of the analog input pin selected by the selector when A/D conversion is started, and holds the sampled analog input voltage value during A/D conversion.

(3) D/A converter

The D/A converter is connected between V_{DD} and Vss, and generates a voltage to be compared with the analog input signal.

(4) Voltage comparator

The voltage comparator compares the sampled analog input voltage and the output voltage of the D/A converter.

(5) Successive approximation register (SAR)

This register compares the sampled analog voltage and the voltage of the D/A converter, and converts the result, starting from the most significant bit (MSB).

When the voltage value is converted into a digital value down to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register are transferred to the A/D conversion result register (ADCR).

(6) 10-bit A/D conversion result register (ADCR)

The result of A/D conversion is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the result of A/D conversion in its lower 10 bits (the higher 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRH)

The result of A/D conversion is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register holds the result of A/D conversion in its higher 8 bits.

(8) Controller

When A/D conversion has been completed, INTAD is generated.

(9) VDD pin

This is the positive power supply pin.

In the 78K0S/KU1+, VDD functions alternately as the A/D converter reference voltage input. When using the A/D converter, stabilize VDD at the supply voltage used (2.7 to 5.5 V).

(10) Vss pin

This is the ground potential pin.

In the 78K0S/KU1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).

(11) A/D converter mode register (ADM)

This register is used to set the conversion time of the analog input signal to be converted, and to start or stop the conversion operation.

(12) Analog input channel specification register (ADS)

This register is used to specify the port that inputs the analog voltage to be converted into a digital signal.

(13) Port mode control register 2 (PMC2)

This register is used when the P20/ANI0/TI000/TOH1, P21/ANI1/TI010/TO00/INTP0, P22/ANI2, and P23/ANI3 pins are used as the analog input pins of the A/D converter.

9.3 Registers Used by A/D Converter

The A/D converter uses the following six registers.

- A/D converter mode register (ADM)
- Analog input channel specification register (ADS)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Port mode register 2 (PM2)
- Port mode control register 2 (PMC2)

(1) A/D converter mode register (ADM)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

ADM can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9-3. Format of A/D Converter Mode Register (ADM)

After reset: 00H Address: FF80H Symbol <7> 6 5 3 <0> ADM **ADCS** 0 FR2 FR1 FR0 0 0 ADCE

ADCS	A/D conversion operation control
0	Stops conversion operation
1 Note 1	Starts conversion operation

FR2	FR1	FR0	Reference			fxp = 8	fxp = 8 MHz		fxp = 10 MHz		
			Voltage Range ^{Note 2}	Time ^{Note 3}	Time ^{Note 4}	Sampling Time ^{Note 3}	Conversion Time ^{Note 4}	Sampling Time ^{Note 3}	Conversion Time ^{Note 4}		
0	0	0	V _{DD} ≥ 4.5 V	12/fxp	36/fxp	1.5 <i>μ</i> s	4.5 μs	1.2 <i>μ</i> s	3.6 <i>μ</i> s		
1	0	0	V _{DD} ≥ 4.0 V	24/fxp	72/f _{XP}	3.0 <i>μ</i> s	9.0 <i>μ</i> s	2.4 μs	7.2 μs		
1	1	0	V _{DD} ≥	96/fxp	144/f _{XP}	12.0 <i>μ</i> s	18.0 <i>μ</i> s	9.6 <i>μ</i> s	14.4 <i>μ</i> s		
1	0	1	2.85 V	48/f _{XP}	96/f _{XP}	6.0 <i>μ</i> s	12.0 <i>μ</i> s	4.8 <i>μ</i> s	9.6 <i>μ</i> s		
0	1	0		48/f _{XP}	72/f _{XP}	6.0 <i>μ</i> s	9.0 <i>μ</i> s	4.8 <i>μ</i> s	7.2 <i>μ</i> s		
0	0	1		24/fxp	48/fxp	3.0 <i>μ</i> s	6.0 μs	Setting prohibited Note 5 (2.4 µs)	Setting prohibited Note 5 (4.8 µs)		
1	1	1	V _{DD} ≥	176/fxp	224/f _{XP}	22.0 <i>μ</i> s	28.0 μs	17.6 <i>μ</i> s	22.4 μs		
0	1	1	2.7 V	88/fxp	112/fxp	11.0 μs	14.0 <i>μ</i> s	Setting prohibited Note 5 (8.8 µs)	Setting prohibited Note 5 (11.2 µs)		

ADCE	Comparator operation control ^{Note 6}
O ^{Note 1}	Stops operation of comparator
1	Enables operation of comparator

Remarks 1. fxp: Oscillation frequency of clock to peripheral hardware

- **2.** The conversion time refers to the total of the sampling time and the time from successively comparing with the sampling value until the conversion result is output.
- **Notes 1.** Even when the ADCE = 0 (comparator operation stopped), the A/D conversion operation starts if the ADCS is set to 1. However, the data of the first conversion is out of the guaranteed-value range, so ignore it.
 - 2. Be sure to set the FR2, FR1, and FR0, in accordance with the reference voltage so that **Notes 2** and 3 below are satisfied.

Example When $V_{DD} \ge 2.7 \text{ V}$, $f_{XP} = 8 \text{ MHz}$

- The sampling time is 11.0 μ s or more and the A/D conversion time is 14.0 μ s or more and 100 μ s or less.
- Set FR2, FR1, and FR0 = 0, 1, 1 or 1, 1, 1.

Notes 3. Set the sampling time as follows.

• $V_{DD} \ge 4.5 \text{ V}$: 1.0 μs or more • $V_{DD} \ge 4.0 \text{ V}$: 2.4 μs or more • $V_{DD} \ge 2.85 \text{ V}$: 3.0 μs or more • $V_{DD} \ge 2.7 \text{ V}$: 11.0 μs or more

4. Set the A/D conversion time as follows.

• V_{DD} \geq 4.5 V: 3.0 μ s or more and less than 100 μ s • V_{DD} \geq 4.0 V: 4.8 μ s or more and less than 100 μ s • V_{DD} \geq 2.85 V: 6.0 μ s or more and less than 100 μ s • V_{DD} \geq 2.7 V: 14.0 μ s or more and less than 100 μ s


5. Setting is prohibited because the values do not satisfy the condition of Notes 3 or 4.

6. The operation of the comparator is controlled by ADCS and ADCE, and it takes 1 μ s from operation start to operation stabilization. Therefore, when ADCS is set to 1 after 1 μ s or more has elapsed from the time ADCE is set to 1, the conversion result at that time has priority over the first conversion result. If the ADCS is set to 1 without waiting for 1 μ s or longer, ignore the first conversion data.

ADCS	ADCE	A/D Conversion Operation
71000	ABOL	1 VB Conversion Operation
0	0	Stop status (DC power consumption path does not exist)
0	1	Conversion waiting mode (only comparator consumes power)
1	×	Conversion mode

Table 9-2. Settings of ADCS and ADCE





Note The time from the rising of the ADCE bit to the rising of the ADCS bit must be 1 μ s or longer to stabilize the internal circuit.

- Cautions 1. The above sampling time and conversion time do not include the clock frequency error. Select the sampling time and conversion time such that Notes 3 and 4 above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of $\pm 5\%$ when using the high-speed internal oscillator).
 - 2. If a bit other than ADCS of ADM is manipulated while A/D conversion is stopped (ADCS = 0) and then A/D conversion is started, execute two NOP instructions or an instruction equivalent to two machine cycles, and set ADCS to 1.
 - A/D conversion must be stopped (ADCS = 0) before rewriting bits FR0 to FR2.
 - 4. Be sure to clear bits 6, 2, and 1 to 0.

<R>

(2) Analog input channel specification register (ADS)

This register specifies the input port of the analog voltage to be A/D converted.

ADS can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9-5. Format of Analog Input Channel Specification Register (ADS)

Address: FF81H		After res	set: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
ADS	0	0	0	0	0	0	ADS1	ADS0

ADS1	ADS0	Analog input channel specification	
0	0	ANIO	
0	1	ANI1	
1	0	ANI2	
1	1	ANI3	

Caution Be sure to clear bits 2 to 7 of ADS to 0.

(3) 10-bit A/D conversion result register (ADCR)

This register is a 16-bit register that stores the A/D conversion result. The higher six bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register, and is stored in ADCR in order starting from bit 1 of FF19H. FF19H indicates the higher 2 bits of the conversion result, and FF18H indicates the lower 8 bits of the conversion result.

ADCR can be read by a 16-bit memory manipulation instruction.

Reset signal generation makes ADCR undefined.

Figure 9-6. Format of 10-Bit A/D Conversion Result Register (ADCR)

Address: FF18H, FF19H After reset: Undefined R

Symbol FF19H FF18H

ADCR 0 0 0 0 0 0

Caution When writing to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using timing other than the above may cause an incorrect conversion result to be read.


(4) 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. It stores the higher 8 bits of a 10-bit resolution result.

ADCRH can be read by an 8-bit memory manipulation instruction.

Reset signal generation makes ADCRH undefined.

Figure 9-7. Format of 8-Bit A/D Conversion Result Register (ADCRH)



(5) Port mode register 2 (PM2) and port mode control register 2 (PMC2)

When using the when the P20/ANI0/TI000/TOH1, P21/ANI1/TI010/TO00/INTP0, P22/ANI2, and P23/ANI3 pins for analog input, set PM20 to PM23 and PMC20 to PMC23 to 1. At this time, the output latches of P20 to P23 may be 0 or 1.

PM2 and PMC2 are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets PM2 to 00H and clears PMC2 to FFH.

Figure 9-8. Format of Port Mode Register 2 (PM2)

Address: FF22H After reset: FFH		After reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0	
PM2	1	1	1	1	PM23	PM22	PM21	PM20	l

PM2n	Pmn pin I/O mode selection (n = 0 to 3)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Figure 9-9. Format of Port Mode Control Register 2 (PMC2)

Address: FF84H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
PMC2	0	0	0	0	PMC23	PMC22	PMC21	PMC20

PMC2n	Operation mode specification (n = 0 to 3)						
0	Port/Alternate-function (except A/D converter) mode						
1	A/D converter mode						

Caution If PMC20 to PMC23 are set to 1, the P20/ANI0/TI000/TOH1, P21/ANI1/TIO10/TO00/INTP0, P22/ANI2, and P23/ANI3 pins cannot be used for any purpose other than the A/D converter function.

Be sure to set 0 to the Pull-up resistor option register of the pin set in A/D converter mode.

9.4 A/D Converter Operations

9.4.1 Basic operations of A/D converter

- <1> Select one channel for A/D conversion using the analog input channel specification register (ADS).
- <2> Set ADCE to 1 and wait for 1 μ s or longer.
- <3> Execute two NOP instructions or an instruction equivalent to two machine cycles.
- <4> Set ADCS to 1 and start the conversion operation.
 (<5> to <11> are operations performed by hardware.)
- <5> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <6> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the input analog voltage is held until the A/D conversion operation has ended.
- <7> Bit 9 of the successive approximation register (SAR) is set. The D/A converter voltage tap is set to (1/2) VDD by the tap selector.
- <8> The voltage difference between the D/A converter voltage tap and analog input is compared by the voltage comparator. If the analog input is greater than (1/2) AVDD, the MSB of SAR remains set to 1. If the analog input is smaller than (1/2) VDD, the MSB is reset to 0.
- <9> Next, bit 8 of SAR is automatically set to 1, and the operation proceeds to the next comparison. The D/A converter voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit $9 = 1: (3/4) \text{ V}_{DD}$
 - Bit 9 = 0: (1/4) V_{DD}

The voltage tap and analog input voltage are compared and bit 8 of SAR is manipulated as follows.

- Analog input voltage ≥ Voltage tap: Bit 8 = 1
- Analog input voltage < Voltage tap: Bit 8 = 0
- <10> Comparison is continued in this way up to bit 0 of SAR.
- <11> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched.
 - At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.
- <12> Repeat steps <5> to <11>, until ADCS is cleared to 0.

To stop the A/D converter, clear ADCS to 0.

To restart A/D conversion from the status of ADCE = 1, start from <3>. To restart A/D conversion from the status of ADCE = 0, start from <2>.

- Cautions 1. Make sure the period of <1> to <4> is 1 μ s or more.
 - 2. It is no problem if the order of <1> and <2> is reversed.

Remark The following two types of A/D conversion result registers can be used.

- ADCR (16 bits): Stores a 10-bit A/D conversion value.
- ADCRH (8 bits): Stores an 8-bit A/D conversion value.




Figure 9-10. Basic Operation of A/D Converter

A/D conversion operations are performed continuously until bit 7 (ADCS) of the A/D converter mode register (ADM) is reset (0) by software.

If a write operation is performed to ADM or the analog input channel specification register (ADS) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS bit is set (1), conversion starts again from the beginning.

Reset signal generation makes the A/D conversion result register (ADCR, ADCRH) undefined.

9.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI3) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

ADCR = INT (
$$\frac{V_{AIN}}{V_{DD}} \times 1024 + 0.5$$
)

or

$$(ADCR - 0.5) \times \frac{V_{DD}}{1024} \le V_{AIN} < (ADCR + 0.5) \times \frac{V_{DD}}{1024}$$


where, INT(): Function which returns integer part of value in parentheses

Vain: Analog input voltage
VDD: VDD pin voltage

ADCR: 10-bit A/D conversion result register (ADCR) value

Figure 9-11 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 9-11. Relationship Between Analog Input Voltage and A/D Conversion Result



A/D conversion result

Input voltage/ V_{DD}

9.4.3 A/D converter operation mode

The operation mode of the A/D converter is the select mode. One channel of analog input is selected from ANI0 to ANI3 by the analog input channel specification register (ADS) and A/D conversion is executed.

(1) A/D conversion operation

By setting bit 7 (ADCS) of the A/D converter mode register (ADM) to 1, the A/D conversion operation of the voltage, which is applied to the analog input pin specified by the analog input channel specification register (ADS), is started.

When A/D conversion has been completed, the result of the A/D conversion is stored in the A/D conversion result register (ADCR, ADCRH), and an interrupt request signal (INTAD) is generated. Once the A/D conversion has started and when one A/D conversion has been completed, the next A/D conversion operation is immediately started. The A/D conversion operations are repeated until new data is written to ADS.

If ADM or ADS is written during A/D conversion, the A/D conversion operation under execution is stopped and restarted from the beginning.

If 0 is written to ADCS during A/D conversion, A/D conversion is immediately stopped. At this time, the conversion result is undefined.




Figure 9-12. A/D Conversion Operation

Remarks 1. n = 0 to 3

2. m = 0 to 3

The setting method is described below.

- <1> Set bit 0 (ADCE) of the A/D converter mode register (ADM) to 1.
- <2> Select the channel and conversion time using bits 1 and 0 (ADS1, ADS0) of the analog input channel specification register (ADS) and bits 5 to 3 (FR2 to FR0) of ADM.
- <3> Execute two NOP instructions or an instruction equivalent to two machine cycles.
- <4> Set bit 7 (ADCS) of ADM to 1 to start A/D conversion.
- <5> An interrupt request signal (INTAD) is generated.
- <6> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).
- <Change the channel>
 - <7> Change the channel using bits 1 and 0 (ADS1, ADS0) of ADS to start A/D conversion.
 - <8> An interrupt request signal (INTAD) is generated.
 - <9> Transfer the A/D conversion data to the A/D conversion result register (ADCR, ADCRH).
- <Complete A/D conversion>
 - <10> Clear ADCS to 0.
 - <11> Clear ADCE to 0.
 - Cautions 1. Make sure the period of <1> to <4> is 1 μ s or more.
 - 2. It is no problem if the order of <1> and <2> is reversed.
 - 3. <1> can be omitted. However, ignore the data resulting from the first conversion after <4> in this case.
 - 4. The period from <5> to <8> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <7> to <8> is the conversion time set using FR2 to FR0.

9.5 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

$$1LSB = 1/2^{10} = 1/1024$$

= 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 9-13. Overall Error





Figure 9-14. Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0......000 to 0......001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....011 to 0......010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale – 3/2LSB) when the digital output changes from 1......110 to 1......111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 9-15. Zero-Scale Error




Figure 9-17. Integral Linearity Error




Figure 9-16. Full-Scale Error





Figure 9-18. Differential Linearity Error




(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



9.6 Cautions for A/D Converter

(1) Supply current in STOP mode

To satisfy the DC characteristics of supply current in STOP mode, clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 before executing the STOP instruction.

(2) Input range of ANI0 to ANI3

Observe the rated range of the ANI0 to ANI3 input voltage. If a voltage of V_{DD} or higher and Vss or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

(3) Conflicting operations

- <1> Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR, ADCRH read by instruction upon the end of conversion
 - ADCR, ADCRH read has priority. After the read operation, the new conversion result is written to ADCR, ADCRH.
- <2> Conflict between ADCR, ADCRH write and A/D converter mode register (ADM) write or analog input channel specification register (ADS) write upon the end of conversion
 - ADM or ADS write has priority. ADCR, ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the VDD pin and ANI0 to ANI3 pins.

- <1> Connect a capacitor with a low equivalent resistance and a high frequency response to the power supply.
- <2> Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 9-19, to reduce noise.
- <3> Do not switch the A/D conversion function of the ANI0 to ANI3 pins to their alternate functions during conversion.
- <4> The conversion accuracy can be improved by setting HALT mode immediately after the conversion starts.




Figure 9-19. Analog Input Pin Connection

(5) ANI0/P20 to ANI3/P23

- <1> The analog input pins (ANI0 to ANI3) are also used as I/O port pins (P20 to P23).

 When A/D conversion is performed with any of ANI0 to ANI3 selected, do not access P20 to P23 while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.

(6) Input impedance of ANI0 to ANI3 pins

In this A/D converter, the internal sampling capacitor is charged and sampling is performed during sampling time. Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates both during sampling and otherwise.

If the shortest conversion time of the reference voltage is used, to perform sufficient sampling, it is recommended to make the output impedance of the analog input source 1 k Ω or lower, or attach a capacitor of around 0.01 μ F to the ANI0 to ANI3 pins (see **Figure 9-19**).

When writing the flash memory on-board, supply a stabilized analog voltage to the ANI2 and ANI3 pins, without attaching a capacitor. Because the communication pulse may change and the communication may fail if a capacitor is attached to remove noise.

(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.




Figure 9-20. Timing of A/D Conversion End Interrupt Request Generation

Remarks 1. n = 0 to 3

2. m = 0 to 3

<R>

(8) Conversion results just after A/D conversion start

The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.

(9) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using a timing other than the above may cause an incorrect conversion result to be read.

(10) The operating current at the conversion waiting mode

The DC characteristic of the operating current at the STOP mode is not satisfied at the conversion waiting mode (when A/D converter mode register (ADM) is set up with bit 7(ADCS) =0 and bit 0 (ADCE) =1) (only comparator consumes power).

(11) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 9-21. Internal Equivalent Circuit of ANIn Pin




Table 9-3. Resistance and Capacitance Values (Reference Values) of Equivalent Circuit

V _{DD}	Rоит	Rin	Соит	CIN
$4.5~V \leq V_{DD} \leq 5.5~V$	1 kΩ	3 kΩ	8 pF	15 pF
$2.7 \text{ V} \leq \text{V}_{DD} < 4.5 \text{ V}$	1 kΩ	60 kΩ	8 pF	15 pF

Remarks 1. The resistance and capacitance values shown in Table 9-3 are not guaranteed values.

2. n = 0 to 3

3. Rout: Allowable signal source impedance Rin: Analog input equivalent resistance

Couт: Internal pin capacitance

CIN: Analog Input equivalent capacitance

CHAPTER 10 INTERRUPT FUNCTIONS

10.1 Interrupt Function Types

There are two types of interrupts: maskable interrupts and resets.

Maskable interrupts

These interrupts undergo mask control. When an interrupt request occurs, the standby release signal occurs, and if an interrupt can be acknowledged then the program corresponding to the address written in the vector table address is executed (vector interrupt servicing). When several interrupt requests are generated at the same time, processing takes place in the priority order of the vector interrupt servicing. For details on the priority order, see Table 10-1.

There are five internal sources and two external sources of maskable interrupts.

Reset

The CPU and SFR are returned to their initial states by the reset signal. The causes for reset signal occurrences are shown in Table 10-1.

When a reset signal occurs, program execution starts from the programs at the addresses written in addresses 0000H and 0001H.

10.2 Interrupt Sources and Configuration

There are a total of 7 maskable interrupt sources, and up to four reset sources (see Table 10-1).

Table 10-1. Interrupt Sources


Interrupt Type	Priority ^{Note 1}		Interrupt Source	Internal/	Vector Table	Basic
		Name	Trigger	External	Address	Configuration Type ^{Note 2}
Maskable	1	INTLVI	Low-voltage detection ^{Note 3}	Internal	0006H	(A)
	2	INTP0	Pin input edge detection	External	0008H	(B)
	3	INTP1			000AH	
	4	INTTMH1	Match between TMH1 and CMP01	Internal	000CH	(A)
	5	INTTM000	Match between TM00 and CR000 (when compare register is specified), TI010 pin valid edge detection (when capture register is specified)		000EH	
	6	INTTM010	Match between TM00 and CR010 (when compare register is specified), TI000 pin valid edge detection (when capture register is specified)		0010H	
	7	INTAD	End of A/D conversion		0012H	
Reset	-	RESET	Reset input	_	0000H	-
		POC	Power-on-clear			
		LVI	Low-voltage detectionNote 4			
		WDT	WDT overflow			

Notes 1. Priority is the vector interrupt servicing priority order when several maskable interrupt requests are generated at the same time. 1 is the highest and 7 is the lowest.


- 2. Basic configuration types (A) and (B) correspond to (A) and (B) in Figure 10-1.
- 3. When bit 1 (LVIMD) of low-voltage detection register (LVIM) = 0 is selected.
- 4. When bit 1 (LVIMD) of low-voltage detection register (LVIM) = 1 is selected.

Figure 10-1. Basic Configuration of Interrupt Function

(A) Internal maskable interrupt



(B) External maskable interrupt



IF: Interrupt request flagIE: Interrupt enable flagMK: Interrupt mask flag

10.3 Interrupt Function Control Registers

The interrupt functions are controlled by the following four types of registers.

- Interrupt request flag register 0 (IF0)
- Interrupt mask flag register 0 (MK0)
- External interrupt mode register 0 (INTM0)
- Program status word (PSW)

Table 10-2 lists interrupt requests, the corresponding interrupt request flags, and interrupt mask flags.

Table 10-2. Interrupt Request Signals and Corresponding Flags

Interrupt Request Signal	Interrupt Request Flag	Interrupt Mask Flag
INTLVI	LVIIF	LVIMK
INTP0	PIF0	РМКО
INTP1	PIF1	PMK1
INTTMH1	TMIFH1	ТММКН1
INTTM000	TMIF000	ТММК000
INTTM010	TMIF010	TMMK010
INTAD	ADIF	ADMK

(1) Interrupt request flag register 0 (IF0)

An interrupt request flag is set to 1 when the corresponding interrupt request is issued, or when the instruction is executed. It is cleared to 0 by executing an instruction when the interrupt request is acknowledged or when a reset signal is input.

IF0 is set with a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears IF0 to 00H.

Figure 10-2. Format of Interrupt Request Flag Register 0 (IF0)

Address:	FFE0H	After reset: 00H R/W						
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	0
IF0	ADIF	TMIF010	TMIF000	TMIFH1	PIF1	PIF0	LVIIF	0

××IF×	Interrupt request flag	
0	No interrupt request signal has been issued.	
1	An interrupt request signal has been issued; an interrupt request status.	

Caution Because P21 and P32 have an alternate function as external interrupt inputs, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, the interrupt mask flag should be set to 1 before using the output mode.

(2) Interrupt mask flag register 0 (MK0)

The interrupt mask flag is used to enable and disable the corresponding maskable interrupts.

MK0 is set with a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets MK0 to FFH.

Figure 10-3. Format of Interrupt Mask Flag Register 0 (MK0)



	××MK×	Interrupt servicing control		
	0	nables interrupt servicing.		
Ī	1	Disables interrupt servicing.		

Caution Because P21 and P32 have an alternate function as external interrupt inputs, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, the interrupt mask flag should be set to 1 before using the output mode.

(3) External interrupt mode register 0 (INTM0)

This register is used to set the valid edge of INTP0 and INTP1.

INTM0 is set with an 8-bit memory manipulation instruction.

Reset signal generation clears INTM0 to 00H.

Figure 10-4. Format of External Interrupt Mode Register 0 (INTM0)

Address:	FFECH	After res	et: 00H	R/W				
Symbol	7	6	5	4	3	2	1	0
INTM0	0	0	ES11	ES10	ES01	ES00	0	0

ES11	ES10	INTP1 valid edge selection			
0	0	ılling edge			
0	1	sing edge			
1	0	etting prohibited			
1	1	oth rising and falling edges			

ES01	ES00	INTP0 valid edge selection			
0	0	alling edge			
0	1	lising edge			
1	0	Setting prohibited			
1	1	Both rising and falling edges			

Caution 1. Be sure to clear bits 0, 1, 6, and 7 to 0.

Caution 2. Before setting the INTM0 register, be sure to set the corresponding interrupt mask flag (xxMKx = 1) to disable interrupts. After setting the INTM0 register, clear the interrupt request flag (xxMFx = 0), then clear the interrupt mask flag (xxMKx = 0), which will enable interrupts.


(4) Program status word (PSW)

The program status word is used to hold the instruction execution result and the current status of the interrupt requests. The IE flag, used to enable and disable maskable interrupts, is mapped to PSW.

PSW can be read- and write-accessed in 8-bit units, as well as using bit manipulation instructions and dedicated instructions (El and DI). When a vectored interrupt is acknowledged, the PSW is automatically saved to a stack, and the IE flag is reset to 0.

Reset signal generation sets PSW to 02H.

Figure 10-5. Program Status Word (PSW) Configuration



10.4 Interrupt Servicing Operation

Enabled

1

10.4.1 Maskable interrupt request acknowledgment operation

A maskable interrupt request can be acknowledged when the interrupt request flag is set to 1 and the corresponding interrupt mask flag is cleared to 0. If the interrupt enabled status is in effect (when the IE flag is set to 1), then the request is acknowledged as a vector interrupt.

The time required to start the vectored interrupt servicing after a maskable interrupt request has been generated is shown in Table 10-3.

See Figures 10-7 and 10-8 for the interrupt request acknowledgment timing.

Table 10-3. Time from Generation of Maskable Interrupt Request to Servicing

Minimum Time	Maximum Time ^{Note}
9 clocks	19 clocks

Note The wait time is maximum when an interrupt request is generated immediately before BT and BF instructions.

Remark 1 clock:
$$\frac{1}{f_{CPU}}$$
 (fcpu: CPU clock)

When two or more maskable interrupt requests are generated at the same time, they are acknowledged starting from the interrupt request assigned the highest priority.

A pending interrupt is acknowledged when a status in which it can be acknowledged is set.

Figure 10-6 shows the algorithm of interrupt request acknowledgment.

When a maskable interrupt request is acknowledged, the contents of the PSW and PC are saved to the stack in that order, the IE flag is reset to 0, and the data in the vector table determined for each interrupt request is loaded to the PC, and execution branches.

To return from interrupt servicing, use the RETI instruction.




Figure 10-6. Interrupt Request Acknowledgment Processing Algorithm

xxIF: Interrupt request flag
xxMK: Interrupt mask flag

IE: Flag to control maskable interrupt request acknowledgment (1 = enable, 0 = disable)





Figure 10-7. Interrupt Request Acknowledgment Timing (Example of MOV A, r)

If an interrupt request flag ($x \in IF$) is set before an instruction clock n (n = 4 to 10) under execution becomes n – 1, the interrupt is acknowledged after the instruction under execution is complete. Figure 10-7 shows an example of the interrupt request acknowledgment timing for an 8-bit data transfer instruction MOV A, r. Since this instruction is executed for 4 clocks, if an interrupt occurs for 3 clocks after the instruction fetch starts, the interrupt acknowledgment processing is performed after the MOV A, r instruction is executed.

Figure 10-8. Interrupt Request Acknowledgment Timing (When Interrupt Request Flag Is Set at Last Clock During Instruction Execution)



If an interrupt request flag (xxIF) is set at the last clock of the instruction, the interrupt acknowledgment processing starts after the next instruction is executed.

Figure 10-8 shows an example of the interrupt request acknowledgment timing for an interrupt request flag that is set at the second clock of NOP (2-clock instruction). In this case, the MOV A, r instruction after the NOP instruction is executed, and then the interrupt acknowledgment processing is performed.


Caution Interrupt requests will be held pending while the interrupt request flag register 0 (IF0) or interrupt mask flag register 0 (MK0) are being accessed.

10.4.2 Multiple interrupt servicing

In order to perform multiple interrupt servicing in which another interrupt is acknowledged while an interrupt is being serviced, the interrupt mask function must be used to mask interrupts for which a low priority is to be set.

Figure 10-9. Example of Multiple Interrupts (1/2)


Example 1. Multiple interrupts are acknowledged



During interrupt INTxx servicing, interrupt request INTyy is acknowledged, and multiple interrupts are generated. Before each interrupt request acknowledgement, the EI instruction is issued, the interrupt mask is released, and the interrupt request acknowledgement enable state is set.

Caution Multiple interrupts can be acknowledged even for low-priority interrupts.

Example 2. Multiple interrupts are not generated because interrupts are not enabled




Because interrupts are not enabled in interrupt INTxx servicing (the EI instruction is not issued), interrupt request INTyy is not acknowledged, and multiple interrupts are not generated. The INTyy request is held pending and acknowledged after the INTxx servicing is performed.

IE = 0: Interrupt request acknowledgment disabled

Figure 10-9. Example of Multiple Interrupts (2/2)

Example 3. A priority is controlled by the Multiple interrupts

The vector interrupt enable state is set for INTP0, INTP1, and INTTMH1. (Interruption priority INTP0 > INTP1 > INTTMH1 (refer to **Table10-1**))



In the interrupt INTTMH1 servicing, servicing is performed such that the INTP1 interrupt is given priority, since the INTP0 interrupt was first masked.

Afterwards, once the interrupt mask for INTP0 is released, INTP0 processing through multiple interrupts is performed.

IE = 0: Interrupt request acknowledgment disabled

10.4.3 Interrupt request pending

Some instructions may keep pending the acknowledgment of an instruction request until the completion of the execution of the next instruction even if the interrupt request (maskable interrupt and external interrupt) is generated during the execution. The following shows such instructions (interrupt request pending instruction).

- Manipulation instruction for interrupt request flag register 0 (IF0)
- Manipulation instruction for interrupt mask flag register 0 (MK0)

CHAPTER 11 STANDBY FUNCTION

11.1 Standby Function and Configuration

11.1.1 Standby function

Table 11-1. Relationship Between Operation Clocks in Each Operation Status

Status	Low	-Speed Internal Oscil	lator	System Clock	Clock Supplied to
	Note 1	Not	te 2		Peripheral
Operation Mode		LSRSTOP = 0	LSRSTOP = 1		Hardware
Reset	Stopped		Stopped	Stopped	
STOP	Oscillating	Oscillating ^{Note 3}	Stopped		
HALT				Oscillating	Oscillating

Notes 1. When "Cannot be stopped" is selected for low-speed internal oscillator by the option byte.

- 2. When it is selected that the low-speed internal oscillator "can be stopped by software", oscillation of the low-speed internal oscillator can be stopped by LSRSTOP.
- **3.** If the operating clock of the watchdog timer is the low-speed internal oscillation clock, the watchdog timer is stopped.

Caution The LSRSTOP setting is valid only when "Can be stopped by software" is set for the low-speed internal oscillator by the option byte.

Remark LSRSTOP: Bit 0 of the low-speed internal oscillation mode register (LSRCM)

The standby function is designed to reduce the operating current of the system. The following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. Oscillation of the system clock oscillator continues. If the low-speed internal oscillator is operating before the HALT mode is set, oscillation of the clock of the low-speed internal oscillator continues (refer to **Table 11-1**. Oscillation of the low-speed internal oscillation clock (whether it cannot be stopped or can be stopped by software) is set by the option byte). In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and frequently carrying out intermittent operations.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the system clock oscillator stops, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, select the HALT mode if processing must be immediately started by an interrupt request when the operation stop time^{Note} is generated after the STOP mode is released (because an additional wait time for stabilizing oscillation elapses when crystal/ceramic oscillation is used).

Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. When shifting to the STOP mode, be sure to stop the peripheral hardware operation before executing STOP instruction (except the peripheral hardware that operates on the low-speed internal oscillation clock).
 - 2. The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.
 - 3. If the low-speed internal oscillator is operating before the STOP mode is set, oscillation of the low-speed internal oscillation clock cannot be stopped in the STOP mode (refer to Table 11-1).

11.1.2 Registers used during standby

The oscillation stabilization time after the standby mode is released is controlled by the oscillation stabilization time select register (OSTS).

Remark For the registers that start, stop, or select the clock, see CHAPTER 5 CLOCK GENERATORS.

(1) Oscillation stabilization time select register (OSTS)

This register is used to select oscillation stabilization time of the clock supplied from the oscillator when the STOP mode is released. The wait time set by OSTS is valid only when the crystal/ceramic oscillation clock is selected as the system clock and after the STOP mode is released. If the high-speed internal oscillation or external clock input is selected as the system clock source, no wait time elapses.

The system clock oscillator and the oscillation stabilization time that elapses after power application or release of reset are selected by the option byte. For details, refer to **CHAPTER 15 OPTION BYTE**.

OSTS is set by using the 8-bit memory manipulation instruction.

Figure 11-1. Format of Oscillation Stabilization Time Select Register (OSTS)


Address: FFF4H, After reset: Undefined, R/W

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	0	OSTS1	OSTS0

OSTS1	OSTS0	Selection of oscillation stabilization time
0	0	2^{10} /fx (102.4 μ s)
0	1	2^{12} /fx (409.6 μ s)
1	0	2 ¹⁵ /f _X (3.27 ms)
1	1	2 ¹⁷ /f _x (13.1 ms)

- Cautions 1. To set and then release the STOP mode, set the oscillation stabilization time as follows.

 Expected oscillation stabilization time of resonator ≤ Oscillation stabilization time set by OSTS
 - The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset signal generation or interrupt generation.



3. The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 15 OPTION BYTE.

Remarks 1. (): fx = 10 MHz

2. Determine the oscillation stabilization time of the resonator by checking the characteristics of the resonator to be used.

11.2 Standby Function Operation

11.2.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction.

The operating statuses in the HALT mode are shown below.

Caution Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag clear, the standby mode is immediately cleared if set.

Table 11-2. Operating Statuses in HALT Mode

	Setting of HALT Mode	Low-Speed Internal	Low-Speed Internal Oscillator can be stopped ^{Note} .	
		Oscillator cannot be stopped ^{Note} .	When Low-Speed Internal Oscillation Continues	When Low-Speed Internal Oscillation Stops
Item				
System clock		Clock supply to CPU is stopped.		
CPU		Operation stops.		
Port (latch)		Holds status before HALT mode was set.		
16-bit timer/event counter 00		Operable		
8-bit timer H1	Sets count clock to fxp to fxp/2 ¹²	Operable		
	Sets count clock to f _{RL} /2 ⁷	Operable	Operable	Operation stops.
Watchdog timer	"System clock" selected as operating clock	Setting disabled.	Operation stops.	
	"Low-speed internal oscillation clock" selected as operating clock	Operable (Operation continues)	Operation stops.	
A/D converter		Operable		
Power-on-clear circuit		Always operates.		
Low-voltage detector		Operable		
External interrupt		Operable		

Note "Cannot be stopped" or "Stopped by software" is selected for low-speed internal oscillator by the option byte (for the option byte, see **CHAPTER 15 OPTION BYTE**).


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgement is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgement is disabled, the next address instruction is executed.

Figure 11-2. HALT Mode Release by Interrupt Request Generation




- **Remarks 1.** The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.
 - 2. The wait time is as follows:
 - When vectored interrupt servicing is carried out: 11 to 13 clocks
 - When vectored interrupt servicing is not carried out: 3 to 5 clocks

(b) Release by reset signal generation

When the reset signal is input, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.


Figure 11-3. HALT Mode Release by Reset Signal Generation

(1) When CPU clock is high-speed internal oscillation clock or external input clock



Note Operation is stopped (277 μ s (MIN.), 544 μ s (TYP.), 1.075 ms (MAX.)) because the option byte is referenced.

(2) When CPU clock is crystal/ceramic oscillation clock



Note Operation is stopped (276 μ s (MIN.), 544 μ s (TYP.), 1.074 ms (MAX.)) because the option byte is referenced.

Remark fx: System clock oscillation frequency

Table 11-3. Operation in Response to Interrupt Request in HALT Mode

Release Source	MK××	IE	Operation
Maskable interrupt request	0	0	Next address instruction execution
	0	1	Interrupt servicing execution
	1	×	HALT mode held
Reset signal generation	_	×	Reset processing

x: don't care

11.2.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction.

Caution Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, in the STOP mode, the normal operation mode is restored after the STOP instruction is executed and then the operation is stopped for the duration of 34 μ s (TYP.) (after an additional wait time for stabilizing oscillation set by the oscillation stabilization time select register (OSTS) has elapsed when crystal/ceramic oscillation is used).

The operating statuses in the STOP mode are shown below.

Table 11-4. Operating Statuses in STOP Mode


	Setting of STOP Mode	Low-Speed Internal	Low-Speed Internal Osc	illator can be stopped ^{Note} .		
Item		Oscillator cannot be stopped ^{Note} .	When Low-Speed Internal Oscillation Continues	When Low-Speed Internal Oscillation Stops		
System clos	ck	Oscillation stops.				
CPU		Operation stops.				
Port (latch)		Holds status before STOP	mode was set.			
16-bit timer	/event counter 00	Operation stops.				
8-bit timer Sets count clock to fxp to fxp/2 ¹²		Operation stops.				
H1	Sets count clock to f _{RL} /2 ⁷	Operable	Operable	Operation stops.		
Watchdog timer	"System clock" selected as operating clock	Setting disabled.	Operation stops.			
"Low-speed internal oscillation clock" selected as operating clock		Operable (Operation continues)	Operation stops.			
A/D conver	ter	Operation stops.				
Power-on-c	elear circuit	Always operates.				
Low-voltage	e detector	Operable				
External int	errupt	Operable				

Note "Cannot be stopped" or "Stopped by software" is selected for low-speed internal oscillator by the option byte (for the option byte, see **CHAPTER 15 OPTION BYTE**).


(2) STOP mode release

Figure 11-4. Operation Timing When STOP Mode Is Released

<1> If high-speed internal oscillation clock or external input clock is selected as system clock to be supplied



<2> If crystal/ceramic oscillation clock is selected as system clock to be supplied



Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).

The STOP mode can be released by the following two sources.


(a) Release by unmasked interrupt request

When an unmasked interrupt request (8-bit timer H1^{Note}, low-voltage detector, external interrupt request) is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.


Note Only when sets count clock to f_{RL}/2⁷

Figure 11-5. STOP Mode Release by Interrupt Request Generation

(1) If CPU clock is high-speed internal oscillation clock or external input clock



(2) If CPU clock is crystal/ceramic oscillation clock



Note The operation stop time is 17 μ s (MIN.), 34 μ s (TYP.), and 67 μ s (MAX.).


Remark The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation

When the reset signal is input, STOP mode is released and a reset operation is performed after the oscillation stabilization time has elapsed.


Figure 11-6. STOP Mode Release by Reset signal generation

(1) If CPU clock is high-speed internal oscillation clock or external input clock



Note Operation is stopped (277 μ s (MIN.), 544 μ s (TYP.), 1.075 ms (MAX.)) because the option byte is referenced.

(2) If CPU clock is crystal/ceramic oscillation clock



Note Operation is stopped (276 μ s (MIN.), 544 μ s (TYP.), 1.074 ms (MAX.)) because the option byte is referenced.

Remark fx: System clock oscillation frequency

Table 11-5. Operation in Response to Interrupt Request in STOP Mode

Release Source	MK××	ΙE	Operation
Maskable interrupt request	0	0	Next address instruction execution
	0	1	Interrupt servicing execution
	1	×	STOP mode held
Reset signal generation	-	×	Reset processing

x: don't care

CHAPTER 12 RESET FUNCTION

The following four operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer overflows
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- (4) Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)

External and internal resets have no functional differences. In both cases, program execution starts from the programs at the address written in addresses 0000H and 0001H when the reset signal is generated.

A reset is applied when a low level is input to the RESET pin, the watchdog timer overflows, or by POC and LVI circuit voltage detection, and each item of hardware is set to the status shown in Table 12-1. Each pin is high impedance during reset signal generation or during the oscillation stabilization time just after reset release, except for P130, which is low-level output.

When a low level is input to the RESET pin, a reset occurs, and when a high level is input to the RESET pin, the reset is released and the CPU starts program execution after referencing the option byte (after the option byte is referenced and the clock oscillation stabilization time elapses if crystal/ceramic oscillation is selected). A reset generated by the watchdog timer source is automatically released after the reset, and the CPU starts program execution after referencing the option byte (after the option byte is referenced and the clock oscillation stabilization time elapses if crystal/ceramic oscillation is selected). (see **Figures 12-2** to **12-4**). Reset by POC and LVI circuit power supply detection is automatically released when VDD > VPOC or VDD > VLVI after the reset, and the CPU starts program execution after referencing the option byte (after the option byte is referenced and the clock oscillation stabilization time elapses if crystal/ceramic oscillation is selected) (see **CHAPTER 13 POWER-ON-CLEAR CIRCUIT** and **CHAPTER 14 LOW-VOLTAGE DETECTOR**).

- Cautions 1. For an external reset, input a low level for 2 μ s or more to the RESET pin.
 - 2. During reset signal generation, the system clock and low-speed internal oscillation clock stop oscillating.
 - 3. When the RESET pin is used as an input-only port pin (P34), the 78K0S/KU1+ is reset if a low level is input to the RESET pin after reset is released by the POC circuit, the LVI circuit and the watchdog timer and before the option byte is referenced again. The reset status is retained until a high level is input to the RESET pin.

<R>




Figure 12-1. Block Diagram of Reset Function


Caution The LVI circuit is not reset by the internal reset signal of the LVI circuit.

Remarks 1. LVIM: Low-voltage detect register

2. LVIS: Low-voltage detection level select register


Figure 12-2. Timing of Reset by RESET Input

<1> With high-speed internal oscillation clock or external clock input



Note The operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).

<2> With crystal/ceramic oscillation clock




Note The operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).

Remark fx: System clock oscillation frequency

Figure 12-3. Timing of Reset by Overflow of Watchdog Timer


<1> With high-speed internal oscillation clock or external clock input



Note The operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).

Caution The watchdog timer is also reset in the case of an internal reset of the watchdog timer.

<2> With crystal/ceramic oscillation clock




Note The operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).

Caution The watchdog timer is also reset in the case of an internal reset of the watchdog timer.

Remark fx: System clock oscillation frequency


Figure 12-4. Reset Timing by RESET Input in STOP Mode

<1> With high-speed internal oscillation clock or external clock input



Note The operation stop time is 277 μ s (MIN.), 544 μ s (TYP.), and 1.075 ms (MAX.).

<2> With crystal/ceramic oscillation clock



Note The operation stop time is 276 μ s (MIN.), 544 μ s (TYP.), and 1.074 ms (MAX.).

Remarks 1. For the reset timing of the power-on-clear circuit and low-voltage detector, refer to CHAPTER 13

POWER-ON-CLEAR CIRCUIT and CHAPTER 14 LOW-VOLTAGE DETECTOR.

2. fx: System clock oscillation frequency

Table 12-1. Hardware Statuses After Reset Acknowledgment (1/2)

	Hardware	Status After Reset
Program counter (PC) ^{No}	Contents of reset vector table (0000H and 0001H) are set.	
Stack pointer (SP)		Undefined
Program status word (Ps	SW)	02H
RAM	Data memory	Undefined Note 2
	General-purpose registers	Undefined Note 2
Ports (P2 to P4) (output	latches)	00H
Port mode registers (PM	l2 to PM4)	FFH
Port mode control regist	er (PMC2)	00H
Pull-up resistor option re	egisters (PU2 to PU4)	00H
Processor clock control	02H	
Preprocessor clock cont	02H	
Low-speed internal oscil	00H	
Oscillation stabilization t	ime select register (OSTS)	Undefined
16-bit timer 00	Timer counter 00 (TM00)	0000H
	Capture/compare registers 000, 010 (CR000, CR010)	0000H
	Mode control register 00 (TMC00)	00H
	Prescaler mode register 00 (PRM00)	00H
	Capture/compare control register 00 (CRC00)	00H
	Timer output control register 00 (TOC00)	00H
8-bit timer H1	Compare registers (CMP01, CMP11)	00H
	Mode register 1 (TMHMD1)	00H
Watchdog timer	Mode register (WDTM)	67H
	Enable register (WDTE)	9AH
A/D converter	Conversion result registers (ADCR, ADCRH)	Undefined
	Mode register (ADM)	00H
	Analog input channel specification register (ADS)	00H

Notes 1. Only the contents of PC are undefined while reset signal generation and while the oscillation stabilization time elapses. The statuses of the other hardware units remain unchanged.

2. The status after reset is held in the standby mode.

Table 12-1. Hardware Statuses After Reset Acknowledgment (2/2)

	Hardware	Status After Reset
Reset function	Reset control flag register (RESF)	00H ^{Note}
Low-voltage detector	Low-voltage detection register (LVIM)	00H ^{Note}
	Low-voltage detection level select register (LVIS)	00H ^{Note}
Interrupt	Request flag registers (IF0)	00H
	Mask flag registers (MK0)	FFH
	External interrupt mode registers (INTM0)	00H
Flash memory	Flash protect command register (PFCMD)	Undefined
	Flash status register (PFS)	00H
	Flash programming mode control register (FLPMC)	Undefined
	Flash programming command register (FLCMD)	00H
	Flash address pointer L (FLAPL)	Undefined
	Flash address pointer H (FLAPH)	
	Flash address pointer H compare register (FLAPHC)	00H
	Flash address pointer L compare register (FLAPLC)	00H
	Flash write buffer register (FLW)	00H

Note These values change as follows depending on the reset source.

Register	Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
RESF	WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
	LVIRF			Held	Set (1)
LVIM		Cleared (00H)	Cleared (00H)	Cleared (00H)	Held
LVIS					

12.1 Register for Confirming Reset Source

Many internal reset generation sources exist in the 78K0S/KU1+. The reset control flag register (RESF) is used to store which source has generated the reset request.

RESF can be read by an 8-bit memory manipulation instruction.

RESET input, reset signal generation by power-on-clear (POC) circuit, and reading RESF clear RESF to 00H.

Figure 12-5. Format of Reset Control Flag Register (RESF)

Address: FF5	54H After re	eset: 00H ^{Note}	R					
Symbol	7	6	5	4	3	2	1	0
RESF	0	0	0	WDTRF	0	0	0	LVIRF

WDTRF	Internal reset request by watchdog timer (WDT)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by low-voltage detector (LVI)
0	Internal reset request is not generated, or RESF is cleared.
1	Internal reset request is generated.

Note The value after reset varies depending on the reset source.

Caution Do not read data by a 1-bit memory manipulation instruction.

The status of RESF when a reset request is generated is shown in Table 12-2.

Table 12-2. RESF Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POC	Reset by WDT	Reset by LVI
Flag				
WDTRF	Cleared (0)	Cleared (0)	Set (1)	Held
LVIRF			Held	Set (1)

CHAPTER 13 POWER-ON-CLEAR CIRCUIT

13.1 Functions of Power-on-Clear Circuit

The power-on-clear circuit (POC) has the following functions.

- · Generates internal reset signal at power on.
- Compares supply voltage (V_{DD}) and detection voltage (V_{POC} = 2.1 V ±0.1 V), and generates internal reset signal when V_{DD} < V_{POC}.
- Compares supply voltage (V_{DD}) and detection voltage (V_{POC} = 2.1 V ±0.1 V), and releases internal reset signal when V_{DD} ≥ V_{POC}.
- Cautions 1. If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.
 - 2. Because the detection voltage (VPOC) of the POC circuit is in a range of 2.1 V \pm 0.1 V, use a voltage in the range of 2.2 to 5.5 V.
- Remark This product incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset cause is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT) or low-voltage-detection (LVI) circuit. RESF is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by WDT or LVI. For details of RESF, see CHAPTER 12 RESET FUNCTION.

13.2 Configuration of Power-on-Clear Circuit

The block diagram of the power-on-clear circuit is shown in Figure 13-1.

V_{DD}
Internal reset signal

Reference voltage source

Figure 13-1. Block Diagram of Power-on-Clear Circuit

13.3 Operation of Power-on-Clear Circuit

In the power-on-clear circuit, the supply voltage (V_{DD}) and detection voltage ($V_{POC} = 2.1 \text{ V} \pm 0.1 \text{ V}$) are compared, and an internal reset signal is generated when $V_{DD} < V_{POC}$, and an internal reset is released when $V_{DD} \ge V_{POC}$.




Figure 13-2. Timing of Internal Reset Signal Generation in Power-on-Clear Circuit

13.4 Cautions for Power-on-Clear Circuit


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the POC detection voltage (VPOC), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 13-3. Example of Software Processing After Release of Reset (1/2)


• If supply voltage fluctuation is 50 ms or less in vicinity of POC detection voltage



- Notes 1. If reset is generated again during this period, initialization processing <2> is not started.
 - 2. A flowchart is shown on the next page.

Figure 13-3. Example of Software Processing After Release of Reset (2/2)

• Checking reset cause



CHAPTER 14 LOW-VOLTAGE DETECTOR

14.1 Functions of Low-Voltage Detector

The low-voltage detector (LVI) has following functions.

- Compares supply voltage (VDD) and detection voltage (VLVI), and generates an internal interrupt signal or internal reset signal when VDD < VLVI.
- Detection levels (ten levels) of supply voltage can be changed by software.
- Interrupt or reset function can be selected by software.
- Operable in STOP mode.

When the low-voltage detector is used to reset, bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of RESF, refer to **CHAPTER 12 RESET FUNCTION**.

14.2 Configuration of Low-Voltage Detector

The block diagram of the low-voltage detector is shown in Figure 14-1.

VDD -ow-voltage detection level selector V_{DD} Internal reset signal Selector - INTLVI Reference voltage source 4 LVION LVIMD LVIS3 LVIS2 LVIS1 LVIS0 LVIF Low-voltage detection Low-voltage detect level select register (LVIS) register (LVIM) Internal bus

Figure 14-1. Block Diagram of Low-Voltage Detector

14.3 Registers Controlling Low-Voltage Detector

The low-voltage detector is controlled by the following registers.

- Low-voltage detect register (LVIM)
- Low-voltage detection level select register (LVIS)

(1) Low-voltage detect register (LVIM)

This register sets low-voltage detection and the operation mode.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H^{Note 1}.

Figure 14-2. Format of Low-Voltage Detect Register (LVIM)

Address:	FF50H Afte	er reset: 00H	Note 1 R/W ^{Note}	2				
Symbol	<7>	6	5	4	3	2	<1>	<0>
LVIM	LVION	0	0	0	0	0	LVIMD	LVIF

LVION ^{Note 3}	Enabling low-voltage detection operation
0	Disable operation
1	Enable operation

LVIMD	Low-voltage detection operation mode selection		
0	Generate interrupt signal when supply voltage (VDD) < detection voltage (VLVI)		
1	Generate internal reset signal when supply voltage (VDD) < detection voltage (VLVI)		

LVIFNote 4	Low-voltage detection flag	
0	Supply voltage (V _{DD}) ≥ detection voltage (V _{LVI}), or when operation is disabled	
1	Supply voltage (V _{DD}) < detection voltage (V _{LVI})	

Notes 1. For a reset by LVI, the value of LVIM is not initialized.

- 2. Bit 0 is a read-only bit.
- 3. When LVION is set to 1, operation of the comparator in the LVI circuit is started. Use software to instigate a wait of at least 0.2 ms from when LVION is set to 1 until the voltage is confirmed at LVIF.
- **4.** The value of LVIF is output as the interrupt request signal INTLVI when LVION = 1 and LVIMD = 0.

Cautions 1. To stop LVI, follow either of the procedures below.

- When using 8-bit manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.
- 2. Be sure to set bits 2 to 6 to 0.

(2) Low-voltage detection level select register (LVIS)

This register selects the low-voltage detection level.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H^{Note}.

0

Figure 14-3. Format of Low-Voltage Detection Level Select Register (LVIS)

Address: FF51H, After reset: 00H Note R/W Symbol 5 4 3 2 1 0 LVIS 0 0 0 LVIS3 LVIS2 LVIS1 LVIS0

LVIS3	LVIS2	LVIS1	LVIS0	Detection level
0	0	0	0	V _{LVI0} (4.3 V ±0.2 V)
0	0	0	1	V _{LVI1} (4.1 V ±0.2 V)
0	0	1	0	V _{LVI2} (3.9 V ±0.2 V)
0	0	1	1	V _{LVI3} (3.7 V ±0.2 V)
0	1	0	0	VLV14 (3.5 V ±0.2 V)
0	1	0	1	V _{LVI5} (3.3 V ±0.15 V)
0	1	1	0	V _{LVI6} (3.1 V ±0.15 V)
0	1	1	1	V _{LV17} (2.85 V ±0.15 V)
1	0	0	0	VLVIB (2.6 V ±0.1 V)
1	0	0	1	V _{LVI9} (2.35 V ±0.1 V)
	Other than above			Setting prohibited

Note For a reset by LVI, the value of LVIS is not initialized.

Cautions 1. Bits 4 to 7 must be set to 0.

2. If a value other than the above is written during LVI operation, the value becomes undefined at the very moment it is written, and thus be sure to stop LVI (bit 7(LVION) = 0 on the LVIM register) before writing.

14.4 Operation of Low-Voltage Detector

The low-voltage detector can be used in the following two modes.

· Used as reset

Compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), and generates an internal reset signal when $V_{DD} < V_{LVI}$, and releases internal reset when $V_{DD} \ge V_{LVI}$.

· Used as interrupt

Compares the supply voltage (V_{DD}) and detection voltage (V_{LVI}), and generates an interrupt signal (INTLVI) when $V_{DD} < V_{LVI}$.

The operation is set as follows.

(1) When used as reset

- · When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level select register (LVIS).
- <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <4> Use software to instigate a wait of at least 0.2 ms.
- <5> Wait until "supply voltage (VDD) ≥ detection voltage (VLVI)" at bit 0 (LVIF) of LVIM is confirmed.
- <6> Set bit 1 (LVIMD) of LVIM to 1 (generates internal reset signal when supply voltage (V_{DD}) < detection voltage (V_{LVI})).

Figure 14-4 shows the timing of generating the internal reset signal of the low-voltage detector. Numbers <1> to <6> in this figure correspond to <1> to <6> above.

- Cautions 1. <1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.
 - 2. If supply voltage (V_{DD}) ≥ detection voltage (V_{LVI}) when LVIMD is set to 1, an internal reset signal is not generated.
- When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVIMD to 0 and LVION to 0 in that order.




Figure 14-4. Timing of Low-Voltage Detector Internal Reset Signal Generation

- **Notes 1.** The LVIMK flag is set to "1" by reset signal generation.
 - 2. The LVIF flag may be set (1).
 - 3. LVIRF is bit 0 of the reset control flag register (RESF). For details of RESF, refer to **CHAPTER 12 RESET FUNCTION**.

Remark <1> to <6> in Figure 14-4 above correspond to <1> to <6> in the description of "when starting operation" in 14.4 (1) When used as reset.

(2) When used as interrupt

- · When starting operation
- <1> Mask the LVI interrupt (LVIMK = 1).
- <2> Set the detection voltage using bits 3 to 0 (LVIS3 to LVIS0) of the low-voltage detection level select register (LVIS).
- <3> Set bit 7 (LVION) of LVIM to 1 (enables LVI operation).
- <4> Use software to instigate a wait of at least 0.2 ms.
- <5> Wait until "supply voltage (VDD) ≥ detection voltage (VLVI)" at bit 0 (LVIF) of LVIM is confirmed.
- <6> Clear the interrupt request flag of LVI (LVIIF) to 0.
- <7> Release the interrupt mask flag of LVI (LVIMK).
- <8> Execute the El instruction (when vector interrupts are used).

Figure 14-5 shows the timing of generating the interrupt signal of the low-voltage detector. Numbers <1> to <7> in this figure correspond to <1> to <7> above.

• When stopping operation

Either of the following procedures must be executed.

- When using 8-bit memory manipulation instruction: Write 00H to LVIM.
- When using 1-bit memory manipulation instruction: Clear LVION to 0.




Figure 14-5. Timing of Low-Voltage Detector Interrupt Signal Generation

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

2. An interrupt request signal (INTLVI) may be generated, and the LVIF and LVIIF flags may be set to 1.

Remark <1> to <7> in Figure 14-5 above correspond to <1> to <7> in the description of "when starting operation" in 14.4 (2) When used as interrupt.

14.5 Cautions for Low-Voltage Detector

In a system where the supply voltage (V_{DD}) fluctuates for a certain period in the vicinity of the LVI detection voltage (V_{LVI}), the operation is as follows depending on how the low-voltage detector is used.

<1> When used as reset

The system may be repeatedly reset and released from the reset status.

In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below.

<2> When used as interrupt

Interrupt requests may be frequently generated. Take (b) of action (2) below.

In this system, take the following actions.

<Action>

(1) When used as reset

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports (see **Figure 14-6**).


(2) When used as interrupt

- (a) Perform the processing^{Note} for low voltage detection. Check that "supply voltage (VDD) ≥ detection voltage (VLVI)" in the servicing routine of the LVI interrupt by using bit 0 (LVIF) of the low-voltage detection register (LVIM). Clear bit 1 (LVIIF) of interrupt request flag register 0 (IF0) to 0.
- (b) In a system where the supply voltage fluctuation period is long in the vicinity of the LVI detection voltage, wait for the supply voltage fluctuation period, check that "supply voltage (VDD) ≥ detection voltage (VLVI)" using the LVIF flag and clear LVIIF flag to 0.

Note For low voltage detection processing, the CPU clock speed is switched to slow speed and the A/D converter is stopped, etc.

Figure 14-6. Example of Software Processing After Release of Reset (1/2)


• If supply voltage fluctuation is 50 ms or less in vicinity of LVI detection voltage



Note A flowchart is shown on the next page.

Figure 14-6. Example of Software Processing After Release of Reset (2/2)

• Checking reset source



CHAPTER 15 OPTION BYTE

15.1 Functions of Option Byte

The address 0080H of the flash memory of the 78K0S/KU1+ is an option byte area. When power is supplied or when starting after a reset, the option byte is automatically referenced, and settings for the specified functions are performed. When using the product, be sure to set the following functions by using the option byte.

(1) Selection of system clock source

- High-speed internal oscillation clock
- Crystal/ceramic oscillation clock
- External clock input

(2) Low-speed internal oscillation clock oscillation

- Cannot be stopped.
- Can be stopped by software.


(3) Control of RESET pin

- Used as RESET pin
- RESET pin is used as an input port pin (P34) (refer to 15.3 Caution When the RESET Pin Is Used as an Input-Only Port Pin (P34)).

(4) Oscillation stabilization time on power application or after reset release

- 2¹⁰/fx
- 2¹²/fx
- 215/fx
- 217/fx

Figure 15-1. Positioning of Option Byte



15.2 Format of Option Byte

Format of option bytes is shown below.

Figure 15-2. Format of Option Byte (1/2)

Address: 0080H

7	6	5	4	3	2	1	0
1	DEFOSTS1	DEFOSTS0	1	RMCE	OSCSEL1	OSCSEL0	LIOCP

DEFOSTS1	DEFOSTS0	Oscillation stabilization time on power application or after reset release
0	0	2¹⁰/fx (102.4 <i>μ</i> s)
0	1	2 ¹² /fx (409.6 <i>μ</i> s)
1	0	2 ¹⁵ /fx (3.27 ms)
1	1	2 ¹⁷ /fx (13.1 ms)

Caution The setting of this option is valid only when the crystal/ceramic oscillation clock is selected as the system clock source. No wait time elapses if the high-speed internal oscillation clock or external clock input is selected as the system clock source.

RMCE	Control of RESET pin		
1	RESET pin is used as is.		
0	RESET pin is used as input port pin (P34).		

Caution Because the option byte is referenced after reset release, if a low level is input to the RESET pin before the option byte is referenced, then the reset state is not released.

Also, when setting 0 to RMCE, connect the pull-up resistor.

OSCSEL1	OSCSEL0	Selection of system clock source		
0	0	Crystal/ceramic oscillation clock		
0	1	External clock input		
1	×	High-speed internal oscillation clock		

Caution Because the X1 and X2 pins are also used as the P23/ANI3 and P22/ANI2 pins, the conditions under which the X1 and X2 pins can be used differ depending on the selected system clock source.

- (1) Crystal/ceramic oscillation clock is selected The X1 and X2 pins cannot be used as I/O port pins or analog input pins of A/D converter because they are used as clock input pins.
- (2) External clock input is selected

 Because the X1 pin is used as an external clock input pin, P23/ANI3 cannot be used as an I/O port pin or an analog input pin of A/D converter.
- (3) High-speed internal oscillation clock is selected P23/ANI3 and P22/ANI2 pins can be used as I/O port pins or analog input pins of A/D converter.

Remark ×: don't care

Figure 15-2. Format of Option Byte (2/2)

LIOCP	Low-speed internal oscillates
1	Cannot be stopped (oscillation does not stop even if 1 is written to the LSRSTOP bit)
0	Can be stopped by software (oscillation stops when 1 is written to the LSRSTOP bit)

- Cautions 1. If it is selected that low-speed internal oscillator cannot be stopped, the count clock to the watchdog timer (WDT) is fixed to low-speed internal oscillation clock.
 - 2. If it is selected that low-speed internal oscillator can be stopped by software, supply of the count clock to WDT is stopped in the HALT/STOP mode, regardless of the setting of bit 0 (LSRSTOP) of the low-speed internal oscillation mode register (LSRCM). Similarly, clock supply is also stopped when a clock other than the low-speed internal oscillation clock is selected as a count clock to WDT.

While the low-speed internal oscillator is operating (LSRSTOP = 0), the clock can be supplied to the 8-bit timer H1 even in the STOP mode.

Remarks 1. (): fx = 10 MHz

- 2. For the oscillation stabilization time of the resonator, refer to the characteristics of the resonator to be used
- 3. An example of software coding for setting the option bytes is shown below.

OPB CSEG AT 0080H

DB 10010001B ; Set to option byte

; Low-speed internal oscillator cannot be stopped ; The system clock is a crystal or ceramic resonator. ; The RESET pin is used as an input-only port pin (P34).

; Minimum oscillation stabilization time (2 10 /fx)

4. For details on the timing at which the option byte is referenced, see **CHAPTER 12 RESET FUNCTION**.

15.3 Caution When the RESET Pin Is Used as an Input-Only Port Pin (P34)

Be aware of the following when erasing/writing by on-board programming using a dedicated flash memory programmer once again on the already-written device which has been set as "The RESET pin is used as an input-only port pin (P34)" by the option byte function.

Before supplying power to the target system, connect a dedicated flash memory programmer and turn its power on. If the power is supplied to the target system beforehand, it cannot be switched to the flash memory programming mode.

CHAPTER 16 FLASH MEMORY

16.1 Features

The internal flash memory of the 78K0S/KU1+ has the following features.

- O Erase/write even without preparing a separate dedicated power supply
- O Capacity: 1/2/4 KB
 - Erase unit: 1 block (256 bytes)
 - Write unit: 1 block (at onboard/offboard programming time), 1 byte (at self programming time)
- O Rewriting method
 - Rewriting by communication with dedicated flash memory programmer (on-board/off-board programming)
 - Rewriting flash memory by user program (self programming)
- O Supports rewriting of the flash memory at onboard/offboard programming time through security functions
- O Supports security functions in block units at self programming time through protect bytes

16.2 Memory Configuration

The 1/2/4 KB internal flash memory area is divided into 4/8/16 blocks and can be programmed/erased in block units. All the blocks can also be erased at once, by using a dedicated flash memory programmer.




Figure 16-1. Flash Memory Mapping

16.3 Functional Outline

The internal flash memory of the 78K0S/KU1+ can be rewritten by using the rewrite function of the dedicated flash memory programmer, regardless of whether the 78K0S/KU1+ has already been mounted on the target system or not (on-board/off-board programming).

The function for rewriting a program with the user program (self programming), which is ideal for an application when it is assumed that the program is changed after production/shipment of the target system, is provided.

Refer to Table 16-1 for the flash memory writing control function.

In addition, a security function that prohibits rewriting the user program written to the internal flash memory is also supported, so that the program cannot be changed by an unauthorized person.

Refer to 16.7.3 Security settings for details on the security function.

Table 16-1. Rewrite Method

Rewrite Method	Functional Outline	Operation Mode	
On-board programming	Flash memory can be rewritten after the device is mounted on the target system, by using a dedicated flash memory programmer.	Flash memory programming mode	
Off-board programming	Flash memory can be rewritten before the device is mounted on the target system, by using a dedicated flash memory programmer and a dedicated program adapter board (FA series).		
Self programming	Flash memory can be rewritten by executing a user program that has been written to the flash memory in advance by means of on-board/off-board programming.	Self programming mode	

Remarks 1. The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.

- 2. Refer to the following sections for details on the flash memory writing control function.
 - 16.7 On-Board and Off-Board Flash Memory Programming
 - 16.8 Flash Memory Programming by Self Programming

16.4 Writing with Flash Memory Programmer

The following two types of dedicated flash memory programmers can be used for writing data to the internal flash memory of the 78K0S/KU1+.

- FlashPro4 (PG-FP4, FL-PR4)
- <R> FlashPro5 (PG-FP5, FL-PR5)

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the 78K0S/KU1+ have been mounted on the target system. The connectors that connect the dedicated flash memory programmer and the test pad must be mounted on the target system. The test pad is required only when writing data with the crystal/ceramic resonator mounted (refer to Figure 16-4 for mounting of the test pad).

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter (FA series) before the 78K0S/KU1+ is mounted on the target system.


<R> Remark The FL-PR4, FL-PR5 and FA series are products of Naito Densei Machida Mfg. Co., Ltd.

16.5 Programming Environment

<R>

The environment required for writing a program to the flash memory is illustrated below.

Figure 16-2. Environment for Writing Program to Flash Memory (FlashPro4/FlashPro5/QB-MINI2)



<R> Note When using FlashPro5 and QB-MINI2, the signals do not have to be connected.

A host machine that controls the dedicated flash memory programmer is necessary. When using the PG-FP4, FL-PR4, PG-FP5, or FL-PR5, data can be written with just the dedicated flash memory programmer after downloading the program from the host machine.

UART is used for manipulation such as writing and erasing when interfacing between the dedicated flash memory programmer and the 78K0S/KU1+. To write the flash memory off-board, a dedicated program adapter (FA series) is necessary.

Download the latest programmer firmware, GUI, and parameter file from the download site for development tools (http://www.necel.com/micro/ods/eng/index.html).

<R>

<R>


<R>

Table 16-2. Wiring Between 78K0S/KU1+ and FlashPro4/FlashPro5/QB-MINI2

FI	ashPro4/Flasl	hPro5/QB-MINI2 Connection Pin	78K0S/KU1+ Connection Pin		
Pin Name	I/O	Pin Function	Pin Name	Pin No.	
CLK ^{Note 1}	Output	Clock to 78K0S/KU1+	X1/P23/ANI3	5	
FLMD0 ^{Notes 1, 2}	Output	On-board mode signal			
SI/RxD ^{Notes 1, 2}	Input	Receive signal	X2/P22/ANI2	6	
SO/TxD ^{Note 1}	Output	Receive signal/on-board mode signal			
/RESET	Output	Reset signal	RESET/P34	7	
V _{DD}	_	V _{DD} voltage generation/voltage monitor	V _{DD}	4	
GND	_	Ground	Vss	3	

- **Notes 1.** In the 78K0S/KU1+, the CLK and FLMD0 signals are connected to the X1 pin and the SI/RxD and SO/TxD signals to the X2 signal; therefore, these signals need to be directly connected.
- 2. When using FlashPro5 and QB-MINI2, the signals do not have to be connected.

Figure 16-3. Wiring diagram with FlashPro4/FlashPro5/QB-MINI2



Note When using FlashPro5 and QB-MINI2, the signals do not have to be connected.

16.6 Processing of Pins on Board

To write the flash memory on-board, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be processed as described below.

The state of the pins in the self programming mode is the same as that in the HALT mode.

16.6.1 X1 and X2 pins

The X1 and X2 pins are used as the serial interface of flash memory programming. Therefore, if the X1 and X2 pins are connected to an external device, a signal conflict occurs. To prevent the conflict of signals, isolate the connection with the external device.

When connected a capacitor to X1 and X2 pins, waveform at the time of communication is changed. Therefore there is a possibility that cannot communicate depending on capacitor capacitance. When perform flash memory programming, isolate connection with a condenser.

Perform the following processing (1) and (2) when on-board programming is performed with the resonator mounted, when it is difficult to isolate the resonator, while a crystal or ceramic resonator is selected as the system clock.

- (1) Mount the minimum-possible test pads between the device and the resonator, and connect the flash memory programmer via the test pad. Keep the wiring as short as possible (refer to **Figure 16-4** and **Table 16-3**).
- (2) Set the oscillation frequency of the communication clock for writing using the GUI software of the dedicated flash memory programmer. Research the series/parallel resonant and antiresonant frequencies of the resonator used, and set the oscillation frequency so that it is outside the range of the resonant frequency ±10% (refer to **Figure 16-5** and **Table 16-4**).

Test pad

Figure 16-4. Example of Mounting Test Pads




Table 16-3. Clock to Be Used and Mounting of Test Pads

Clock t	Mounting of Test Pads	
High-speed internal oscillation	Not required	
External clock		
Crystal/ceramic oscillation		
clock	After resonator is mounted	Required

<R>

Figure 16-5. PG-FP5 GUI Software Setting Example




Table 16-4. Oscillation Frequency and PG-FP5 GUI Software Setting Value Example

Oscillation Frequency	PG-FP5 GUI Software Setting Value Example
	(Communication Frequency)
2 MHz ≤ fx < 4 MHz	8 MHz
4 MHz ≤ fx < 8 MHz	9 MHz
8 MHz ≤ fx < 9 MHz	10 MHz
9 MHz ≤ fx ≤ 10 MHz	8 MHz


Caution The above values are recommended values. Depending on the usage environment these values may change, so set them after having performed sufficient evaluations.

16.6.2 RESET pin

If the reset signal of the dedicated flash memory programmer is connected to the RESET pin that is connected to the reset signal generator on the board, signal collision takes place. To prevent this collision, isolate the connection with the reset signal generator.

If the reset signal is input from the user system while the flash memory programming mode is set, the flash memory will not be correctly programmed. Do not input any signal other than the reset signal of the dedicated flash memory programmer.

Figure 16-6. Signal Collision (RESET Pin)



In the flash memory programming mode, the signal output by the reset signal generator collides with the signal output by the dedicated flash programmer. Therefore, isolate the signal of the reset signal generator.

16.6.3 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to VDD or Vss via a resistor.

The state of the pins in the self programming mode is the same as that in the HALT mode.

16.6.4 Power supply

Connect the V_{DD} pin to V_{DD} of the flash memory programmer, and the V_{SS} pin to V_{SS} of the flash memory programmer.

16.7 On-Board and Off-Board Flash Memory Programming

16.7.1 Flash memory programming mode

To rewrite the contents of the flash memory by using the dedicated flash memory programmer, set the 78K0S/KU1+ in the flash memory programming mode. When the 78K0S/KU1+ are connected to the flash memory programmer and a communication command is transmitted to the microcontroller, the microcontroller is set in the flash memory programming mode.


Change the mode by using a jumper when writing the flash memory on-board.

16.7.2 Communication commands

The dedicated flash memory programmer controls the 78K0S/KU1+ by using commands. The signals sent from the flash memory programmer to the 78K0S/KU1+ are called communication commands, and the commands sent from the 78K0S/KU1+ to the dedicated flash memory programmer are called response.



Figure 16-7. Communication Commands



Communication commands are listed in the table below. All these communication commands are issued from the programmer and the 78K0S/KU1+ perform processing corresponding to the respective communication commands.

Table 16-5. Communication Commands

Classification	Communication Command Name	Function
Erase	Batch erase (chip erase) command	Erases the contents of the entire memory
	Block erase command	Erases the contents of the memory of the specified block
Write	Write command	Writes to the specified address range and executes a verify check of the contents.
Checksum	Checksum command	Reads the checksum of the specified address range and compares with the written data.
Blank check	Blank check command	Confirms the erasure status of the entire memory.
Security	Security set command	Prohibits batch erase (chip erase) command, block erase command, and write command to prevent operation by third parties.

The 78K0S/KU1+ returns a response for the communication command issued by the dedicated flash memory programmer. The response name sent from the 78K0S/KU1+ are listed below.

Table 16-6. Response Name

Command Name	Function		
ACK	Acknowledges command/data.		
NAK	Acknowledges illegal command/data.		

16.7.3 Security settings

The operations shown below can be prohibited using the security setting command.

• Batch erase (chip erase) is prohibited

Execution of the block erase and batch erase (chip erase) commands for entire blocks in the flash memory is prohibited. Once execution of the batch erase (chip erase) command is prohibited, all the prohibition settings can no longer be cancelled.

Caution After the security setting of the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written because the erase command is disabled.

Block erase is prohibited

Execution of the block erase command in the flash memory is prohibited. This prohibition setting can be cancelled using the batch erase (chip erase) command.

Write is prohibited

Execution of the write and block erase commands for entire blocks in the flash memory is prohibited. This prohibition setting can be cancelled using the batch erase (chip erase) command.

Remark The security setting is valid when the programming mode is set next time.

The batch erase (chip erase), block erase, and write commands are enabled by the default setting when the flash memory is shipped. The above security settings are possible only for on-board/off-board programming. Each security setting can be used in combination.

Table 16-7 shows the relationship between the erase and write commands when the 78K0S/KU1+ security function is enabled.

Table 16-7. Relationship Between Commands When Security Function Is Enabled

Command	Batch Erase (Chip Erase) Command	Block Erase Command	Write Command
When batch erase (chip erase) security operation is enabled	Disabled	Disabled	Enabled ^{Note}
When block erase security operation is enabled	Enabled		Enabled
When write security operation is enabled			Disabled

Note Since the erase command is disabled, data different from that which has already been written to the flash memory cannot be written.

Table 16-8 shows the relationship between the security setting and the operation in each programming mode.

Table 16-8. Relationship Between Security Setting and Operation In Each Programming Mode

Programming Mode	On-Board/Off-Bo	ard Programming	Self Programming		
Security Setting	Security Setting	Security Operation	Security Setting	Security Operation	
Batch erase (chip erase)	atch erase (chip erase) Possible		Impossible	Invalid ^{Note 2}	
Block erase					
Write					

Notes 1. Execution of each command is prohibited by the security setting.

2. Execution of self programming command is possible regardless of the security setting.

16.8 Flash Memory Programming by Self Programming

The 78K0S/KU1+ support a self programming function that can be used to rewrite the flash memory via a user program, making it possible to upgrade programs in the field.

Caution Self programming processing must be included in the program before performing self programming.

Remarks 1. For usages of self programming, refer to use example mentioned in after 16.8.4.

2. To use the internal flash memory of the 78K0S/KU1+ as the external EEPROM for storing data, refer to 78K0S/Kx1+ EEPROM Emulation Application Note (U17379E).

16.8.1 Outline of self programming

To execute self programming, shift the mode from the normal operation of the user program (normal mode) to the self programming mode. Write/erase processing for the flash memory, which has been set to the register in advance, is performed by executing the HALT instruction during self programming mode. The HALT state is automatically released when processing is completed.

To shift to the self programming mode, execute a specific sequence for a specific register. Refer to 16.8.4 Example of shifting normal mode to self programming mode for details.

Remark Data written by self programming can be referenced with the MOV instruction.


Table 16-9. Self Programming Mode

Mode	User Program Execution	Execution of Write/erase for Flash Memory with HALT Instruction		
Normal mode	Enabled	_		
Self programming mode	Enabled ^{Note}	Enabled		

Note Maskable interrupt servicing is disabled during self programming mode.

Figure 16-8 shows a block diagram for self programming, Figure 16-9 shows the self programming state transition diagram, Table 16-10 lists the commands for controlling self programming.

Figure 16-8. Block Diagram of Self Programming






Figure 16-9. Self Programming State Transition Diagram

Table 16-10. Self Programming Controlling Commands

Command Name	Function	Time Taken from HALT Instruction Execution to Command Execution End
Internal verify 1	This command is used to check if data has been correctly written to the flash memory. It is used to check whether data has been written to an entire block.	Internal verify for 1 block (internal verify command executed once): 6.8 ms
Internal verify 2	This command is used to check if data has been correctly written to the flash memory. It is used to check whether data has been written in the same block.	Internal verify for 1 byte: 27 μ s
Block erasure Note	This command is used to erase a specified block. Specify the block number before execution.	8.5 ms
Block blank check	This command is used to check if data in a specified block has been erased. Specify the block number, then execute this command.	480 μs
Byte write	This command is used to write 1-byte data to the specified address in the flash memory. Specify the write address and write data, then execute this command.	150 <i>μ</i> s

<R> Note Set the number of retrials larger than the block erasure time divided by the time (8.5 ms) for one erase, in accordance with the time (MAX. value) required for flash memory block erasures.

Remark The command internal verify 1 can be executed by specifying an address in the same block but internal verify 2 is recommended if data is written to two or more addresses in the same block.

16.8.2 Cautions on self programming function

- No instructions can be executed while a self programming command is being executed. Therefore, clear and
 restart the watchdog timer counter in advance so that the watchdog timer does not overflow during self
 programming. Refer to Table 16-10 for the time taken for the execution of self programming.
- Interrupts that occur during self programming can be acknowledged after self programming mode ends. To avoid this operation, disable interrupt servicing (by setting MK0 to FFH, and executing the DI instruction) before a mode is shifted from the normal mode to the self programming mode with a specific sequence.
- RAM is not used while a self programming command is being executed.
- If the supply voltage drops or the reset signal is input while the flash memory is being written or erased, writing/erasing is not guaranteed.
- The value of the blank data set during block erasure is FFH.
- Set the CPU clock so that it is 1 MHz or more during self programming.
- Execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, then execute self programming. At this time, the HALT instruction is automatically released after 10 μs (MAX.) + 2 CPU clocks (fcpu).
- If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, wait for 8 μs after releasing the HALT status, and then execute self programming.
- Check FPRERR using a 1-bit memory manipulation instruction.
- The state of the pins in self programming mode is the same as that in HALT mode.
- Since the security function set via on-board/off-board programming is disabled in self programming mode, the self programming command can be executed regardless of the security function setting. To disable write or erase processing during self programming, set the protect byte.
- Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the value of these bits is 1 when executing the self programming command, there is a possibility that device does not operate normally.
- Clear the value of the FLCMD register to 00H immediately before setting self-programming mode and normal operation mode.

16.8.3 Registers used for self-programming function

The following registers are used for the self-programming function.

- Flash programming mode control register (FLPMC)
- Flash protect command register (PFCMD)
- Flash status register (PFS)
- Flash programming command register (FLCMD)
- Flash address pointers H and L (FLAPH and FLAPL)
- Flash address pointer H compare register and flash address pointer L compare register (FLAPHC and FLAPLC)
- Flash write buffer register (FLW)

The 78K0S/KU1+ has an area called a protect byte at address 0081H of the flash memory.

(1) Flash programming mode control register (FLPMC)

This register is used to set the operation mode when data is written to the flash memory in the self-programming mode, and to read the set value of the protect byte.

Data can be written to FLPMC only in a specific sequence (refer to 16.8.3 (2) Flash protect command register (PFCMD)) so that the application system does not stop by accident because of malfunction due to noise or program hand-up.

This register is set with an 8-bit memory manipulation instruction.

Reset signal generation makes the contents of this register undefined.

Figure 16-10. Format of Flash Programming Mode Control Register (FLPMC)

Address: F	FA2H A	After reset: Undefined ^{Note 1}		R/W ^{No}	ite 2			
Symbol	7	6	5	4	3	2	1	0
FLPMC	0	PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	0	FLSPM

FLSPM	Selection of operation mode during self-programming mode						
0	Normal mode						
	This is the normal operation status. Executing the HALT instruction sets						
	standby status.						
1	Self-programming mode						
	Self programming commands can be executed by executing the specific						
	sequence to change modes while in normal mode.						
	Set a command, an address, and data to be written, then execute the HALT						
	instruction to execute self programming.						

PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	The set value of the protect byte
					is read to these bits.

Notes 1. Bit 0 (FLSPM) is cleared to 0 when reset is released. The set value of the protect byte is read to bits 2 to 6 (PRSELF0 to PRSELF4) after reset is released.

2. Bits 2 to 6 (PRSELF0 to PRSELF4) are read-only.

Cautions 1. Cautions in the case of setting the self programming mode, refer to 16.8.2 Cautions on self programming function.

- 2. Set the CPU clock so that it is 1 MHz or more during self programming.
- 3. Execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, then execute self programming. At this time, the HALT instruction is automatically released after 10 μ s (MAX.) + 2 CPU clocks (fcpu).
- 4. If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, wait for 8 μs after releasing the HALT status, and then execute self programming.
- 5. Clear the value of the FLCMD register to 00H immediately before setting selfprogramming mode and normal operation mode.

(2) Flash protect command register (PFCMD)

If the application system stops inadvertently due to malfunction caused by noise or program hang-up, an operation to write the flash programming mode control register (FLPMC) may have a serious effect on the system. PFCMD is used to protect FLPMC from being written, so that the application system does not stop inadvertently.

Writing FLPMC is enabled only when a write operation is performed in the following specific sequence.

- <1> Write a specific value to PFCMD (A5H)
- <2> Write the value to be set to bit 0 (FLSPM) of the FLPMC (writing in this step is invalid)
- <3> Write the inverted value of the value to be set to bit 0 (FLSPM) of the FLPMC (writing in this step is invalid)
- <4> Write the value to be set to bit 0 (FLSPM) of the FLPMC (writing in this step is valid)

Caution Interrupt servicing cannot be executed in self-programming mode. Disable interrupt servicing (by executing the DI instruction while MK0 = FFH) before executing the specific sequence that sets self-programming mode and after executing the specific sequence that changes the mode to the normal mode.

This rewrites the value of the register, so that the register cannot be written illegally.


Occurrence of an illegal store operation can be checked by bit 0 (FPRERR) of the flash status register (PFS). Check FPRERR using a 1-bit memory manipulation instruction.

A5H must be written to PFCMD each time the value of FLPMC is changed.

PFCMD can be set by an 8-bit memory manipulation instruction.

Reset signal generation makes PFCMD undefined.

Figure 16-11. Format of Flash Protect Command Register (PFCMD)



(3) Flash status register (PFS)

If data is not written to the flash programming mode control register (FLPMC), which is protected, in the correct sequence (writing the flash protect command register (PFCMD)), FLPMC is not written and a protection error occurs. If this happens, bit 0 of PFS (FPRERR) is set to 1.

When FPRERR is 1, it can be cleared to 0 by writing 0 to it.

Errors that may occur during self-programming are reflected in bit 1 (VCERR) and bit 2 (WEPRERR) of PFS. VCERR or WEPRERR can be cleared by writing 0 to them.

All the flags of the PFS register must be pre-cleared to 0 to check if the operation is performed correctly.

PFS can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears PFS to 00H.

Caution Check FPRERR using a 1-bit memory manipulation instruction.

Figure 16-12. Format of Flash Status Register (PFS)

Address: F	FA1H	After reset: ()0H	R/W				
Symbol	7	6	5	4	3	2	1	0
PFS	0	0	0	0	0	WEPRERR	VCERR	FPRERR

1. Operating conditions of FPRERR flag

<Setting conditions>

- If PFCMD is written when the store instruction operation recently performed on a peripheral register is not to write a specific value (A5H) to FLPMC
- If the first store instruction operation after <1> is on a peripheral register other than FLPMC
- If the first store instruction operation after <2> is on a peripheral register other than FLPMC
- If a value other than the inverted value of the value to be set to FLPMC is written by the first store instruction after <2>
- If the first store instruction operation after <3> is on a peripheral register other than FLPMC
- If a value other than the value to be set to FLPMC (value written in <2>) is written by the first store instruction after <3>

Remark The numbers in angle brackets above correspond to the those in (2) Flash protect command register (PFCMD).

<Reset conditions>

- If 0 is written to the FPRERR flag
- · If the reset signal is generation

2. Operating conditions of VCERR flag

<Setting conditions>

- Erasure verification error
- Internal writing verification error

If VCERR is set, it means that the flash memory has not been erased or written correctly. Erase or write the memory again in the specified procedure.

Remark The VCERR flag may also be set if an erase or write protect error occurs.

<Reset conditions>

- When 0 is written to the VCERR flag
- · When the reset signal generation

3. Operating conditions of WEPRERR flag

<Setting conditions>

- If the area specified by the protect byte to be protected from erasing or writing is specified by the flash address pointer H (FLAPH) and a command is executed to this area
- If 1 is written to a bit that has not been erased (a bit for which the data is 0).

<Reset conditions>

- · When 0 is written to the WEPRERR flag
- When the reset signal generation

(4) Flash programming command register (FLCMD)

This register is used to specify whether the flash memory is erased, written, or verified in the self-programming mode.

This register is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 16-13. Format of Flash Programming Command Register (FLCMD)

Address: F	FA3H A	After reset: (00H R/V	V				
Symbol	7	6	5	4	3	2	1	0
FLCMD	0	0	0	0	0	FLCMD2	FLCMD1	FLCMD0

FLCMD2	FLCMD1	FLCMD0	Command Name	Function
0	0	1	Internal verify 1	This command is used to check if data has been correctly written to the flash memory. It is used to check whether data has been written to an entire block. If an error occurs, bit 1 (VCERR) or bit 2 (WEPRERR) of the flash status register (PFS) is set to 1.
			Internal verify 2	This command is used to check if data has been correctly written to the flash memory. It is used to check whether data has been written in the same block. If an error occurs, bit 1 (VCERR) or bit 2 (WEPRERR) of the flash status register (PFS) is set to 1.
0	1	1	Block erase	This command is used to erase specified block. It is used both in the on-board mode and self-programming mode.
1	0	0	Block blank check	This command is used to check if the specified block has been erased.
1	0	1	Byte write	This command is used to write 1-byte data to the specified address in the flash memory. Specify the write address and write data, then execute this command. If 1 is written to a bit that has not been erased (a bit for which the data is 0), then bit 2 (WEPRERR) of the flash status register (PFS) becomes 1.
Othe	er than abov	re ^{Note}	Setting prohibited	1

Note If any command other than those above is executed, command execution may immediately be terminated, and bit 1 or 2 (WEPRERR or VCERR) of the flash status register (PFS) may be set to 1.

(5) Flash address pointers H and L (FLAPH and FLAPL)

These registers are used to specify the start address of the flash memory when the memory is erased, written, or verified in the self-programming mode.


FLAPH and FLAPL consist of counters, and they are incremented until the values match with those of FLAPHC and FLAPLC when the programming command is not executed. When the programming command is executed, therefore, set the value again.

These registers are set with a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation makes these registers undefined.

Figure 16-14. Format of Flash Address Pointer H/L (FLAPH/FLAPL)

Address: FFA4H, FFA5H After reset: 00H R/W



Caution Be sure to clear bits 4 to 7 of FLAPH and FLAPHC to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.

(6) Flash address pointer H compare register and flash address pointer L compare register (FLAPHC and FLAPLC)

These registers are used to specify the address range in which the internal sequencer operates when the flash memory is verified in the self-programming mode.


Set FLAPHC to the same value as that of FLAPH. Set the last address of the range in which verification is to be executed to FLAPLC.

These registers are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 16-15. Format of Flash Address Pointer H/L Compare Registers (FLAPHC/FLAPLC)

Address: FFA6H, FFA7H After reset: 00H R/W



- Cautions 1. Be sure to clear bits 4 to 7 of FLAPH and FLAPHC to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.
 - 2. Set the number of the block subject to a block erase, verify, or blank check (same value as FLAPH) to FLAPHC.
 - 3. Clear FLAPLC to 00H when a block erase is performed, and set this register to FFH when a blank check is performed.

(7) Flash write buffer register (FLW)

This register is used to store the data to be written to the flash memory.

This register is set with an 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 16-16. Format of Flash Write Buffer Register (FLW)

Address: F	FA8H	After reset: 0	00H R/V	V				
Symbol	7	6	5	4	3	2	1	0
FLW	FLW7	FLW6	FLW5	FLW4	FLW3	FLW2	FLW1	FLW0

(8) Protect byte

This protect byte is used to specify the area that is to be protected from writing or erasing. The specified area is valid only in the self-programming mode. Because self-programming of the protected area is invalid, the data written to the protected area is guaranteed.

Figure 16-17. Format of Protect Byte (1/2)

	Address: 008	1H						
_	7	6	5	4	3	2	1	0
	1	PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	1	1

• μ PD78F9200

PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	Status
0	1	1	1	0	Blocks 3 to 0 are protected.
0	1	1	1	1	Blocks 1 and 0 are protected.
	'	'	'	'	Blocks 2 and 3 can be written or erased.
1	1	1	1	1	All blocks can be written or erased.
	Other than above				Setting prohibited

• μ PD78F9201

PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	Status
THOLLIT	THOLLIO	THOLLIZ	THOLLIT	THOLLIO	
0	1	1	0	0	Blocks 7 to 0 are protected.
0	4	1	0 1 1		Blocks 5 to 0 are protected.
U		'			Blocks 6 and 7 can be written or erased.
0	0 1	1	1 0		Blocks 3 to 0 are protected.
			l	U	Blocks 4 to 7 can be written or erased.
0	1	4	1 1 E		Blocks 1 and 0 are protected.
	'	ı	ı	'	Blocks 2 to 7 can be written or erased.
1	1	1	1	1	All blocks can be written or erased.
	C	Other than abov	e		Setting prohibited

Figure 16-17. Format of Protect Byte (2/2)

μ PD78F9202

PRSELF4	PRSELF3	PRSELF2	PRSELF1	PRSELF0	Status		
0	1	0	0	0	Blocks 15 to 0 are protected.		
0	1	0	0	1	Blocks 13 to 0 are protected.		
U	Į.	O	O	ı	Blocks 14 and 15 can be written or erased.		
0	0 1 0 1 0	0	Blocks 11 to 0 are protected.				
0	ı	U	1	0	Blocks 12 to 15 can be written or erased.		
0	1	0	1	1	Blocks 9 to 0 are protected.		
U	I	·		Blocks 10 to 15 can be written or erased.			
0	0 1	1 1	0	0	Blocks 7 to 0 are protected.		
U	I				Blocks 8 to 15 can be written or erased.		
0	0 1 1 0 1	1 1	Blocks 5 to 0 are protected.				
U		'	ı	ı	1 1	U	!
0	1	1	1	0	Blocks 3 to 0 are protected.		
U	Į	Į.	Į	O	Blocks 4 to 15 can be written or erased.		
0	1	1	1	1	Blocks 1 and 0 are protected.		
U	Į	Į.	Į	I	Blocks 2 to 15 can be written or erased.		
1	1	1	1	1	All blocks can be written or erased.		
	C	ther than abov	е		Setting prohibited		

16.8.4 Example of shifting normal mode to self programming mode

The operating mode must be shifted from normal mode to self programming mode before performing self programming.

An example of shifting to self programming mode is explained below.

- <1> Disable interrupts if the interrupt function is used (by setting the interrupt mask flag registers (MK0) to FFH and executing the DI instruction).
- <2> Clear FLCMD (FLCMD=00H).
- <3> Clear the flash status register (PFS).
- <4> Set self programming mode using a specific sequence. Note
 - Write a specific value (A5H) to PFCMD.
 - Write 01H to FLPMC (writing in this step is invalid).
 - Write 0FEH (inverted value of 01H) to FLPMC (writing in this step is invalid).
 - Write 01H to FLPMC (writing in this step is valid).
- <5> Execute NOP instruction and HALT instruction.
- <6> Check the execution result of the specific sequence using bit 0 (FPRERR) of PFS. Abnormal \rightarrow <3>, normal \rightarrow <7>
- <7> Mode shift is completed.

Note Set the CPU clock so that it is 1 MHz or more during self programming.

Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.




Figure 16-18. Example of Shifting to Self Programming Mode

Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.

Remark <1> to <7> in Figure 16-18 correspond to <1> to <7> in 16.8.4 (previous page).

An example of the program that shifts the mode to self programming mode is shown below.

;-----

•			
; STAR	Г		
;			
	MOV	MK0,#1111111B	; Masks all interrupts
	MOV	FLCMD,#00H	; Clear FLCMD register
	DI		
Mode01	nLoop:		; Configure settings so that the CPU clock \geq 1 MHz
	MOV	PFS,#00H	; Clears flash status register
	MOV	PFCMD,#0A5H	; PFCMD register control
	MOV	FLPMC,#01H	; FLPMC register control (sets value)
	MOV	FLPMC,#0FEH	; FLPMC register control (inverts set value)
	MOV	FLPMC,#01H	; Sets self programming mode with FLPMC register
			; control (sets value)
	NOP		
	HALT		
	BT PFS.	.0,\$ModeOnLoop	; Checks completion of write to specific registers
			; Repeats the same processing when an error occurs
;			
; END			
;			

16.8.5 Example of shifting self programming mode to normal mode

The operating mode must be returned from self programming mode to normal mode after performing self programming.

An example of shifting to normal mode is explained below.

- <1> Clear FLCMD (FLCMD=00H).
- <2> Clear the flash status register (PFS).
- <3> Set normal mode using a specific sequence.
 - Write the specific value (A5H) to PFCMD.
 - Write 00H to FLPMC (writing in this step is invalid)
 - Write 0FFH (inverted value of 00H) to FLPMC (writing in this step is invalid)
 - Write 00H to FLPMC (writing in this step is valid)
- <4> Check the execution result of the specific sequence using bit 0 (FPRERR) of PFS.
 - Abnormal \rightarrow <2>, normal \rightarrow <5>
- <5> Enable interrupt servicing (by executing the El instruction and changing MK0) to restore the original state.
- <6> Mode shift is completed

Note After the specific sequence is correctly executed, restore the CPU clock to its setting before the self programming.

Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.




Figure 16-19. Example of Shifting to Normal Mode

Caution Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.

Remark <1> to <6> in Figure 16-19 correspond to <1> to <6> in 16.8.5 (previous page).

An example of a program that shifts the mode to normal mode is shown below.

; -----;START ;-----MOV FLCMD, #00H ; Clear FLCMD register ModeOffLoop: MOV PFS,#00H ; Clears flash status register MOV PFCMD,#0A5H ; PFCMD register control MOV FLPMC, #00H ; FLPMC register control (sets value) FLPMC, #0FFH ; FLPMC register control (inverts set value) MOV MOV ; Sets normal mode via FLPMC register control (sets value) FLPMC,#00H BT PFS.0, \$ModeOffLoop ; Checks completion of write to specific registers ; Repeats the same processing when an error occurs ; Restore the CPU clock to its setting before the self ; programming MKO, #INT MKO ; Restores interrupt mask flag MOV ΕI ;-----; END ;-----

16.8.6 Example of block erase operation in self programming mode

An example of the block erase operation in self programming mode is explained below.

- <1> Set 03H (block erase) to the flash program command register (FLCMD).
- <2> Set the block number to be erased, to flash address pointer H (FLAPH).
- <3> Set flash address pointer L (FLAPL) to 00H.
- <4> Write the same value as FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Set the flash address pointer L compare register (FLAPLC) to 00H.
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter) Note.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS.
 - Abnormal \rightarrow <10>
 - Normal \rightarrow <11>
- <10> Block erase processing is abnormally terminated.
- <11> Block erase processing is normally terminated.

Note This setting is not required when the watchdog timer is not used.




Figure 16-20. Example of Block Erase Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <11> in Figure 16-20 correspond to <1> to <11> in **16.8.6** (previous page).

An example of a program that performs a block erase in self programming mode is shown below.

;; ;START		
,		
,		
FlashBlockEra	ıse:	
MOV	FLCMD,#03H	; Sets flash control command (block erase)
MOV	FLAPH,#07H	; Sets number of block to be erased (block 7 is specified here)
MOV	FLAPL,#00H	; Fixes FLAPL to "00H"
MOV	FLAPHC,#07H	; Sets erase block compare number (same value as that of FLAPH)
MOV	FLAPLC,#00H	; Fixes FLAPLC to "OOH"
MOV	PFS,#00H	; Clears flash status register
MOV	WDTE,#0ACH	; Clears & restarts WDT
HALT		; Self programming is started
MOV	A,PFS	
MOV	CmdStatus,A	; Execution result is stored in variable
		; (CmdStatus = 0: normal termination, other than 0: abnormal
		; termination)
;		
; END		
;		

16.8.7 Example of block blank check operation in self programming mode

An example of the block blank check operation in self programming mode is explained below.

- <1> Set 04H (block blank check) to the flash program command register (FLCMD).
- <2> Set the number of block for which a blank check is performed, to flash address pointer H (FLAPH).
- <3> Set flash address pointer L (FLAPL) to 00H.
- <4> Write the same value as FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Set the flash address pointer L compare register (FLAPLC) to FFH.
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note}.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS.
 - Abnormal \rightarrow <10>
 - Normal \rightarrow <11>
- <10> Block blank check is abnormally terminated.
- <11> Block blank check is normally terminated.

Note This setting is not required when the watchdog timer is not used.

Block blank check <1> Set block blank check command (FLCMD = 04H) <2> Set no. of block for blank check to FLAPH <3> Set FLAPL to 00H <4> Set the same value as that of FLAPH to FLAPHC <5> Set FLAPLC to 00H <6> Clear PFS <7> Clear & restart WDT counter $(WDTE = ACH)^{Note}$ <8> Execute HALT instruction <9> Check execution result Abnormal (VCERR and WEPRERR flags) Normal <10> Abnormal termination <11> Normal termination

Figure 16-21. Example of Block Blank Check Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <11> in Figure 16-21 correspond to <1> to <11> in 16.8.7 (previous page).

An example of a program that performs a block blank check in self programming mode is shown below.

;-----;START ;-----FlashBlockBlankCheck: MOV FLCMD, #04H ; Sets flash control command (block blank check) MOV FLAPH,#07H ; Sets number of block for blank check (block 7 is specified ; here) MOV FLAPL, #00H ; Fixes FLAPL to "00H" FLAPHC,#07H MOV ; Sets blank check block compare number (same value as that of ; FLAPH) MOV FLAPLC, #0FFH ; Fixes FLAPLC to "FFH" PFS,#00H MOV ; Clears flash status register ; Clears & restarts WDT MOV WDTE, #0ACH HALT ; Self programming is started MOV A, PFS CmdStatus, A ; Execution result is stored in variable MOV ; (CmdStatus = 0: normal termination, other than 0: abnormal ; termination) ;-----; END ;-----

16.8.8 Example of byte write operation in self programming mode

An example of the byte write operation in self programming mode is explained below.

- <1> Set 05H (byte write) to the flash program command register (FLCMD).
- <2> Set the number of block to which data is to be written, to flash address pointer H (FLAPH).
- <3> Set the address at which data is to be written, to flash address pointer L (FLAPL).
- <4> Set the data to be written, to the flash write buffer register (FLW).
- <5> Clear the flash status register (PFS).
- <6> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter) Note.
- <7> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <8> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS.
 - Abnormal \rightarrow <9>
 - Normal \rightarrow <10>
- <9> Byte write processing is abnormally terminated.
- <10> Byte write processing is normally terminated.

Note This setting is not required when the watchdog timer is not used.

Caution If a write results in failure, erase the block once and write to it again.




Figure 16-22. Example of Byte Write Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <10> in Figure 16-22 correspond to <1> to <10> in 16.8.8 (previous page).

An example of a program that performs a byte write in self programming mode is shown below.

lashWrite:		
MOV	FLCMD,#05H	; Sets flash control command (byte write)
MOV	FLAPH,#07H	; Sets address to which data is to be written, with
		; FLAPH (block 7 is specified here)
MOV	FLAPL,#20H	; Sets address to which data is to be written, with
		; FLAPL (address 20H is specified here)
VOM	FLW,#10H	; Sets data to be written (10H is specified here)
MOV	PFS,#00H	; Clears flash status register
MOV	WDTE,#0ACH	; Clears & restarts WDT
HALT		; Self programming is started
MOV	A,PFS	
MOV	CmdStatus,A	; Execution result is stored in variable
		; (CmdStatus = 0: normal termination, other than 0: abnormal
		; termination)

16.8.9 Example of internal verify operation in self programming mode

An example of the internal verify operation in self programming mode is explained below.

Internal verify 1

- <1> Set 01H (internal verify 1) to the flash program command register (FLCMD).
- <2> Set the number of block for which internal verify is performed, to flash address pointer H (FLAPH).
- <3> Sets the flash address pointer L (FLAPL) to 00H.
- <4> Write the same value as that of FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Sets the flash address pointer L compare register (FLAPLC) to FFH.
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note}.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS.

```
Abnormal \rightarrow <10>
```

Normal \rightarrow <11>

- <10> Internal verify processing is abnormally terminated.
- <11> Internal verify processing is normally terminated.

Internal verify 2

- <1> Set 02H (internal verify 2) to the flash program command register (FLCMD).
- <2> Set the number of block for which internal verify is performed, to flash address pointer H (FLAPH).
- <3> Sets flash address pointer L (FLAPL) to the start address.
- <4> Write the same value as that of FLAPH to the flash address pointer H compare register (FLAPHC).
- <5> Sets flash address pointer L compare register (FLAPLC) to the end address.
- <6> Clear the flash status register (PFS).
- <7> Write ACH to the watchdog timer enable register (WDTE) (clear and restart the watchdog timer counter)^{Note}.
- <8> Execute the HALT instruction then start self programming. (Execute an instruction immediately after the HALT instruction if self programming has been executed.)
- <9> Check if a self programming error has occurred using bit 1 (VCERR) and bit 2 (WEPRERR) of PFS.

```
Abnormal \rightarrow <10>
```

Normal \rightarrow <11>

- <10> Internal verify processing is abnormally terminated.
- <11> Internal verify processing is normally terminated.

Note This setting is not required when the watchdog timer is not used.

Internal verify 1 <1> Set internal verify 1 command (FLCMD = 01H) <2> Set No. of block for internal verify, to FLAPH <3> Sets FLAPL to 00H <4> Set the same value as that of FLAPH to FLAPHC <5> Sets FLAPLC to FFH <6> Clear PFS <7> Clear & restart WDT counter (WDTE = ACH)^{Note} <8> Execute HALT instruction <9> Check execution result Abnormal (VCERR and WEPRERR flags) Normal <11> Normal termination <10> Abnormal termination

Figure 16-23. Example of Internal Verify Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <11> in Figure 16-23 correspond to Internal verify 1 <1> to <11> in 16.8.9 (previous page).




Figure 16-24. Example of Internal Verify Operation in Self Programming Mode

Note This setting is not required when the watchdog timer is not used.

Remark <1> to <11> in Figure 16-24 correspond to Internal verify 2 <1> to <11> in 16.8.9 (the page before last).

An example of a program that performs an internal verify in self programming mode is shown below.

• Internal verify 1 ;-----;START ;-----FlashVerify: MOV FLCMD, #01H ; Sets flash control command (internal verify 1) VOM FLAPH,#07H ; Set the number of block for which internal verify is ; performed, to FLAPH (Example: Block 7 is specified here) VOM FLAPL, #00H ; Sets FLAPL to 00H MOV FLAPHC, #07H MOV FLAPLC, #FFH ; Sets FLAPLC to FFH MOV PFS,#00H ; Clears flash status register MOV WDTE, #0ACH ; Clears & restarts WDT HALT ; Self programming is started VOM A.PFS VOM CmdStatus, A ; Execution result is stored in variable ; (CmdStatus = 0: normal termination, other than 0: abnormal ; termination) ;-----; END ;-----• Internal verify 2 ;-----:START ;-----FlashVerify: ; Sets flash control command (internal verify 2) MOV FLCMD, #02H MOV FLAPH,#07H ; Set the number of block for which internal verify is ; performed, to FLAPH (Example: Block 7 is specified here) MOV FLAPL, #00H ; Sets FLAPL to the start address for verify (Example: Address ; 00H is specified here) VOM FLAPHC, #07H FLAPLC, #20H ; Sets FLAPLC to the end address for verify (Example: Address MOV ; 20H is specified here) ; Clears flash status register PFS,#00H MOV VOM WDTE, #0ACH ; Clears & restarts WDT HALT ; Self programming is started MOV A,PFS MOV CmdStatus, A ; Execution result is stored in variable ; (CmdStatus = 0: normal termination, other than 0: abnormal ; termination) ;-----; END ; -----


16.8.10 Examples of operation when command execution time should be minimized in self programming mode

Examples of operation when the command execution time should be minimized in self programming mode are explained below.

(1) Erasure to blank check

- <1> Mode is shifted from normal mode to self programming mode (<1> to <7> in 16.8.4)
- <2> Execution of block erase → Error check (<1> to <11> in 16.8.6)
- <3> Execution of block blank check → Error check (<1> to <11> in 16.8.7)
- <4> Mode is shifted from self programming mode to normal mode (<1> to <6> in 16.8.5)

Figure 16-25. Example of Operation When Command Execution Time Should Be Minimized (from Erasure to Blank Check)



Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <4> in Figure 16-25 correspond to <1> to <4> in **16.8.10 (1)** above.

An example of a program when the command execution time (from erasure to black check) should be minimized in self programming mode is shown below.


```
;-----
:START
;-----
      MOV
               MKO, #11111111B ; Masks all interrupts
               FLCMD, #00H
      MOV
                            ; Clears FLCMD register
      DI
                               ; Configure settings so that the CPU clock \geq 1 MHz
ModeOnLoop:
                               ; Clears flash status register
      MOV
               PFS,#00H
      MOV
               PFCMD, #0A5H
                               ; PFCMD register control
      MOV
               FLPMC, #01H
                               ; FLPMC register control (sets value)
      MOV
               FLPMC, #0FEH
                               ; FLPMC register control (inverts set value)
      MOV
               FLPMC, #01H
                               ; Sets self programming mode with FLPMC register control (sets
                               ; value)
      NOP
      HALT
                               ; Checks completion of write to specific registers
      BT PFS.0, $ModeOnLoop
                               ; Repeats the same processing when an error occurs.
FlashBlockErase:
               FLCMD, #03H
      MOV
                               ; Sets flash control command (block erase)
                               ; Sets number of block to be erased (block 7 is specified
      VOM
               FLAPH,#07H
                               ; here)
      MOV
               FLAPL, #00H
                               ; Fixes FLAPL to "00H"
               FLAPHC, #07H
                               ; Sets erase block compare number (same value as that of
      MOV
                               ; FLAPH)
      MOV
               FLAPLC, #00H
                               ; Fixes FLAPLC to "00H"
      MOV
               WDTE, #0ACH
                               ; Clears & restarts WDT
      HALT
                               ; Self programming is started
      MOV
               A, PFS
               A,#00H
      CMP
      BNZ
               $StatusError
                               ; Checks erase error
                               ; Performs abnormal termination processing when an error
                               ; occurs.
FlashBlockBlankCheck:
      MOV
               FLCMD, #04H
                               ; Sets flash control command (block blank check)
      MOV
               FLAPH,#07H
                               ; Sets number of block for blank check (block 7 is specified
                               ; here)
      MOV
               FLAPL,#00H
                               ; Fixes FLAPL to "00H"
      MOV
               FLAPHC, #07H
                               ; Sets blank check block compare number (same value as of
                               ; FLAPH)
```

```
MOV
             FLAPLC, #0FFH
                           ; Fixes FLAPLC to "FFH"
     MOV
             WDTE, #0ACH
                           ; Clears & restarts WDT
     HALT
                           ; Self programming is started
     MOV
             A, PFS
     CMP
             A,#00H
     BNZ
             $StatusError
                           ; Checks blank check error
                           ; Performs abnormal termination processing when an error
                           ; occurs.
     MOV
             FLCMD, #00H
                           ; Clears FLCMD register
ModeOffLoop:
     MOV
             PFS,#00H
                           ; Clears flash status register
     MOV
             PFCMD, #0A5H
                           ; PFCMD register control
     MOV
             FLPMC, #00H
                           ; FLPMC register control (sets value)
     MOV
             FLPMC, #0FFH
                           ; FLPMC register control (inverts set value)
     MOV
             FLPMC, #00H
                           ; Sets normal mode via FLPMC register control (sets value)
     BT PFS.0, $ModeOffLoop
                           ; Checks completion of write to specific registers
                           ; Repeats the same processing when an error occurs.
                           ; After the specific sequence is correctly executed, restore
                           ; the CPU clock to its setting before the self programming
     MOV
             MK0, #INT MK0
                           ; Restores interrupt mask flag
     ΕI
     BR
             StatusNormal
,-----
;END (abnormal termination processing); Perform processing to shift to
    normal mode in order to return to normal processing
;-----
StatusError:
;-----
;END (normal termination processing)
,-----
StatusNormal:
```

(2) Write to internal verify

- <1> Mode is shifted from normal mode to self programming mode (<1> to <7> in 16.8.4)
- <2> Specification of source data for write
- <3> Execution of byte write → Error check (<1> to <10> in 16.8.8)
- <4> <3> is repeated until all data are written.
- <5> Execution of internal verify → Error check (<1> to <11> in 16.8.9)
- <6> Mode is shifted from self programming mode to normal mode (<1> to <6> in 16.8.5)

Figure 16-26. Example of Operation When Command Execution Time Should Be Minimized (from Write to Internal Verify)



Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <6> in Figure 16-26 correspond to <1> to <6> in **16.8.10 (2)** above.

An example of a program when the command execution time (from write to internal verify) should be minimized in self programming mode is shown below.

```
;-----
:START
:-----
      MOV
              MKO, #11111111B ; Masks all interrupts
              FLCMD, #00H
      MOV
                              ; Clears FLCMD register
      DΤ
ModeOnLoop:
                              ; Configure settings so that the CPU clock ≥ 1 MHz
      MOV
              PFS,#00H
                              ; Clears flash status register
              PFCMD, #0A5H
                              ; PFCMD register control
      MOV
      MOV
              FLPMC, #01H
                              ; FLPMC register control (sets value)
      MOV
              FLPMC, #0FEH
                              ; FLPMC register control (inverts set value)
      MOV
              FLPMC, #01H
                              ; Sets self programming mode with FLPMC register control
                               ; (sets value)
      NOP
      HALT
      BT PFS.0, $ModeOnLoop
                              ; Checks completion of write to specific registers
                               ; Repeats the same processing when an error occurs.
FlashWrite:
                             ; Sets address at which data to be written is located
      MOVW
              HL, #DataAdrTop
                              ; Sets address at which data is to be written
      MOVAM
              DE,#WriteAdr
FlashWriteLoop:
      MOV
              FLCMD, #05H
                              ; Sets flash control command (byte write)
      MOV
              A,D
      MOV
              FLAPH, A
                              ; Sets address at which data is to be written
      MOV
              A,E
      MOV
              FLAPL, A
                               ; Sets address at which data is to be written
      MOV
              A,[HL]
      MOV
              FLW,A
                              ; Sets data to be written
      MOV
              WDTE, #0ACH
                              ; Clears & restarts WDT
      HALT
                               ; Self programming is started
      MOV
              A, PFS
              A,#00H
      CMP
      BNZ
               $StatusError
                              ; Checks write error
                               ; Performs abnormal termination processing when an error
                               ; occurs.
                               ; address at which data to be written is located + 1
      INCW
      WVOM
              AX,HL
      CMPW
              AX, #DataAdrBtm ; Performs internal verify processing
      BNC
               $FlashVerify
                              ; if write of all data is completed
```

```
INCW
                               ; Address at which data is to be written + 1
               FlashWriteLoop
      BR
FlashVerify:
      MVVM
              HL, #WriteAdr
                             ; Sets verify address
      VOM
               FLCMD, #02H
                             ; Sets flash control command (internal verify 2)
      MOV
              A,H
                               ; Sets verify start address
      VOM
              FLAPH, A
      VOM
              A,L
      MOV
               FLAPL, A
                              ; Sets verify start address
      MOV
              A,D
              FLAPHC, A
      VOM
                              ; Sets verify end address
      MOV
              A,E
      MOV
              FLAPLC, A
                               ; Sets verify end address
      MOV
               WDTE, #0ACH
                               ; Clears & restarts WDT
      HALT
                               ; Self programming is started
      MOV
              A, PFS
              A,#00H
      CMP
               $StatusError
                              ; Checks internal verify error
      BNZ
                               ; Performs abnormal termination processing when an error
                               ; occurs.
      MOV
               FLCMD, #00H
                               ; Clears FLCMD register
ModeOffLoop:
      MOV
               PFS,#00H
                               ; Clears flash status register
      MOV
               PFCMD, #0A5H
                               ; PFCMD register control
              FLPMC, #00H
      MOV
                               ; FLPMC register control (sets value)
      VOM
               FLPMC,#0FFH
                               ; FLPMC register control (inverts set value)
      MOV
               FLPMC, #00H
                               ; Sets normal mode via FLPMC register control (sets value)
                               ; Checks completion of write to specific registers
      BT PFS.0, $ModeOffLoop
                               ; Repeats the same processing when an error occurs.
                               ; After the specific sequence is correctly executed, restore
                               ; the CPU clock to its setting before the self programming
      MOV
              MKO, #INT MKO
                               ; Restores interrupt mask flag
      ΕI
      BR
              StatusNormal
;-----
; END (abnormal termination processing); Perform processing to shift to
     normal mode in order to return to normal processing
;-----
StatusError:
```

256

```
;-----
; END (normal termination processing)
,-----
StatusNormal:
; Data to be written
;-----
DataAdrTop:
  DB
      XXH
      XXH
  DB
  DB
      XXH
  DB
      XXH
  DB
      XXH
DataAdrBtm:
,-----
```

Remark Internal verify 2 is used in the above program example. Use internal verify 1 to verify s whole block.

16.8.11 Examples of operation when interrupt-disabled time should be minimized in self programming mode

Examples of operation when the interrupt-disabled time should be minimized in self programming mode are explained below.

(1) Erasure to blank check

- <1> Specification of block erase command (<1> to <5> in 16.8.6)
- <2> Mode is shifted from normal mode to self programming mode (<1> to <7> in 16.8.4)
- <3> Execution of block erase command \rightarrow Error check (<6> to <11> in 16.8.6)
- <4> Mode is shifted from self programming mode to normal mode (<1> to <6> in 16.8.5)
- <5> Specification of block blank check command (<1> to <5> in 16.8.7)
- <6> Mode is shifted from normal mode to self programming mode (<1> to <7> in 16.8.4)
- <7> Execution of block blank check command \rightarrow Error check (<6> to <11> in 16.8.7)
- <8> Mode is shifted from self programming mode to normal mode (<1> to <6> in 16.8.5)

Erasure to blank check Figure 16-20 <1> Specify block erase command <1> to <5> <2> Shift to self programming Figure 16-18 <1> to <7> mode <3> Execute block erase command Figure 16-20 <6> to <11> Abnormal 3> Check execution result (VCERR and WEPRERR flags) Normal Figure 16-19 <4> Shift to normal mode <1> to <6> <5> Specify block blank Figure 16-21 check command <1> to <5> <6> Shift to self programming Figure 16-18 mode <1> to <7> <7> Execute block blank check command Figure 16-21 <6> to <11> <7> Check execution result Abnormal (VCERR and WEPRERR flags) Normal Figure 16-19 <8> Shift to normal mode <1> to <6> Abnormal termination Note Normal termination

Figure 16-27. Example of Operation When Interrupt-Disabled Time Should Be Minimized (from Erasure to Blank Check)

Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <8> in Figure 16-27 correspond to <1> to <8> in **16.8.11 (1)** (previous page).

An example of a program when the interrupt-disabled time (from erasure to blank check) should be minimized in self programming mode is shown below.

```
;-----
:START
;-----
FlashBlockErase:
      ; Sets erase command
      MOV
               FLCMD, #03H
                             ; Sets flash control command (block erase)
      MOV
               FLAPH,#07H
                            ; Sets number of block to be erased (block 7 is specified here)
               FLAPL, #00H
                             ; Fixes FLAPL to "00H"
      MOV
               FLAPHC,#07H
      MOV
                             ; Sets erase block compare number (same value as that of FLAPH)
               FLAPLC, #00H
                             ; Fixes FLAPLC to "00H"
      MOV
      CALL
               !ModeOn
                             ; Shift to self programming mode
      ; Execution of erase command
      MOV
               PFS, #00H
                             ; Clears flash status register
      MOV
               WDTE, #0ACH
                             ; Clears & restarts WDT
                             ; Self programming is started
      HALT
      MOV
               A, PFS
               A,#00H
      CMP
      BNZ
               $StatusError
                             ; Checks erase error
                             ; Performs abnormal termination processing when an error
                              ; occurs.
      CALL
               !ModeOff
                             ; Shift to normal mode
      ; Sets blank check command
      MOV
               FLCMD, #04H
                             ; Sets flash control command (block blank check)
               FLAPH,#07H
                             ; Sets block number for blank check (block 7 is specified here)
      MOV
               FLAPL,#00H
                             ; Fixes FLAPL to "00H"
      MOV
      MOV
               FLAPHC, #07H
                             ; Sets blank check block compare number (same value as that of
                             ; FLAPH)
               FLAPLC, #0FFH
                             ; Fixes FLAPLC to "FFH"
      MOV
      CALL
               !ModeOn
                             ; Shift to self programming mode
      ; Execution of blank check command
      MOV
               PFS, #00H
                             ; Clears flash status register
      MOV
               WDTE, #0ACH
                             ; Clears & restarts WDT
      HALT
                             ; Self programming is started
      MOV
               A, PFS
      CMP
               A,#00H
      BNZ
               $StatusError
                             ; Checks blank check error
                             ; Performs abnormal termination processing when an error occurs
```

```
!ModeOff
                       ; Shift to normal mode
     CALL
            StatusNormal
     BR
;END (abnormal termination processing); Perform processing to shift to
    normal mode in order to return to normal processing
StatusError:
;-----
; END (normal termination processing)
StatusNormal:
;------
; Processing to shift to self programming mode
;-----
ModeOn:
     MOV
            MKO, #11111111B ; Masks all interrupts
     VOM
            FLCMD, #00H ; Clears FLCMD register
     DI
ModeOnLoop:
                        ; Configure settings so that the CPU clock \geq 1 MHz
     MOV
            PFS,#00H
                        ; Clears flash status register
            PFCMD, #0A5H
                        ; PFCMD register control
     VOM
     VOM
            FLPMC, #01H
                       ; FLPMC register control (sets value)
            FLPMC, #0FEH
                       ; FLPMC register control (inverts set value)
     VOM
            FLPMC, #01H
                        ; Sets self programming mode via FLPMC register control (sets
     MOV
                        ; value)
     NOP
     HALT
     BT PFS.0, $ModeOnLoop
                       ; Checks completion of write to specific registers
                        ; Repeats the same processing when an error occurs.
     RET
: -----
; Processing to shift to normal mode
;-----
ModeOffLoop:
     MOV
            FLCMD, #00H
                       ; Clears FLCMD register
     MOV
            PFS,#00H
                       ; Clears flash status register
     VOM
            PFCMD, #0A5H
                       ; PFCMD register control
```

CHAPTER 16 FLASH MEMORY

MOV FLPMC, #00H ; FLPMC register control (sets value) MOV FLPMC, #0FFH ; FLPMC register control (inverts set value) FLPMC,#00H ; Sets normal mode via FLPMC register control (sets value) MOV BT PFS.0, \$ModeOffLoop ; Checks completion of write to specific registers ; Repeats the same processing when an error occurs. ; After the specific sequence is correctly executed, restore ; the CPU clock to its setting before the self programming MOV MK0,#INT_MK0 ; Restores interrupt mask flag ΕI RET

(2) Write to internal verify

- <1> Specification of source data for write
- <2> Specification of byte write command (<1> to <4> in 16.8.8)
- <3> Mode is shifted from normal mode to self programming mode (<1> to <7> in 16.8.4)
- <4> Execution of byte write command \rightarrow Error check (<5> to <10> in 16.8.8)
- <5> Mode is shifted from self programming mode to normal mode (<1> to <6> in 16.8.5)
- <6> <2> to <5> is repeated until all data are written.
- <7> The internal verify command is specified (<1> to <5> in 16.8.9)
- <8> Mode is shifted from normal mode to self programming mode (<1> to <7> in 16.8.4)
- <9> Execution of internal verify command \rightarrow Error check (<6> to <11> in 16.8.9)
- <10> Mode is shifted from self programming mode to normal mode (<1> to <6> in 16.8.5)

Write to internal verify <1> Set source data for write Figure 16-22 <2> Specify byte write command <1> to <4> <3> Shift to self programming Figure 16-18 mode <1> to <7> <4> Execute byte write command Figure 16-22 <5> to <10> <4> Check execution result Abnormal (VCERR and WEPRERR flags) Normal Figure 16-19 <5> Shift to normal mode <1> to <6> Yes <6> All data written? No Figure 16-23 <7> Specify internal verify command <1> to <5> <8> Shift to self programming Figure 16-18 mode <1> to <7> :9> Execute internal verify command Figure 16-23 <6> to <11> <9> Check execution result Abnormal (VCERR and WEPRERR flags) Normal Figure 16-19 <10> Shift to normal mode <1> to <6> Abnormal termination Note Normal termination

Figure 16-28. Example of Operation When Interrupt-Disabled Time Should Be Minimized (from Write to Internal Verify)

Note Perform processing to shift to normal mode in order to return to normal processing.

Remark <1> to <10> in Figure 16-28 correspond to <1> to <10> in 16.8.11 (2) (previous page).

An example of a program when the interrupt-disabled time (from write to internal verify) should be minimized in self programming mode is shown below.

```
;-----
:START
:-----
      ; Sets write command
FlashWrite:
              HL, #DataAdrTop ; Sets address at which data to be written is located
      MOVW
      MOVW
              DE, #WriteAdr ; Sets address at which data is to be written
FlashWriteLoop:
      MOV
              FLCMD,#05H
                           ; Sets flash control command (byte write)
      VOM
              A,D
      VOM
              FLAPH, A
                            ; Sets address at which data is to be written
      VOM
              A,E
      MOV
              FLAPL, A
                            ; Sets address at which data is to be written
              A, [HL]
      VOM
      MOV
              FLW,A
                            ; Sets data to be written
      CALL
                             ; Shift to self programming mode
              !ModeOn
      ; Execution of write command
      MOV
              PFS,#00H
                           ; Clears flash status register
      MOV
              WDTE, #0ACH
                            ; Clears & restarts WDT
                             ; Self programming is started
      HALT
      VOM
              A,PFS
      CMP
              A,#00H
              $StatusError ; Checks write error
      BNZ
                             ; Performs abnormal termination processing when an error
                             ; occurs.
      CALL
              !ModeOff
                            ; Shift to normal mode
      MOV
              MKO, #INT MKO
                            ; Restores interrupt mask flag
      ΕI
      ; Judgment of writing all data
      INCW
              _{\rm HL}
                             ; Address at which data to be written is located + 1
      MOVW
              AX,HL
      CMPW
              AX, #DataAdrBtm ; Performs internal verify processing
              $FlashVerify ; if write of all data is completed
      BNC
      INCW
              DE
                             ; Address at which data is to be written + 1
      BR
              FlashWriteLoop
      ; Setting internal verify command
```

```
FlashVerify:
     MOVW
            HL, #WriteAdr
                       ; Sets verify address
     MOV
            FLCMD, #02H
                       ; Sets flash control command (internal verify 2)
     MOV
            A,H
     MOV
            FLAPH,A
                       ; Sets verify start address
     MOV
            A,L
     MOV
            FLAPL, A
                       ; Sets verify start address
     MOV
            A,D
     MOV
            FLAPHC, A
                       ; Sets verify end address
            A,E
     MOV
            FLAPLC, A
     MOV
                       ; Sets verify end address
     CALL
            !ModeOn
                        ; Shift to self programming mode
     ; Execution of internal verify command
     MOV
            PFS, #00H
                       ; Clears flash status register
            WDTE, #0ACH
                       ; Clears & restarts WDT
     MOV
     HALT
                        ; Self programming is started
     MOV
            A, PFS
            A,#00H
     CMP
            $StatusError
                       ; Checks internal verify error
     BNZ
                        ; Performs abnormal termination processing when an error occurs
     CALL
            !ModeOff
                       ; Shift to normal mode
     BR
            StatusNormal
,-----
;END (abnormal termination processing); Perform processing to shift to
    normal mode in order to return to normal processing
;-----
StatusError:
;-----
; END (normal termination processing)
;-----
StatusNormal:
:-----
; Processing to shift to self programming mode
;-----
ModeOn:
     MOV
            MKO, #11111111B ; Masks all interrupts
     MOV
            FLCMD, #00H
                       ; Clears FLCMD register
```

DI

```
; Configure settings so that the CPU clock \geq 1 MHz
ModeOnLoop:
     MOV
             PFS,#00H
                          ; Clears flash status register
     MOV
             PFCMD, #0A5H
                          ; PFCMD register control
      MOV
             FLPMC, #01H
                          ; FLPMC register control (sets value)
      MOV
             FLPMC, #0FEH
                          ; FLPMC register control (inverts set value)
             FLPMC, #01H
      MOV
                          ; Sets self programming mode via FLPMC register control (sets
                          ; value)
      NOP
      HALT
      BT PFS.0, $ModeOnLoop
                          ; Checks completion of write to specific registers
                          ; Repeats the same processing when an error occurs.
      RET
;-----
; Processing to shift to normal mode
;-----
ModeOffLoop:
     MOV
             FLCMD, #00H
                          ; Clears FLCMD register
      MOV
             PFS,#00H
                         ; Clears flash status register
      MOV
             PFCMD, #0A5H
                         ; PFCMD register control
             FLPMC, #00H
                          ; FLPMC register control (sets value)
      VOM
      MOV
             FLPMC, #0FFH
                          ; FLPMC register control (inverts set value)
      MOV
             FLPMC, #00H
                          ; Sets normal mode via FLPMC register control (sets value)
      BT PFS.0, $ModeOffLoop
                         ; Checks completion of write to specific registers
                          ; Repeats the same processing when an error occurs.
                          ; After the specific sequence is correctly executed, restore
                           ; the CPU clock to its setting before the self programming
     MOV
             MK0, #INT_MK0
                          ; Restores interrupt mask flag
      ΕI
      RET
;------
;Data to be written
;-----
DataAdrTop:
     DB
             XXH
      DB
             XXH
      DB
             XXH
```

	DB	XXH
	:	
	:	
	DB	XXH
DataAdı	rBtm:	
;		

Remark Internal verify 2 is used in the above program example. Use internal verify 1 to verify s whole block.

17.1 Connecting QB-MINI2 to 78K0S/KU1+

The 78K0S/KU1+ uses RESET, X1, X2, INTP1, VDD, and GND pins to communicate with the host machine via an on-chip debug emulator (QB-MINI2).

Caution Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.




Figure 17-1. Recommended Circuit Connection

Caution The constants described in the circuit connection example are reference values. If you perform flash programming aiming at mass production, thoroughly evaluate whether the specifications of the target device are satisfied.

- Notes 1. The RESET pin is used to download the monitor program at debugger startup or to implement forced reset. Therefore, a pin that alternately functions as the RESET pin cannot be used. For reset pin connection, refer to QB-MINI2 User's Manual (U18371E).
 - 2. This is the pin connection when the X1 and X2 pins are not used in the target system. When using the X1 and X2 pins, refer to 17.1.2 Connection of X1 and X2 pins.
 - 3. No problem will occur if the dashed line portions are connected.
 - 4. This pin is connected to enhance the accuracy of time measurement between run and break during debugging. Debugging is possible even if this pin is left open, but measurement error occurs in several ms units.

Note 5. The INTP1 pin is used for communication between QB-MINI2 and the target device during debugging. When debugging is performed with QB-MINI2, therefore, the INTP1 pin and its alternate-function pin cannot be used. For INTP1 pin connection, refer to 17.1.1 Connection of INTP1 pin.

Pins for communication depend on whether the monitor program has been written or not. (refer to **Table 17-1**) X1 and X2 pins can be used as I/O port pins or the pins for oscillation, after the monitor program has been written.

Table 17-1. Pins for communication with QB-MINI2

Before writing the monitor program	After writing the monitor program
X1, X2, RESET, INTP1, VDD, VSS	RESET, INTP1, VDD, Vss

17.1.1 Connection of INTP1 pin

The INTP1 pin is used only for communication between QB-MINI2 and the target device during debugging. Design circuits appropriately according to the relevant case among the cases shown below.

- (1) INTP1 pin is not used in target system (as is illustrated in Figure 17-1. Recommended Circuit Connection)
 - \rightarrow See Figure 17-2.
- (2) QB-MINI2 is used only for programming, not for debugging
 - \rightarrow See Figure 17-3.
- (3) QB-MINI2 is used for debugging and debugging of the INTP1 pin is performed only with a real machine
 - → See Figure 17-4.

Figure 17-2. Circuit Connection for the Case Where INTP1 Pin Is Not Used in Target System





Figure 17-3. Circuit Connection for the Case Where QB-MINI2 Is Used Only for Programming



Figure 17-4. Circuit Connection for the Case Where QB-MINI2 Is Used for Debugging and Debugging of INTP1 Pin Is Performed Only with Real Machine




Caution If debugging is performed with a real machine running, without using QB-MINI2, write the user program using the QB-Programmer. Programs downloaded by the debugger include the monitor program, and such a program malfunctions if it is not controlled via QB-MINI2.

17.1.2 Connection of X1 and X2 pins

The X1 and X2 pins are used when the debugger is started for the first time (when downloading the monitor program) and when programming is performed with the QB-Programmer.

Figure 17-5. Circuit Connection for the Case Where X1 and X2 Pins Are Used in Target System



* Jumper setting

When debugger is started for the first time (downloading the monitor program) or when

programming is performed with QB-Programmer: 1-2 shorted Other than above: 2-3 shorted

17.2 Securing of user resources

The user must prepare the following to perform communication between QB-MINI2 and the target device and implement each debug function. For details of the setting, refer to QB-MINI2 User's Manual (U18371E).

· Securement of memory space

The shaded portions in Figure 17-6 are the areas reserved for placing the debug monitor program, so user programs cannot be allocated in these spaces.

Internal ROM space

Internal ROM end address

Internal ROM end address

Stack area for debugging (5 bytes)

for software break (2 bytes)

0x7EH

INTP1 interrupt vector (2 bytes)

Ox18H

Figure 17-6. Memory Spaces Where Debug Monitor Programs Are Allocated

• Securement of serial interface for communication

The register settings, concerning the INTP1 pin used for communication between QB-MINI2 and the target device, performed by the debug monitor program must not be changed.

CHAPTER 18 INSTRUCTION SET OVERVIEW

This chapter lists the instruction set of the 78K0S/KU1+. For details of the operation and machine language (instruction code) of each instruction, refer to 78K/0S Series Instructions User's Manual (U11047E).

18.1 Operation

18.1.1 Operand identifiers and description methods

Operands are described in "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Uppercase letters and the symbols #, !, \$, and [] are key words and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$ and [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 18-1. Operand Identifiers and Description Methods

Identifier	Description Method
r rp sfr	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol
saddr saddrp	FE20H to FF1FH Immediate data or labels FE20H to FF1FH Immediate data or labels (even addresses only)
addr16 addr5	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions) 0040H to 007FH Immediate data or labels (even addresses only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label

Remark For symbols of special function registers, see Table 3-3 Special Function Registers.

18.1.2 Description of "Operation" column

A: A register; 8-bit accumulator

X: X registerB: B registerC: C registerD: D register

E: E registerH: H registerL: L register

AX: AX register pair; 16-bit accumulator

BC: BC register pair
DE: DE register pair
HL: HL register pair
PC: Program counter
SP: Stack pointer

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

IE: Interrupt request enable flag

(): Memory contents indicated by address or register contents in parentheses

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

\(\text{.:}\) Logical product (AND)\(\text{.:}\) Logical sum (OR)

∀: Exclusive logical sum (exclusive OR)

—: Inverted data

addr16: 16-bit immediate data or label

jdisp8: Signed 8-bit data (displacement value)

18.1.3 Description of "Flag" column

(Blank): Unchanged
0: Cleared to 0
1: Set to 1

X: Set/cleared according to the resultR: Previously saved value is stored

18.2 Operation List

Mnemonic	Operand		Bytes	Clocks	Operation	Flag		
						Z	AC	CY
MOV	r, #byte		3	6	r ← byte			
	saddr, #byte		3	6	(saddr) ← byte			
	sfr, #byte		3	6	sfr ← byte			
	A, r	Note 1	2	4	$A \leftarrow r$			
	r, A	Note 1	2	4	$r \leftarrow A$			
	A, saddr		2	4	$A \leftarrow (saddr)$			
	saddr, A		2	4	(saddr) ← A			
	A, sfr		2	4	A ← sfr			
	sfr, A		2	4	sfr ← A			
	A, !addr16		3	8	A ← (addr16)			
	!addr16, A		3	8	(addr16) ← A			
	PSW, #byte		3	6 PSW ← byte		×	×	×
	A, PSW		2	4	A ← PSW			
	PSW, A		2	4	PSW ← A	×	×	×
	A, [DE]		1	6	$A \leftarrow (DE)$			
	[DE], A		1	6	(DE) ← A			
	A, [HL]		1	6	$A \leftarrow (HL)$			
	[HL], A		1	6	(HL) ← A			
	A, [HL + byte]		2	6	A ← (HL + byte)			
	[HL + byte], A		2	6	(HL + byte) ← A			
XCH	A, X		1	4	$A \leftrightarrow X$			
	A, r	Note 2	2	6	$A \leftrightarrow r$			
	A, saddr		2	6	$A \leftrightarrow (saddr)$			
	A, sfr		2	6	$A \leftrightarrow sfr$			
	A, [DE]		1	8	$A \leftrightarrow (DE)$			_
	A, [HL]		1	8	$A \leftrightarrow (HL)$			_
	A, [HL, byte]		2	8	$A \leftrightarrow (HL + byte)$			

Notes 1. Except r = A.

2. Except r = A, X.

Remark One instruction clock cycle is one CPU clock cycle (fcpu) selected by the processor clock control register (PCC).

Mnemonic	Operand		Bytes	Clocks	Operation		Flag	1
							AC	CY
MOVW	rp, #word		3	6	$rp \leftarrow word$			
	AX, saddrp		2	6	$AX \leftarrow (saddrp)$			
	saddrp, AX		2	8	$(saddrp) \leftarrow AX$			
	AX, rp	Note	1	4	$AX \leftarrow rp$			
	rp, AX	Note	1	4	$rp \leftarrow AX$			
XCHW	AX, rp	Note	1	8	$AX \leftrightarrow rp$			
ADD	A, #byte		2	4	$A, CY \leftarrow A + byte$	×	×	×
	saddr, #byte		3	6	$(saddr),CY \leftarrow (saddr) + byte$	×	×	×
	A, r		2	4	$A,CY \leftarrow A + r$	×	×	×
	A, saddr		2	4	$A,CY \leftarrow A + (saddr)$	×	×	×
	A, !addr16		3	8	$A, CY \leftarrow A + (addr16)$	×	×	×
	A, [HL]		1	6	$A,CY \leftarrow A + (HL)$	×	×	×
	A, [HL + byte]		2	6	$A,CY \leftarrow A + (HL + byte)$	×	×	×
ADDC	A, #byte		2	4	$A,CY \leftarrow A + byte + CY$	×	×	×
	saddr, #byte		3	6	$(saddr),CY \leftarrow (saddr) + byte + CY$	×	×	×
	A, r		2	4	$A,CY \leftarrow A + r + CY$	×	×	×
	A, saddr		2	4	$A,CY \leftarrow A + (saddr) + CY$	×	×	×
	A, !addr16		3	8	$A,CY \leftarrow A + (addr16) + CY$	×	×	×
	A, [HL]		1	6	$A,CY \leftarrow A + (HL) + CY$	×	×	×
	A, [HL + byte]		2	6	$A,CY \leftarrow A + (HL + byte) + CY$	×	×	×
SUB	A, #byte		2	4	$A,CY \leftarrow A-byte$	×	×	×
	saddr, #byte		3	6	$(saddr),CY \leftarrow (saddr) - byte$	×	×	×
	A, r		2	4	$A,CY\leftarrow A-r$	×	×	×
	A, saddr		2	4	$A,CY\leftarrow A-(saddr)$	×	×	×
	A, !addr16		3	8	$A,CY\leftarrow A-(addr16)$	×	×	×
	A, [HL]		1	6	$A,CY\leftarrow A-(HL)$	×	×	×
	A, [HL + byte]		2	6	$A, CY \leftarrow A - (HL + byte)$	×	×	×

Note Only when rp = BC, DE, or HL.

Remark One instruction clock cycle is one CPU clock cycle (fcpu) selected by the processor clock control register (PCC).

Mnemonic	Operand	Bytes	Clocks	Operation		Flag	
					Z	AC	CY
SUBC	A, #byte	2	4	$A,CY \leftarrow A-byte-CY$	×	×	×
	saddr, #byte	3	6	(saddr), CY ← (saddr) – byte – CY	×	×	×
	A, r	2	4	$A,CY\leftarrow A-r-CY$	×	×	×
	A, saddr	2	4	$A,CY \leftarrow A - (saddr) - CY$	×	×	×
	A, !addr16	3	8	A, CY ← A − (addr16) − CY	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (HL) - CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (HL + byte) - CY$	×	×	×
AND	A, #byte	2	4	A ← A ∧ byte	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \land byte$	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \wedge (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×		
	A, [HL + byte]	2	6	A ← A ∧ (HL + byte)	×		
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×		
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \lor byte$	×		
	A, r	2	4	$A \leftarrow A \lor r$	×		
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×		
XOR	A, #byte	2	4	$A \leftarrow A \forall byte$	×		
	saddr, #byte	3	6	(saddr) ← (saddr) ∀ byte	×		
	A, r	2	4	$A \leftarrow A \forall r$	×		
	A, saddr	2	4	$A \leftarrow A \forall (saddr)$	×		
	A, !addr16	3	8	$A \leftarrow A \forall (addr16)$	×		
	A, [HL]	1	6	$A \leftarrow A \forall (HL)$	×		
	A, [HL + byte]	2	6	A ← A → (HL + byte)	×		

Remark One instruction clock cycle is one CPU clock cycle (fcpu) selected by the processor clock control register (PCC).

Mnemonic	Operand	Bytes	Clocks	Operation		Flag	J
					Z	AC	CY
CMP	A, #byte	2	4	A – byte	×	×	×
	saddr, #byte	3	6	(saddr) – byte	×	×	×
	A, r	2	4	A – r	×	×	×
	A, saddr	2	4	A – (saddr)	×	×	×
	A, !addr16	3	8	A – (addr16)	×	×	×
	A, [HL]	1	6	A – (HL)	×	×	×
	A, [HL + byte]	2	6	A – (HL + byte)	×	×	×
ADDW	AX, #word	3	6	$AX, CY \leftarrow AX + word$	×	×	×
SUBW	AX, #word	3	6	$AX,CY\leftarrowAX-word$	×	×	×
CMPW	AX, #word	3	6	AX – word	×	×	×
INC	r	2	4	r ← r + 1	×	×	
	saddr	2	4	$(saddr) \leftarrow (saddr) + 1$	×	×	
DEC	r	2	4	$r \leftarrow r - 1$	×	×	
	saddr	2	4	$(saddr) \leftarrow (saddr) - 1$	×	×	
INCW	rp	1	4	$rp \leftarrow rp + 1$			
DECW	rp	1	4	$rp \leftarrow rp - 1$			
ROR	A, 1	1	2	(CY, $A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1$			×
ROL	A, 1	1	2	(CY, $A_0 \leftarrow A_7$, $A_{m+1} \leftarrow A_m$) \times 1			×
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			×
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×
SET1	saddr.bit	3	6	$(\text{saddr.bit}) \leftarrow 1$			
	sfr.bit	3	6	$sfr.bit \leftarrow 1$			
	A.bit	2	4	$A.bit \leftarrow 1$			
	PSW.bit	3	6	PSW.bit ← 1	×	×	×
	[HL].bit	2	10	(HL).bit \leftarrow 1			
CLR1	saddr.bit	3	6	$(\text{saddr.bit}) \leftarrow 0$			
	sfr.bit	3	6	$sfr.bit \leftarrow 0$			
	A.bit	2	4	$A.bit \leftarrow 0$			
	PSW.bit	3	6	$PSW.bit \leftarrow 0$	×	×	×
	[HL].bit	2	10	(HL).bit \leftarrow 0			
SET1	CY	1	2	CY ← 1			1
CLR1	CY	1	2	CY ← 0			0
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$			×

Remark One instruction clock cycle is one CPU clock cycle (fcpu) selected by the processor clock control register (PCC).

Mnemonic	Operand	Bytes	Clocks	Operation		Flag	l
					Z	AC	CY
CALL	!addr16	3	6	$(SP-1) \leftarrow (PC+3)$ H, $(SP-2) \leftarrow (PC+3)$ L, $PC \leftarrow addr16$, $SP \leftarrow SP-2$			
CALLT	[addr5]	1	8	$(SP - 1) \leftarrow (PC + 1)_H, (SP - 2) \leftarrow (PC + 1)_L,$ $PC_H \leftarrow (00000000, addr5 + 1),$ $PC_L \leftarrow (00000000, addr5), SP \leftarrow SP - 2$			
RET		1	6	$PCH \leftarrow (SP + 1), PCL \leftarrow (SP), SP \leftarrow SP + 2$			
RETI		1	8	$\begin{aligned} & PCH \leftarrow (SP+1), PCL \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, NMIS \leftarrow 0 \end{aligned}$	R	R	R
PUSH	PSW	1	2	$(SP-1) \leftarrow PSW, SP \leftarrow SP-1$			
	rp	1	4	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L, SP \leftarrow SP-2$			
POP	PSW	1	4	$PSW \leftarrow (SP),SP \leftarrow SP + 1$	R	R	R
	rp	1	6	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP), SP \leftarrow SP + 2$			
MOVW	SP, AX	2	8	SP ← AX			
	AX, SP	2	6	$AX \leftarrow SP$			
BR	!addr16	3	6	PC ← addr16			
	\$addr16	2	6	PC ← PC + 2 + jdisp8			
	AX	1	6	$PCH \leftarrow A, PCL \leftarrow X$			
ВС	\$saddr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1			
BNC	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
BZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
BNZ	\$saddr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
ВТ	saddr.bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr.bit) = 1			
	sfr.bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr.bit = 1			
	A.bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A.bit = 1			
	PSW.bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW.bit = 1			
BF	saddr.bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr.bit) = 0			
	sfr.bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 0$			
	A.bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$			
	PSW.bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW.bit = 0			
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then PC \leftarrow PC + 2 + jdisp8 if B \neq 0			
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8$ if $C \neq 0$			
	saddr, \$addr16	3	8	$(\text{saddr}) \leftarrow (\text{saddr}) - 1$, then PC \leftarrow PC + 3 + jdisp8 if $(\text{saddr}) \neq 0$			
NOP		1	2	No Operation			
El		3	6	IE ← 1 (Enable Interrupt)			
DI		3	6	IE ← 0 (Disable Interrupt)			
HALT		1	2	Set HALT Mode			
STOP		1	2	Set STOP Mode			

Remark One instruction clock cycle is one CPU clock cycle (fcpu) selected by the processor clock control register (PCC).

18.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, INC, DEC, ROR, ROL, RORC, ROLC, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	А	r	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte]	\$addr16	1	None
A	ADD		MOV ^{Note}	MOV	MOV	MOV	MOV	MOV	MOV	MOV		ROR	
	ADDC		XCH ^{Note}	XCH	XCH			XCH	XCH	XCH		ROL	
	SUB		ADD		ADD	ADD			ADD	ADD		RORC	
	SUBC		ADDC		ADDC	ADDC			ADDC	ADDC		ROLC	
	AND		SUB		SUB	SUB			SUB	SUB			
	OR		SUBC		SUBC	SUBC			SUBC	SUBC			
	XOR		AND		AND	AND			AND	AND			
	CMP		OR		OR	OR			OR	OR			
			XOR		XOR	XOR			XOR	XOR			
			CMP		CMP	CMP			CMP	CMP			
r	MOV	MOV											INC
													DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV	MOV									DBNZ		INC
	ADD												DEC
	ADDC												
	SUB												
	SUBC												
	AND												
	OR												
	XOR												
	CMP												
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											
[HL + byte]		MOV											

Note Except r = A.

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand	#word	AX	rp ^{Note}	saddrp	SP	None
1st Operand						
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}				INCW DECW PUSH POP
saddrp		MOVW				
sp		MOVW				

Note Only when rp = BC, DE, or HL.

(3) Bit manipulation instructions

SET1, CLR1, NOT1, BT, BF

2nd Operand	\$addr16	None
1st Operand		
A.bit	BT BF	SET1 CLR1
sfr.bit	BT BF	SET1 CLR1
saddr.bit	BT BF	SET1 CLR1
PSW.bit	BT BF	SET1 CLR1
[HL].bit		SET1 CLR1
СУ		SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLT, BR, BC, BNC, BZ, BNZ, DBNZ

2nd Operand 1st Operand	AX	!addr16	[addr5]	\$addr16
Basic instructions	BR	CALL BR	CALLT	BR BC BNC BZ BNZ
Compound instructions				DBNZ

(5) Other instructions

RET, RETI, NOP, EI, DI, HALT, STOP

CHAPTER 19 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to +6.5	V
	Vss		-0.3 to +0.3	V
Input voltage	Vı	P20 to P23, P32, P34, P40, P43	-0.3 to $V_{DD} + 0.3^{Note}$	V
Output voltage	Vo		-0.3 to $V_{DD} + 0.3^{Note}$	V
Analog input voltage	Van		-0.3 to V _{DD} + 0.3 ^{Note}	V
Output current, high	Іон	Per pin	-10.0	mA
		Total of P20 to P23, P32, P40, P43	-44.0	mA
Output current, low	Іоь	Per pin	20.0	mA
		Total of P20 to P23, P32, P40, P43	44.0	mA
Operating ambient	TA	In normal operation mode	-40 to +85	°C
temperature		During flash memory programming		
Storage temperature	Tstg	Flash memory blank status	-65 to +150	°C
		Flash memory programming already performed	-40 to +125	°C

Note Must be 6.5 V or lower

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

<R> X1 Oscillator Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.0 \text{ to } 5.5 \text{ V}^{Note 1}$, $V_{SS} = 0 \text{ V}$)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	Vss X1 X2 C1 C2 7777	Oscillation frequency (fx) ^{Note 2}		2.0		10.0	MHz
Crystal resonator	Vss X1 X2 C1 C2 7	Oscillation frequency (fx) ^{Note 2}		2.0		10.0	MHz
External	X1	X1 input	2.7 V ≤ V _{DD} ≤ 5.5 V	2.0		10.0	MHz
clock		frequency (fx) ^{Note 2}	2.0 V ≤ V _{DD} < 2.7 V	2.0		5.0	
		X1 input high- /low-level width	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0.045		0.25	μs
	\vdash	(txH, txL)	2.0 V ≤ V _{DD} < 2.7 V	0.09		0.25	

Notes 1. Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is 2.1 V \pm 0.1 V.

2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Caution When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- . Do not route the wiring near a signal line through which a high fluctuating current flows.
- . Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

Remark For the resonator selection and oscillator constant, users are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

High-Speed Internal Oscillator Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.0 \text{ to } 5.5 \text{ V}^{\text{Note 1}}$, $V_{SS} = 0 \text{ V}$)

Resonator	Parameter	Conditions		MIN.	TYP.	MAX.	Unit
High-speed internal	Oscillation frequency (fx = 8	$2.7~V \leq V_{DD} \leq 5.5~V$	$T_A = -10 \text{ to } +70^{\circ}\text{C}$			±3	%
oscillator	MHz ^{Note 2}) deviation		$T_A = -40 \text{ to } +85^{\circ}\text{C}$			±5	%
	Oscillation frequency (fx) ^{Note 2}	$2.0 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$		5.5			MHz

- **Notes 1.** Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on-clear (POC) circuit is $2.1 \text{ V} \pm 0.1 \text{ V}$.
 - 2. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Low-Speed Internal Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.0 to 5.5 VNote, VSS = 0 V)

Resonator	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Low-speed internal oscillator			120	240	480	kHz

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is 2.1 V \pm 0.1 V.

DC Characteristics (TA = -40 to +85°C, VDD = 2.0 to 5.5 V Note, VSS = 0 V) (1/2)

Parameter	Symbol		Conditi	ons	MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin		$2.0~V \leq V_{DD} \leq 5.5~V$			- 5	mA
		Total of all pins		$4.0~V \leq V_{DD} \leq 5.5~V$			-25	mA
				$2.0 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			-15	mA
Output current, low	lol	Per pin	Per pin $2.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$				10	mA
		Total of all pins	total of all pins $4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$				30	mA
				$2.0 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$			15	mA
Input voltage, high	V _{IH1}	P23 in external clo P20 and P21	ock mod	e and pins other than	0.8V _{DD}		V _{DD}	V
	V _{IH2}	P23 in other than o	external	clock mode, P20 and	0.7V _{DD}		V _{DD}	٧
Input voltage, low	VIL1	P23 in external clo P20 and P21	P23 in external clock mode and pins other than P20 and P21		0		0.2V _{DD}	>
	V _{IL2}	P23 in other than	P23 in other than external clock mode, P20 and P21		0		0.3V _{DD}	V
Output voltage, high	Vон	Total of output pin Іон = –15 mA	s	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ Iон = -5 mA	V _{DD} – 1.0			V
		Іон = -100 <i>µ</i> А		$2.0 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	V _{DD} - 0.5			V
Output voltage, low	Vol	Total of output pin	s	$4.0~V \leq V_{DD} \leq 5.5~V$			1.3	V
		IoL = 30 mA		IoL = 10 mA				
		$2.0 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	V				0.4	٧
		IoL = 400 μA	$I_{OL} = 400 \ \mu A$					
Input leakage current, high	Ішн	V _I = V _{DD} Pins other than X1				1	μΑ	
Input leakage current, low	ILIL	V _I = 0 V Pins other than X1				-1	μΑ	
Output leakage current, high	Ісон	Vo = VDD Pins other than X2				1	μΑ	
Output leakage current, low	ILOL	Vo = 0 V Pins other than X2				-1	μΑ	
Pull-up resistance value	Rpu	V _I = 0 V		10	30	100	kΩ	
Pull-down resistance value	R _{PD}	P22, P23, reset st	atus		10	30	100	kΩ

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is 2.1 V \pm 0.1 V.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V) (2/2)

Parameter	Symbol		Condition	s	MIN.	TYP.	MAX.	Unit
Supply	IDD1 Note 3	Crystal/ceramic	fx = 10 MHz	When A/D converter is stopped		6.1	12.2	mA
current ^{Note 2}		oscillation,	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When A/D converter is operating		7.6	15.2	
		external clock input oscillation	fx = 6 MHz	When A/D converter is stopped		5.5	11.0	mA
		operating	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When A/D converter is operating			14.0	
		mode ^{Note 6}	fx = 5 MHz	When A/D converter is stopped		3.0	6.0	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 5}}$	When A/D converter is operating		4.5	9.0	
	I _{DD2}	Crystal/ceramic	fx = 10 MHz	When peripheral functions are stopped		1.7	3.8	mA
		oscillation,	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When peripheral functions are operating			6.7	
		external clock input HALT	fx = 6 MHz	When peripheral functions are stopped		1.3	3.0	mA
		mode ^{Note 6}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When peripheral functions are operating			6.0	
			fx = 5 MHz	When peripheral functions are stopped		0.48	1	mA
			$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 5}}$	When peripheral functions are operating			2.1	
	IDD3 ^{Note 3}	High-speed	fx = 8 MHz	When A/D converter is stopped		5.0	10.0	mA
		internal oscillation operating mode ^{Note 7}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$	When A/D converter is operating		6.5	13.0	
	I _{DD4}	High-speed	fx = 8 MHz	When peripheral functions are stopped		1.4	3.2	mA
		internal oscillation HALT mode ^{Note 7}	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 4}}$ When peripheral functions are operating				5.9	
	I _{DD5}	STOP mode	$V_{DD} = 5.0 \text{ V} \pm 10\%$	When low-speed internal oscillation is stopped		3.5	20.0	μΑ
				When low-speed internal oscillation is operating		17.5	32.0	
			V _{DD} = 3.0 V ±10%	When low-speed internal oscillation is stopped		3.5	15.5	μΑ
				When low-speed internal oscillation is operating		11.0	26.0	

Notes 1. Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is 2.1 V \pm 0.1 V.

- 2. Total current flowing through the internal power supply (VDD). However, the current that flows through the pull-up resistors of ports is not included.
- 3. IDD1 and IDD3 include peripheral operation current.
- 4. When the processor clock control register (PCC) is set to 00H.
- 5. When the processor clock control register (PCC) is set to 02H.
- **6.** When crystal/ceramic oscillation clock, external clock input is selected as the system clock source using the option byte.
- 7. When high-speed internal oscillation clock is selected as the system clock source using the option byte.

AC Characteristics

Basic operation (TA = -40 to +85°C, VDD = 2.0 to 5.5 V^{Note 1}, VSS = 0 V)

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Cycle time (minimum	Tcy	Crystal/ceramic oscillation	$4.0~V \leq V_{DD} \leq 5.5~V$	0.2		16	μs
instruction execution time)		clock, external clock input	$3.0~V \leq V_{DD} < 4.0~V$	0.33		16	μs
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.0~\textrm{V}$	0.4		16	μs
			$2.0~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	1		16	μs
		High-speed internal	$4.0~V \leq V_{DD} \leq 5.5~V$	0.23		4.22	μs
		oscillation clock	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$	0.47		4.22	μs
			$2.0~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$	0.95		4.22	μs
TI000 input high-level width, low-level width	tтін, tтіL	4.0 V ≤ V _{DD} ≤ 5.5 V		2/f _{sam+} 0.1 Note 2			μs
		2.0 V ≤ V _{DD} < 4.0 V		2/f _{sam+} 0.2 ^{Note 2}			μs
Interrupt input high-level	tinth,			1			μs
width, low-level width	tintl						
RESET input low-level width	trsL			2			μs


- **Notes 1.** Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is 2.1 V \pm 0.1 V.
 - 2. Selection of f_{sam} = f_{xP}, f_{xP}/4, or f_{xP}/256 is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the Tl000 valid edge as the count clock, f_{sam} = f_{xP}.

<R> CPU Clock Frequency, Peripheral Clock Frequency


Parameter	Conditions	CPU Clock (fcpu)	Peripheral Clock (fxp)
Ceramic resonator,	4.0 to 5.5 V	125 kHz ≤ fcpu ≤ 10 MHz	500 kHz ≤ fxp ≤ 10 MHz
crystal resonator,	3.0 to 4.0 V	125 kHz ≤ fcpu ≤ 6 MHz	
external clock	2.7 to 3.0 V	125 kHz ≤ fcpu ≤ 5 MHz	
	2.0 to 2.7 V ^{Note}	125 kHz ≤ fcpu ≤ 2 MHz	500 kHz \leq fxp \leq 5 MHz
High-speed internal	4.0 to 5.5 V	500 kHz (TYP.) ≤ fcpu ≤ 8 MHz (TYP.)	2 MHz (TYP.) \leq fxp \leq 8 MHz (TYP.)
oscillator	2.7 to 4.0 V	500 kHz (TYP.) ≤ fcpu ≤ 4 MHz (TYP.)	
	2.0 to 2.7 V ^{Note}	500 kHz (TYP.) ≤ fcpu ≤ 2 MHz (TYP.)	2 MHz (TYP.) \leq fxp \leq 4 MHz (TYP.)

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on-clear (POC) circuit is $2.1 \text{ V} \pm 0.1 \text{ V}$.


TCY vs. VDD (Crystal/Ceramic Oscillation Clock, External Clock Input)




Tcy vs. VDD (High-speed internal oscillator Clock)




AC Timing Test Points (Excluding X1 Input)




Clock Timing




TI000 Timing



Interrupt Input Timing



RESET Input Timing



A/D Converter Characteristics (T_A = -40 to +85°C, 2.7 V ≤ V_{DD} ≤ 5.5 V^{Note 1}, V_{SS} = 0 V^{Note 2})

(1) A/D converter basic characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Conversion time	tconv	$4.5~V \leq V_{DD} \leq 5.5~V$	3.0		100	μs
		$4.0~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$	4.8		100	μs
		$2.85 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$	6.0		100	μs
		$2.7 \text{ V} \le \text{V}_{DD} < 2.85 \text{ V}$	14.0		100	μs
Analog input voltage	Vain		Vss ^{Note 2}		V _{DD}	V

(2) A/D Converter Characteristics (high-speed internal oscillation clock)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Overall error ^{Notes 3, 4}	AINL			-0.1 to +0.2 ^{Note 5}	-0.35 to +0.45	%FSR
Zero-scale error ^{Notes 3, 4}	Ezs			-0.1 to +0.2 ^{Note 5}	-0.35 to +0.45	%FSR
Full-scale error ^{Notes 3, 4}	Efs			-0.1 to +0.2 ^{Note 5}	-0.35 to +0.40	%FSR
Integral non-linearity error ^{Note 3}	ILE			±1 Note 5	±3	LSB
Differential non-linearity error ^{Note 3}	DLE			±1 Note 5	±1.5	LSB

(3) A/D Converter Characteristics (Crystal/Ceramic Oscillation Clock, External Clock)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Overall error ^{Notes 3, 4}	AINL	$4.0~V \leq V_{DD} \leq 5.5~V$		-0.20 to +0.35 ^{Note 5}	-0.35 to +0.65	%FSR
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$		±0.25 ^{Note 5}	-0.35 to +0.55	%FSR
Zero-scale error ^{Notes 3, 4}	Ezs	$4.0~V \leq V_{DD} \leq 5.5~V$		-0.20 to +0.35 ^{Note 5}	-0.35 to +0.65	%FSR
		$2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}$		±0.25 ^{Note 5}	-0.35 to +0.55	%FSR
Full-scale error ^{Notes 3, 4}	Efs	$4.0~V \leq V_{DD} \leq 5.5~V$		-0.20 to +0.35 ^{Note 5}	-0.35 to +0.55	%FSR
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$		±0.25 ^{Note 5}	-0.35 to +0.50	%FSR
Integral non-linearity errorNote 3	ILE	$4.0~V \leq V_{DD} \leq 5.5~V$		±1.5 ^{Note 5}	±3.0	LSB
		$2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}$		±1.5 ^{Note 5}	±4.0	LSB
Differential non-linearity error ^{Note 3}	DLE	$4.0~V \leq V_{DD} \leq 5.5~V$		±1.0 ^{Note 5}	±2.5	LSB
		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.0~\textrm{V}$		±1.0 ^{Note 5}	±2.5	LSB

- **Notes 1.** In the 78K0S/KU1+, V_{DD} functions alternately as the A/D converter reference voltage input. When using the A/D converter, stabilize V_{DD} at the supply voltage used (2.7 to 5.5 V).
 - 2. In the 78K0S/KU1+, Vss functions alternately as the ground potential of the A/D converter. Be sure to connect Vss to a stabilized GND (= 0 V).
 - **3.** Excludes quantization error ($\pm 1/2$ LSB).
 - **4.** This value is indicated as a ratio (%FSR) to the full-scale value.
 - 5. A value when HALT mode is set by an instruction immediately after A/D conversion starts.


Caution The conversion accuracy may be degraded when the analog input pin is used as an alternate I/O port or if the level of a port that is not used for A/D conversion is changed during A/D conversion.

POC Circuit Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOC		2.0	2.1	2.2	V
Power supply rise time	tртн	VDD: $0 \text{ V} \rightarrow 2.1 \text{ V}$	1.5			μs
Response delay time 1 Note 1	tртно	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 ^{Note 2}	t PD	When power supply falls			1.0	ms
Minimum pulse width	tpw		0.2			ms

- **Notes 1.** Time required from voltage detection to internal reset release.
 - 2. Time required from voltage detection to internal reset signal generation.

POC Circuit Timing



LVI Circuit Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VLVIO		4.1	4.3	4.5	V
	V _{LVI1}		3.9	4.1	4.3	V
	V _{LVI2}		3.7	3.9	4.1	V
	V LVI3		3.5	3.7	3.9	V
	V _{LVI4}		3.3	3.5	3.7	V
	V _{LVI5}		3.15	3.3	3.45	V
	V _{LVI6}		2.95	3.1	3.25	V
	V _{LVI7}		2.7	2.85	3.0	V
	V _{LVI8}		2.5	2.6	2.7	V
	V _{LVI9}		2.25	2.35	2.45	V
Response time ^{Note 1}	t _{LD}			0.2	2.0	ms
Minimum pulse width	tuw		0.2			ms
Operation stabilization wait time Note 2	tlwait			0.1	0.2	ms


Notes 1. Time required from voltage detection to interrupt output or internal reset signal generation.

2. Time required from setting LVION to 1 to operation stabilization.

 $\textbf{Remarks 1.} \ \ V \sqcup V \sqcup 0 > V \sqcup V \sqcup 1 > V \sqcup V \sqcup 2 > V \sqcup V \sqcup 3 > V \sqcup V \sqcup 4 > V \sqcup V \sqcup 5 > V \sqcup V \sqcup 6 > V \sqcup V \sqcup 7 > V \sqcup V \sqcup 8 > V \sqcup V \sqcup 9$

2. $V_{POC} < V_{LVIm} (m = 0 \text{ to } 9)$

LVI Circuit Timing



Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		2.0		5.5	V
Release signal set time	tsrel		0			μs

Flash Memory Programming Characteristics (T_A = −40 to +85°C, 2.7 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
Supply current	IDD	V _{DD} = 5.5 V				7.0	mA
Erasure count ^{Note 1} (per 1 block)	Nerase	T _A = -40 to +85°C		1000			Times
Chip erase time	TCERASE	$T_A = -10 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{DD} \leq 5.5~V$			0.8	s
		Nerase ≤ 100	$3.5~V \leq V_{DD} < 4.5~V$			1.0	s
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.5~\textrm{V}$			1.2	s
		$T_A = -10 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{DD} \leq 5.5~V$			4.8	s
		Nerase ≤ 1000	$3.5~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$			5.2	s
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.5~\textrm{V}$			6.1	s
		$T_A = -40 \text{ to } +85^{\circ}\text{C},$	$4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			1.6	s
		Nerase ≤ 100	3.5 V ≤ V _{DD} < 4.5 V			1.8	s
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.5~\textrm{V}$			2.0	s
		$T_A = -40 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{DD} \leq 5.5~V$			9.1	s
		Nerase ≤ 1000	3.5 V ≤ V _{DD} < 4.5 V			10.1	s
			2.7 V ≤ V _{DD} < 3.5 V			12.3	s
Block erase time	TBERASE	$T_A = -10 \text{ to } +85^{\circ}\text{C},$ Nerase ≤ 100	$4.5~V \leq V_{DD} \leq 5.5~V$			0.4	s
			3.5 V ≤ V _{DD} < 4.5 V			0.5	s
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.5~\textrm{V}$			0.6	s
		$T_A = -10 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{DD} \leq 5.5~V$			2.6	s
		Nerase ≤ 1000	$3.5~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$			2.8	s
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.5~\textrm{V}$			3.3	s
		$T_A = -40 \text{ to } +85^{\circ}\text{C},$	$4.5~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			0.9	s
		Nerase ≤ 100	3.5 V ≤ V _{DD} < 4.5 V			1.0	s
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.5~\textrm{V}$			1.1	s
		$T_A = -40 \text{ to } +85^{\circ}\text{C},$	$4.5~V \leq V_{DD} \leq 5.5~V$			4.9	s
		Nerase ≤ 1000	$3.5~\textrm{V} \leq \textrm{V}_\textrm{DD} < 4.5~\textrm{V}$			5.4	s
			$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} < 3.5~\textrm{V}$			6.6	s
Byte write time	TWRITE	T _A = -40 to +85°C, N _{ERASE} ≤ 1000				150	μs
Internal verify	TVERIFY	Per 1 block				6.8	ms
		Per 1 byte				27	μs
Blank check	Твікснк	Per 1 block				480	μs
Retention years		$T_A = 85^{\circ}C^{\text{Note 2}}, N_{\text{ERASE}} \leq 1000$		10			Years


Notes 1. Depending on the erasure count (Nerase), the erase time varies. Refer to the chip erase time and block erase time parameters.


Remark When a product is first written after shipment, "erase \rightarrow write" and "write only" are both taken as one rewrite.


^{2.} When the average temperature when operating and not operating is 85° C.

CHAPTER 20 PACKAGE DRAWING

10-PIN PLASTIC SSOP (5.72 mm (225))







NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

	(UNIT:mm)
ITEM	DIMENSIONS
Α	3.60±0.10
В	0.50
С	0.65 (T.P.)
D	0.24±0.08
E	0.10±0.05
F	1.45 MAX.
G	1.20±0.10
Н	6.40±0.20
I	4.40±0.10
J	1.00±0.20
K	$0.17^{+0.08}_{-0.07}$
L	0.50
М	0.13
N	0.10
Р	3° + 5°
Т	0.25 (T.P.)
U	0.60±0.15
V	0.25 MAX.
W	0.15 MAX.
	P10MA-65-CAC

CHAPTER 21 RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions. For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

- Cautions 1. Products with -A at the end of the part number are lead-free products.
 - 2. For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

Table 21-1. Surface Mounting Type Soldering Conditions

• 10-pin plastic SSOP (lead-free products)

μPD78F9200MA-CAC-A, 78F9201MA-CAC-A, 78F9202MA-CAC-A

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: 3 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR60-107-3
Wave soldering	For details, contact an NEC Electronics sales representative.	_
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).


APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for development of systems using the 78K0S/KU1+. Figure A-1 shows development tools.

Compatibility with PC98-NX series
 Unless stated otherwise, products which are supported by IBM PC/AT™ and compatibles can also be used with the PC98-NX series. When using the PC98-NX series, therefore, refer to the explanations for IBM PC/AT and compatibles.

Figure A-1. Development Tools (1/2)


<R> (1) When using the in-circuit emulator QB-78K0SKX1



- **Notes 1.** The C library source file is not included in the software package.
 - 2. The Project Manager PM+ is included in the assembler package. PM+ is used only in the Windows[™] environment.
 - 3. The in-circuit emulator QB-78K0SKX1 is provided with the integrated debugger ID78K0S-QB, on-chip debug emulator with programming function QB-MINI2, USB Interface cable, a power supply unit, and a target cable. Other products are optional.

Figure A-1. Development Tools (2/2)

<R> (2) When using the on-chip debug emulator with programming function QB-MINI2




- **Notes 1.** The C library source file is not included in the software package.
 - 2. The Project Manager PM+ is included in the assembler package. PM+ is used only in the Windows environment.
 - **3.** The on-chip debug emulator with programming function QB-MINI2 is provided with USB Interface cable, and a target cable.
 - 4. The integrated debugger ID78K0S-QB is not included with the QB-MINI2. The integrated debugger ID78K0S-QB is available on the following website. http://www.necel.com/micro/ods/eng/

A.1 Software Package

SP78K0S	This is a package that bundles the software tools required for development of the 78K/0S Series.
Software package	The following tools are included. RA78K0S, CC78K0S, ID78K0S-NS, SM+ for 78K0S/Kx1+Note 1, SM78K0SNote 2, and device filesNote 3
	Part number: μ SxxxxSP78K0S

- Notes 1. SM+ for 78K0S/Kx1+ is not included in SP78K0S Ver. 2.00 or earlier.
 - 2. The SM78K0S does not support the 78K0S/Kx1+.
 - 3. The DF789234 is not included in SP78K0S Ver. 2.00 or earlier.

 $\textbf{Remark} \quad \times\!\!\times\!\!\times \text{ in the part number differs depending on the operating system to be used.}$



A.2 Language Processing Software

RA78K0S Assembler package	Program that converts program written in mnemonic into object code that can be executed by microcontroller. In addition, automatic functions to generate symbol table and optimize branch instructions are also provided. Used in combination with device file (DF789234) (sold separately). <caution environment="" in="" pc="" used="" when=""> The assembler package is a DOS-based application but may be used under the Windows environment by using PM+ of Windows (included in the assembler package).</caution>	
	Part number: µSxxxRA78K0S	
CC78K0S C library package	Program that converts program written in C language into object codes that can be executed by microcontroller. Used in combination with assembler package (RA78K0S) and device file (DF789234) (both sold separately). <caution environment="" in="" pc="" used="" when=""> The C compiler package is a DOS-based application but may be used under the Windows environment by using PM+ of Windows (included in the assembler package).</caution>	
	Part number: µSxxxCC78K0S	
DF789234 ^{Note 1} Device file	File containing the information inherent to the device. Used in combination with other tools (RA78K0S, CC78K0S, ID78K0S-QB, or SM+ for 78K0S/Kx1+) (all sold separately).	
	Part number: µSxxxDF789234	
CC78K0S-L ^{Note 2} C library source file	Source file of functions constituting object library included in C compiler package. Necessary for changing object library included in C compiler package according to customer's specifications. Since this is the source file, its working environment does not depend on any particular operating system.	
	Part number: µSxxxCC78K0S-L	

- **Notes 1.** DF789234 is a common file that can be used with RA78K0S, CC78K0S, ID78K0S-QB and SM+ for 78K0S/Kx1+.
 - 2. CC78K0S-L is not included in the software package (SP78K0S).



××××	Host Machine	OS	Supply Media
AB17	PC-9800 series, IBM PC/AT	Japanese Windows	CD-ROM
BB17	and compatibles	English Windows	
3P17	HP9000 series 700 [™]	HP-UX [™] (Rel.10.10)	
3K17	SPARCstation™	SunOS [™] (Rel.4.1.4), Solaris [™] (Rel.2.5.1)	

μ S \times \times	××DF789234

××××	Host Machine	OS	Supply Media
AB13	PC-9800 series, IBM PC/AT	Japanese Windows	3.5" 2HD FD
BB13	and compatibles	English Windows	

A.3 Control Software

PM+	This is control software designed so that the user program can be efficiently developed
Project manager	in the Windows environment. With this software, a series of user program
	development operations, including starting the editor, build, and starting the debugger,
	can be executed on the PM+.
	<caution></caution>
	The PM+ is included in the assembler package (RA78K0S). It can be used only in the
	Windows environment.

A.4 Flash Memory Writing Tools

FlashPro4 (FL-PR4, PG-FP4)
FlashPro5 (FL-PR5, PG-FP5)
Flash memory programmer

QB-MINI2
On-chip debug emulator with programming function

FA-78F9202MA-CAC-MX
Flash memory writing adapter

Flash programmer dedicated to the microcontrollers incorporating a flash memory programmer dedicated to microcontrollers incorporating a flash memory. It is available also as an on-chip debug emulator which serves to debug hardware and software when developing application systems using all flash microcontrollers (including the 78K0S/Kx1+).

FA-78F9202MA-CAC-MX
Flash memory writing adapter

Flash memory writing adapter. Used in connection with flash memory programmer.

Remark FL-PR4, FL-PR5 and FA-78F9202MA-CAC-MX are products of Naito Densei Machida Mfg. Co., Ltd. For further information, contact: Naito Densei Machida Mfg. Co., Ltd. (TEL +81-42-750-4172)

A.5 Debugging Tools (Hardware)

<R> A.5.1 When using in-circuit emulator QB-78K0SKX1

QB-78K0KX1 In-circuit emulator	This in-circuit emulator serves to debug hardware and software when developing application systems using the 78K0S/Kx1+. It supports to the integrated debugger (ID78K0-QB). This emulator should be used in combination with a power supply unit and emulation probe, and the USB is used to connect this emulator to the host machine.
QB-50-EP-01T Emulation probe	This emulation probe is flexible type and used to connect the in-circuit emulator and target system.
QB-10MA-EA-01T Exchange adapter	This exchange adapter is used to perform pin conversion from the in-circuit emulator to target connector.
QB-10MA-NQ-01T Target connector	This target connector is used to mount on the target system.
Specifications of pin header on target system	0.635 mm × 0.635 mm (height: 6 mm)

A.5.2 When using on-chip debug emulator QB-MINI2

QB-MINI2 On-chip debug emulator programming function	This on-chip debug emulator serves to debug hardware and software when developing application systems using all flash microcontrollers (including the 78K0S/Kx1+). It is available also as a flash memory programmer dedicated to microcontrollers incorporating a flash memory.
Specifications of pin header on target system	16-pin general-purpose connector (2.54 mm pitch)

A.6 Debugging Tools (Software)

<	н	>

<R>

ID78K0S-QB (supporting QB-78K0SKX1 and QB-MINI2) Integrated debugger (accessory)	This debugger supports the in-circuit emulators for the 78K0S/Kx1+ Series. ID78K0S-QB is Windows-based software. Provided with the debug function supporting C language, source programming, disassemble display, and memory display are possible. This is used with the device file (DF789234) (sold separately). It is provided with the in-circuit emulator QB-78K0SKX1.
	Ordering number: μ SxxxID78K0S-QB (not for sale)
SM+ for 78K0S/Kx1+ System simulator	This is a system simulator for the 78K/0S series. SM+ for 78K0S/Kx1+ is Windows-based software. This simulator can execute C-source-level or assembler-level debugging while simulating the operations of the target system on the host machine. By using SM+ for 78K0S/Kx1+, the logic and performance of the application can be verified independently of hardware development. Therefore, the development efficiency can be enhanced and the software quality can be improved. This simulator is used with a device file (DF789234) (sold separately).
	Part number: µSxxxSM789234-B
DF789234 ^{Note} Device file	This is a file that has device-specific information. It is used with the RA78K0S, CC78K0S, ID78K0S-QB, and SM+ for 78K0S/Kx1+ (all sold separately).
	Part number: µSxxxDF789234


Note DF789234 is a common file that can be used with the RA78K0S, CC78K0S, ID78K0S-QB, and SM+ for 78K0S/Kx1+.

This chapter shows areas on the target system where component mounting is prohibited and areas where there are component mounting height restrictions when the QB-78K0SKX1 is used.

For the package drawings of the target connector, exchange adapter, and emulation probe, see the following website.


http://www.necel.com/micro/en/development/asia/iecube/outline_QB.html

Figure B-1. When using the 78K0S/Kx1+ emulation probe (For 10-Pin MA Package)



- : Exchange adapter tip area \rightarrow Components up to 3.5 mm high can be mounted.
- : Exchange adapter mounted-component area → Components up to 2.0 mm high can be mounted.
- : Target connector area

Overview




Note EP: Emulation probe

EA: Exchange adapter


TC: Target connector

Figure B-2. When using the 78K0S/Kx1+ target cable (single track)



- \square : A interval pin header \rightarrow More than 2.54mm
- \square : A contact area of a pin header \rightarrow 0.635 \times 0.635mm (Height: 6mm)

Overview



APPENDIX C REGISTER INDEX

C.1 Register Index (Register Name)

8-bit A/D conversion result register (ADCRH) ... 156
8-bit timer H compare register 01 (CMP01) ... 124
8-bit timer H compare register 11 (CMP11) ... 124
8-bit timer H mode register 1 (TMHMD1) ... 125
10-bit A/D conversion result register (ADCR) ... 155
16-bit timer capture/compare register 000 (CR000) ... 83
16-bit timer capture/compare register 010 (CR010) ... 85
16-bit timer counter 00 (TM00) ... 83
16-bit timer mode control register 00 (TMC00) ... 86
16-bit timer output control register 00 (TOC00) ... 89

[A]

A/D converter mode register (ADM) ... 152 Analog input channel specification register (ADS) ... 155

[C]

Capture/compare control register 00 (CRC00) ... 88

[E]

External interrupt mode register 0 (INTM0) ... 171

[F]

Flash address pointer H compare register (FLAPHC)... 230
Flash address pointer L compare register (FLAPLC) ... 230
Flash address pointer H (FLAPH) ... 230
Flash address pointer L (FLAPL) ... 230
Flash programming command register (FLCMD) ... 229
Flash programming mode control register (FLPMC) ... 225
Flash protect command register (PFCMD) ... 227
Flash status register (PFS) ... 227
Flash write buffer register (FLW) ... 231

[1]

Interrupt mask flag register 0 (MK0) ... 171 Interrupt request flag register 0 (IF0) ... 170

[L]

Low-speed internal oscillation mode register (LSRCM) ... 68 Low-voltage detect register (LVIM) ... 200 Low-voltage detection level select register (LVIS) ... 201

[0]

Oscillation stabilization time select register (OSTS) ... 69, 179

[P]

Port mode control register 2 (PMC2) ... 60, 91, 127, 156

Port mode register 2 (PM2) ... 59, 91, 127, 156

Port mode register 3 (PM3) ... 59

Port mode register 4 (PM4) ... 59

Port register 2 (P2) ... 60

Port register 3 (P3) ... 60

Port register 4 (P4) ... 60

Preprocessor clock control register (PPCC) ... 67

Prescaler mode register 00 (PRM00) ... 90

Processor clock control register (PCC) ... 67

Pull-up resistor option register 2 (PU2) ... 62

Pull-up resistor option register 3 (PU3) ... 62

Pull-up resistor option register 4 (PU4) ... 62

[R]

Reset control flag register (RESF) ... 194

[W]

Watchdog timer enable register (WDTE) ... 141

Watchdog timer mode register (WDTM) ... 140

C.2 Register Index (Symbol)

[A] ADCR: 10-bit A/D conversion result register ... 155 ADCRH: 8-bit A/D conversion result register ... 156 ADM: A/D converter mode register ... 152 ADS: Analog input channel specification register ... 155 [C] CMP01: 8-bit timer H compare register 01 ... 124 CMP11: 8-bit timer H compare register 11 ... 124 CR000: 16-bit timer capture/compare register 000 ... 83 CR010: 16-bit timer capture/compare register 010 ... 85 CRC00: Capture/compare control register 00 ... 88 [F] FLAPH: Flash address pointer H ... 230 FLAPHC: Flash address pointer H compare register ... 230 FLAPL: Flash address pointer L ... 230 FLAPLC: Flash address pointer L compare register ... 230 FLCMD: Flash programming command register ... 229 FLPMC: Flash programming mode control register ... 225 FLW: Flash write buffer register ... 231 [1] IF0: Interrupt request flag register 0 ... 170 INTM0: External interrupt mode register 0 ... 171 [L] LSRCM: Low-speed internal oscillation mode register ... 68 LVIM: Low-voltage detect register ... 200 LVIS: Low-voltage detection level select register ... 201 [M] MK0: Interrupt mask flag register 0 ... 171

Oscillation stabilization time select register ... 69, 179

306

[O] OSTS: [P]

P2: Port register 2 ... 60
P3: Port register 3 ... 60
P4: Port register 4 ... 60

PCC: Processor clock control register ... 67
PFCMD: Flash protect command register ... 227

PFS: Flash status register ... 227

PM2: Port mode register 2 ... 59, 91, 127, 156

PM3: Port mode register 3 ... 59 PM4: Port mode register 4 ... 59

PMC2: Port mode control register 2 ... 60, 91, 127, 156

PPCC: Preprocessor clock control register ... 67

PRM00: Prescaler mode register 00 ... 90
PU2: Pull-up resistor option register 2 ... 62
PU3: Pull-up resistor option register 3 ... 62
PU4: Pull-up resistor option register 4 ... 62

[R]

RESF: Reset control flag register ... 194

[T]

TM00: 16-bit timer counter 00 ... 83

TMUMP1: 0 bit timer mode control register 00 ... 86

TMHMD1: 8-bit timer H mode register 1 ... 125

TOC00: 16-bit timer output control register 00 ... 89

[W]

WDTE: Watchdog timer enable register ... 141 WDTM: Watchdog timer mode register ... 140

APPENDIX D LIST OF CAUTIONS

This appendix lists cautions described in this document.

"Classification (hard/soft)" in table is as follows.

Hard: Cautions for microcontroller internal/external hardware
Soft: Cautions for software such as register settings or programs

(1/15)

	Ę	Function	Details of	Cautions	Pag	/ 13) e
Chapter	Classification		Function			
er 2	Hard	Pin	P22/X2/ANI2,	The P22/X2/ANI2, P23/X1/ANI3 pins are pulled down during reset.	pp. 20	, 🗆
Chapter 2	I	functions	P23/X1/ANI3		21, 22	, 23
Chapter 3	Soft	Memory space	SP: stack pointer	Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack memory.	p. 35	
Cha				Stack pointers can be set only to the high-speed RAM area, and only the lower 10 bits can be actually set.	p. 35	
				0FF00H is in the SFR area, not the high-speed RAM area, so it was converted to 0FB00H that is in the high-speed RAM area. When the value is actually		
				pushed onto the stack, 1 is subtracted from 0FB00H to become 0FAFFH, but		
				that value is not in the high-speed RAM area, so it is converted to 0FEFFH, which is the same value as when 0FF00H is set to the stack pointer.		
4 T	Hard	Port	P22/X2/ANI2,	The P22/X2/ANI2, P23/X1/ANI3 pins are pulled down during reset.	p. 51	
Chapter 4	Ĭ	functions	P23/X1/ANI3			
Che			P34	Because the P34 pin functions alternately as the RESET pin, if it is used as an	p. 57	
				input port pin, the function to input an external reset signal to the RESET pin cannot be used. The function of the port is selected by the option byte. For		
				details, refer to CHAPTER 15 OPTION BYTE.		
				Also, since the option byte is referenced after the reset release, if low level is		
				input to the RESET pin before the referencing, then the reset state is not		
			Dot Doo	released. When it is used as an input port pin, connect the pull-up resistor.		
			P21, P32	Because P21 and P32 are also used as external interrupt pins, the corresponding interrupt request flag is set if each of these pins is set to the	p. 59	
				output mode and its output level is changed. To use the port pin in the output		
				mode, therefore, set the corresponding interrupt mask flag to 1 in advance.		
			PMC2: Port	When PMC20 to PMC23 are set to 1, the port function on the P20/ANI0 to	p. 61	
			mode control	P23/ANI3 pins cannot be used. Moreover, be sure to set the pull-up resistor		
			register 2	option registers (PU20 to PU23) to 0 for the pins set to A/D converter mode.	~ CO	$\overline{}$
			_	Although a 1-bit memory manipulation instruction manipulates 1 bit, it accesses a port in 8-bit units. Therefore, the contents of the output latch of a pin in the	p. 63	
				input mode, even if it is not subject to manipulation by the instruction, are		
				undefined in a port with a mixture of inputs and outputs.		

(2/15)

_				·	(2)	/15)
Chapter	Classification	Function	Details of Function	Cautions	Page	9
Chapter 5	Soft	Main clock	OSTS: Oscillation stabilization time select	To set and then release the STOP mode, set the oscillation stabilization time as follows. Expected oscillation stabilization time of resonator ≤ Oscillation stabilization time set by OSTS	p. 69	
			register	The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset input or interrupt generation.	p. 69	
				The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 15 OPTION BYTE.	p. 69	
	Hard	Crystal/ ceramic oscillator	_	When using the crystal/ceramic oscillator, wire as follows in the area enclosed by the broken lines in Figure 5-6 to avoid an adverse effect from wiring capacitance.	p. 70	
		osomator		 Keep the wiring length as short as possible. Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows. Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows. 		
				Do not fetch signals from the oscillator.		
Chapter 6	Hard	16-bit timer/	TM00: 16-bit timer counter	Even if TM00 is read, the value is not captured by CR010.	pp. 83, 115	
S		counters	00	When TM00 is read, count misses do not occur, since the input of the count clock is temporarily stopped and then resumed after the read.	pp. 83, 115	
	Soft	00	CR000: 16-bit timer capture/ compare register 000	Set CR000 to other than 0000H in the clear & start mode entered on match between TM00 and CR000. This means a 1-pulse count operation cannot be performed when this register is used as an external event counter. However, in the free-running mode and in the clear & start mode using the valid edge of the Tl000 pin, if CR000 is set to 0000H, an interrupt request (INTTM000) is generated when CR000 changes from 0000H to 0001H following overflow (FFFFH).	pp. 84, 115	
				If the new value of CR000 is less than the value of 16-bit timer counter 0 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR000 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR000 is changed.	p.84, 115	
				The value of CR000 after 16-bit timer/event counter 00 has stopped is not guaranteed.	pp. 84, 116	
	Hard			The capture operation may not be performed for CR000 set in compare mode even if a capture trigger is input.	pp. 84, 118	
				When P21 is used as the input pin for the valid edge of Tl010, it cannot be used as a timer output (TO00). Moreover, when P21 is used as TO00, it cannot be used as the input pin for the valid edge of Tl010.	pp. 84, 120	

(3/15)

		1					
Chapter	Classification	Function	Details of Function	Cautions	Page)	
Chapter 6	Hard	16-bit timer/ event counters	CR000: 16-bit timer capture/ compare register 000	If the register read period and the input of the capture trigger conflict when CR000 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the count stop of the timer and the input of the capture trigger conflict, the capture trigger is undefined.	pp. 84, 117		
	Soft	00		Changing the CR000 setting may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 84		
			CR010: 16-bit capture/ compare	In the free-running mode and in the clear & start mode using the valid edge of the TI000 pin, if CR010 is set to 0000H, an interrupt request (INTTM010) is generated when CR010 changes from 0000H to 0001H following overflow (FFFFH).	pp. 85, 115		
			register 010	If the new value of CR010 is less than the value of 16-bit timer counter 0 (TM00), TM00 continues counting, overflows, and then starts counting from 0 again. If the new value of CR010 is less than the old value, therefore, the timer must be reset to be restarted after the value of CR010 is changed.	pp. 85, 115		
				The value of CR010 after 16-bit timer/event counter 00 has stopped is not guaranteed.	pp. 85, 116		
	Hard			The capture operation may not be performed for CR010 set in compare mode even if a capture trigger is input.	pp. 85, 118		
	Hard			If the register read period and the input of the capture trigger conflict when CR010 is used as a capture register, the capture trigger input takes precedence and the read data is undefined. Also, if the timer count stop and the input of the capture trigger conflict, the capture data is undefined.	pp. 85, 117		
	Soft			Changing the CR010 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 86		
			TMC00: 16-bit timer mode control register	16-bit timer counter 00 (TM00) starts operation at the moment TMC002 and TMC003 (operation stop mode) are set to a value other than 0, 0, respectively. Set TMC002 and TMC003 to 0, 0 to stop the operation.	pp. 86, 115		
			00	The timer operation must be stopped before writing to bits other than the OVF00 flag.	pp. 87, 116		
	Hard			If the timer is stopped, timer counts and timer interrupts do not occur, even if a signal is input to the Tl000/Tl010 pins.	pp. 87, 115		
	Soft				Except when TI000 pin valid edge is selected as the count clock, stop the timer operation before setting STOP mode or system clock stop mode; otherwise the timer may malfunction when the system clock starts.	pp. 87, 120	
				Set the valid edge of the Tl000 pin with bits 4 and 5 of prescaler mode register 00 (PRM00) after stopping the timer operation.	pp. 87, 116		
				If the clear & start mode entered on a match between TM00 and CR000, clear & start mode at the valid edge of the Tl000 pin, or free-running mode is selected, when the set value of CR000 is FFFFH and the TM00 value changes from FFFFH to 0000H, the OVF00 flag is set to 1.	p. 87		
				Even if the OVF00 flag is cleared before the next count clock is counted (before TM00 becomes 0001H) after the occurrence of a TM00 overflow, the OVF00 flag is re-set newly and clear is disabled.	pp. 87, 117		
				The capture operation is performed at the fall of the count clock. An interrupt request input (INTTM0n0), however, occurs at the rise of the next count clock.	pp. 87, 118		

(4/15)

					(4	<u>/15)</u>
Chapter	Classification	Function	Details of Function	Cautions	Pag	е
Chapter 6	Soft	16-bit timer/	CRC00: Capture/	The timer operation must be stopped before setting CRC00.	pp. 88, 116	
Cha		event counters 00	compare control register 00	When the clear & start mode entered on a match between TM00 and CR000 is selected by 16-bit timer mode control register 00 (TMC00), CR000 should not be specified as a capture register.	pp. 88, 115	
	Hard			To ensure the reliability of the capture operation, the capture trigger requires a pulse longer than two cycles of the count clock selected by prescaler mode register 00 (PRM00) (refer to Figure 6-18).	pp. 88, 118	
	Soft		TOC00: 16-bit timer output	Timer operation must be stopped before setting other than OSPT00.	pp. 89, 116	
			control register 00	If LVS00 and LVR00 are read, 0 is read.	pp. 89, 116	
				OSPT00 is automatically cleared after data is set, so 0 is read.	pp. 89, 116	
				Do not set OSPT00 to 1 other than in one-shot pulse output mode.	pp. 89, 116	, \square
	Hard			A write interval of two cycles or more of the count clock selected by prescaler mode register 00 (PRM00) is required, when OSPT00 is set to 1 successively.	pp. 89, 116	
	Soft			When the TOE00 is 0, set the TOE00, LVS00, and LVR00 at the same time with the 8-bit memory manipulation instruction. When the TOE00 is 1, the LVS00 and LVR00 can be set with the 1-bit memory manipulation instruction.	p. 90	
	Soft		PRM00: Prescaler mode	Always set data to PRM00 after stopping the timer operation.	pp. 90, 116	
			register 00	If the valid edge of the TI000 pin is to be set as the count clock, do not set the clear/start mode and the capture trigger at the valid edge of the TI000 pin.	pp. 90, 118	
	Hard			In the following cases, note with caution that the valid edge of the TI0n0 pin is detected.	pp. 91, 120	
				<1> Immediately after a system reset, if a high level is input to the Tl0n0 pin, the operation of the 16-bit timer counter 00 (TM00) is enabled		
				→If the rising edge or both rising and falling edges are specified as the valid edge of the Tl0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.		
				<2> If the TM00 operation is stopped while the Tl0n0 pin is high level, TM00 operation is then enabled after a low level is input to the Tl0n0 pin		
				→If the falling edge or both rising and falling edges are specified as the valid edge of the TI0n0 pin, a falling edge is detected immediately after the TM00 operation is enabled.		
				<3> If the TM00 operation is stopped while the Tl0n0 pin is low level, TM00 operation is then enabled after a high level is input to the Tl0n0 pin		
				→If the rising edge or both rising and falling edges are specified as the valid edge of the Tl0n0 pin, a rising edge is detected immediately after the TM00 operation is enabled.		
				The sampling clock used to eliminate noise differs when a Tl000 valid edge is used as the count clock and when it is used as a capture trigger. In the former case, the count clock is f_{XP} , and in the latter case the count clock is selected by prescaler mode register 00 (PRM00). The capture operation is not performed until the valid edge is sampled and the valid level is detected twice, thus eliminating noise with a short pulse width.	pp. 91, 120	

(5/15)

Chapter	Classification	Function	Details of Function	Cautions	Pag	Э
Chapter 6	Hard	16-bit timer/ event	PRM00: Prescaler mode register 00	When using P21 as the input pin (TI010) of the valid edge, it cannot be used as a timer output (TO00). When using P21 as the timer output pin (TO00), it cannot be used as the input pin (TI010) of the valid edge.	pp. 91, 120	
0	Soft	counters 00	Interval timer	Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 92	
			External event counter	When reading the external event counter count value, TM00 should be read.	pp. 96, 120	
			Pulse width measurement	To use two capture registers, set the Tl000 and Tl010 pins.	pp. 97, 118	
				The measurable pulse width in this operation example is up to 1 cycle of the timer counter.	pp. 97, 99, 101 103	
			Square-wave output	Changing the CR000 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 105	
			PPG output	Changing the CRC0n0 setting during TM00 operation may cause a malfunction. To change the setting, refer to 6.5 Cautions Related to 16-Bit Timer/Event Counter 00 (17) Changing compare register during timer operation.	p. 107	
				Values in the following range should be set in CR000 and CR010.	pp. 108,	
				0000H < CR010 < CR000 ≤ FFFFH	120	
				The cycle of the pulse generated through PPG output (CR000 setting value + 1) has a duty of (CR010 setting value + 1)/(CR000 setting value + 1).	pp. 108, 120	
			One-shot pulse output: software trigger	Do not set the OSPT00 bit to 1 again while the one-shot pulse is being output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	pp. 110, 116	
	Hard			When using the one-shot pulse output of 16-bit timer/event counter 00 with a software trigger, do not change the level of the Tl000 pin or its alternate-function port pin. Because the external trigger is valid even in this case, the timer is cleared and started even at the level of the Tl000 pin or its alternate-function port pin, resulting in the output of a pulse at an undesired timing.	pp. 110, 116	
	Soft			Do not set 0000H to the CR000 and CR010 registers.	pp. 111, 117	
				16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC003 and TMC002 bits.	pp. 112, 115	
	Hard		One-shot pulse output: external trigger	Do not input the external trigger again while the one-shot pulse is output. To output the one-shot pulse again, wait until the current one-shot pulse output is completed.	pp. 112, 117	
	Soft			Do not set the CR000 and CR010 registers to 0000H.	pp. 113,	
				16-bit timer counter 00 starts operating as soon as a value other than 00 (operation stop mode) is set to the TMC002 and TMC003 bits.	pp. 114,	
	Hard		Timer start errors	An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 16-bit timer counter 00 (TM00) is started asynchronously to the count clock.	p. 115	
	Soft		One-shot pulse output	One-shot pulse output normally operates only in the free-running mode or in the clear & start mode at the valid edge of the Tl000 pin. Because an overflow does not occur in the clear & start mode on a match between TM00 and CR000, one-shot pulse output is not possible.	p. 116	

(6/15)

					(6	3/15)		
Chapter	Classification	Function	Details of Function	Cautions	Pag	ļe		
Chapter 6	Soft	16-bit timer/ event	Capture operation	When the CRC001 bit value is 1, capture is not performed in the CR000 register if both the rising and falling edges have been selected as the valid edges of the Tl000 pin.	p. 118			
0		counters 00				When the CRC001 bit value is 1, the TM00 count value is not captured in the CR000 register when a valid edge of the Tl010 pin is detected, but the input from the Tl010 pin can be used as an external interrupt source because INTTM000 is generated at that timing.	p. 118	
			Changing compare register during timer operation	With the 16-bit timer capture/compare register 0n0 (CR0n0) used as a compare register, when changing CR0n0 around the timing of a match between 16-bit timer counter 00 (TM00) and 16-bit timer capture/compare register 0n0 (CR0n0) during timer counting, the change timing may conflict with the timing of the match, so the operation is not guaranteed in such cases. To change CR0n0 during timer counting, INTTM000 interrupt servicing performs the following operation.	p. 119			
				If CR010 is changed during timer counting without performing processing <1> above, the value in CR010 may be rewritten twice or more, causing an inversion of the output level of the TO00 pin at each rewrite.	p. 119			
			External event counter	The timing of the count start is after two valid edge detections.	p. 120			
			External clock limitation	When using an input pulse of the TI000 pin as a count clock (external trigger), be sure to input the pulse width which satisfies the AC characteristics. For the AC characteristics, refer to CHAPTER 19 ELECTRICAL SPECIFICATIONS.	p. 121			
				When an external waveform is input to 16-bit timer/event counter 00, it is sampled by the noise limiter circuit and thus an error occurs on the timing to become valid inside the device.	p. 121			
Chapter 7	Soft	8-bit timer H1	CMP01: 8-bit timer H compare register 01	CMP01 cannot be rewritten during timer count operation.	p. 124			
			CMP11: 8-bit timer H compare register 11	In the PWM output mode, be sure to set CMP11 when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to CMP11).	p. 124			
			TMHMD1: 8-bit	When TMHE1 = 1, setting the other bits of the TMHMD1 register is prohibited.	p. 126			
			timer H mode register 1	In the PWM output mode, be sure to set 8-bit timer H compare register 11 (CMP11) when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).	p. 126			
	Hard		PWM output	In PWM output mode, the setting value for the CMP11 register can be changed during timer count operation. However, three operation clocks (signal selected using the CKS12 to CKS10 bits of the TMHMD1 register) or more are required to transfer the register value after rewriting the CMP11 register value.	p. 132			
	Soft			Be sure to set the CMP11 register when starting the timer count operation (TMHE1 = 1) after the timer count operation was stopped (TMHE1 = 0) (be sure to set again even if setting the same value to the CMP11 register).	p. 132			
				Make sure that the CMP11 register setting value (M) and CMP01 register setting value (N) are within the following range. $00H \leq CMP11 \text{ (M)} < CMP01 \text{ (N)} \leq FFH$	p. 132			

(7/15)Classification **Function** Details of Cautions Page Chapter **Function** Soft Chapter 8 Watchdog WDTM: Set bits 7, 6, and 5 to 0, 1, and 1, respectively. Do not set the other values. p. 140 timer Watchdog timer After reset is released, WDTM can be written only once by an 8-bit memory p. 141 mode register manipulation instruction. If writing is attempted a second time, an internal reset signal is generated. However, at the first write, if "1" and "x" are set for WDCS4 and WDCS3 respectively and the watchdog timer is stopped, then the internal reset signal does not occur even if the following are executed. • Second write to WDTM • 1-bit memory manipulation instruction to WDTE • Writing of a value other than "ACH" to WDTE p. 141 WDTM cannot be set by a 1-bit memory manipulation instruction. p. 141 When using the flash memory programming by self programming, set the overflow time for the watchdog timer so that enough overflow time is secured (Example 1byte writing: 200 µs MIN., 1-block deletion: 10 ms MIN.). p. 141 \Box WDTE: If a value other than ACH is written to WDTE, an internal reset signal is Watchdog timer generated. enable register If a 1-bit memory manipulation instruction is executed for WDTE, an internal reset p. 141 signal is generated. The value read from WDTE is 9AH (this differs from the written value (ACH)). p. 141 Hard When "lowp. 142 In this mode, operation of the watchdog timer cannot be stopped even during speed internal STOP instruction execution. For 8-bit timer H1 (TMH1), a division of the lowoscillator cannot speed internal oscillation clock can be selected as the count source, so clear the be stopped" is watchdog timer using the interrupt request of TMH1 before the watchdog timer selected by overflows after STOP instruction execution. If this processing is not performed, option byte an internal reset signal is generated when the watchdog timer overflows after STOP instruction execution. p. 144 when "low-In this mode, watchdog timer operation is stopped during HALT/STOP instruction speed internal execution. After HALT/STOP mode is released, counting is started again using oscillator can be the operation clock of the watchdog timer set before HALT/STOP instruction stopped by execution by WDTM. At this time, the counter is not cleared to 0 but holds its software" is value. selected by option byte Chapter 9 p. 149 \Box A/D Soft Sampling time The above sampling time and conversion time do not include the clock frequency converter and A/D error. Select the sampling time and conversion time such that Notes 2 and 3 conversion time above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of $\pm 5\%$ when using the high-speed internal oscillator). Hard **Block Diagram** In the 78K0S/KU1+, Vss functions alternately as the ground potential of the A/D p. 150 converter. Be sure to connect Vss to a stabilized GND (= 0 V). p. 150 In the 78K0S/KU1+, VDD functions alternately as the A/D converter reference voltage input. When using the A/D converter, stabilize VDD at the supply voltage used (2.7 to 5.5 V). ADM: A/D The above sampling time and conversion time do not include the clock frequency p. 154 Sof converter mode error. Select the sampling time and conversion time such that Notes 3 and 4 register above are satisfied, while taking the clock frequency error into consideration (an error margin maximum of ±5% when using the high-speed internal oscillator). If a bit other than ADCS of ADM is manipulated while A/D conversion is stopped p. 154 (ADCS = 0) and then A/D conversion is started, execute two NOP instructions or an instruction equivalent to two machine cycles, and set ADCS to 1. A/D conversion must be stopped (ADCS = 0) before rewriting bits FR0 to FR2. p. 154 Be sure to clear bits 6, 2, and 1 to 0. p. 154

(8/15)

		1	1		(0	/15)							
Chapter	Classification	Function	Details of Function	Cautions	Page)							
Chapter 9	$+$ $\bar{-}$	A/D Converter	ADS: Analog input channel specification register	Be sure to clear bits 2 to 7 of ADS to 0.	p. 155								
			ADCR: 10-bit A/D conversion result register	When writing to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using timing other than the above may cause an incorrect conversion result to be read.	p. 155								
			PMC2: Port mode control register 2	If PMC20 to PMC23 are set to 1, the P20/ANI0/TI000/TOH1, P21/ANI1/TIO10/TO00/INTP0, P22/ANI2, and P23/ANI3 pins cannot be used for any purpose other than the A/D converter function. Be sure to set 0 to the Pull-up resistor option register of the pin set in A/D converter mode.	p. 156								
			A/D converter operations	Make sure the period of <1> to <4> is 1 μ s or more.	pp. 157, 161								
				It is no problem if the order of <1> and <2> is reversed.	pp. 157, 161								
											<1> can be omitted. However, ignore the data resulting from the first conversion after <4> in this case.	p. 161	_
				The period from <5> to <8> differs from the conversion time set using bits 5 to 3 (FR2 to FR0) of ADM. The period from <7> to <8> is the conversion time set using FR2 to FR0.	p. 161								
	Hard		Operating current in STOP mode	To satisfy the DC characteristics of supply current in STOP mode, clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 before executing the STOP instruction.	p. 164								
			Input range of ANI0 to ANI3	Observe the rated range of the ANI0 to ANI3 input voltage. If a voltage of $V_{\rm DD}$ or higher and $V_{\rm SS}$ or lower (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.	p. 164								
	Soft					Conflicting operations	Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR, ADCRH read by instruction upon the end of conversion ADCR, ADCRH read has priority. After the read operation, the new conversion result is written to ADCR, ADCRH.	p. 164					
				Conflict between ADCR, ADCRH write and A/D converter mode register (ADM) write or analog input channel specification register (ADS) write upon the end of conversion ADM or ADS write has priority. ADCR, ADCRH write is not performed, nor is the conversion end interrupt signal (INTAD) generated.	p. 164								
	Hard		Noise countermeasures	To maintain the 10-bit resolution, attention must be paid to noise input to the V _{DD} pin and ANI0 to ANI3 pins.	p. 164								
				<1> Connect a capacitor with a low equivalent resistance and a high frequency response to the power supply. <2> Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally, as shown in Figure 9-19, to reduce noise. <3> Do not switch the A/D conversion function of the ANI0 to ANI3 pins to their alternate functions during conversion. <4> The conversion accuracy can be improved by setting HALT mode immediately after the conversion starts.									

(9/15)

	_	F attaca	Datalland	O continue	·	/15)
Chapter	Classification	Function	Details of Function	Cautions	Pag	Э
Chapter 9	Soft	A/D converter	ANI0/P20 to ANI3/P23	The analog input pins (ANI0 to ANI3) are also used as input port pins (P20 to P23). When A/D conversion is performed with any of ANI0 to ANI3 selected, do not access P20 to P23 while conversion is in progress; otherwise the conversion resolution may be degraded.	p. 165	
				If a digital pulse is applied to the pins adjacent to the pins currently used for A/D conversion, the expected value of the A/D conversion may not be obtained due to coupling noise. Therefore, do not apply a pulse to the pins adjacent to the pin undergoing A/D conversion.	p. 165	
			Input impedance of ANI0 to ANI3 pins	In this A/D converter, the internal sampling capacitor is charged and sampling is performed during sampling time. Since only the leakage current flows other than during sampling and the current for charging the capacitor also flows during sampling, the input impedance fluctuates both during sampling and otherwise. If the shortest conversion time of the reference voltage is used, to perform sufficient sampling, it is recommended to make the output impedance of the analog input source 1 k Ω or lower, or attach a capacitor of around 0.01 μ F to 0.1 μ F to the ANI0 to ANI3 pins (see Figure 9-19). When writing the flash memory on-board, supply a stabilized analog voltage to the ANI2 and ANI3 pins, without attaching a capacitor. Because the communication pulse may change and the communication may fail if a capacitor is attached to remove noise.	p. 165	
			Interrupt request flag (ADIF)	The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed. Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF for the pre-change analog input may be set just before the ADS rewrite. Caution is therefore required since, at this time, when ADIF is read immediately after the ADS rewrite, ADIF is set despite the fact A/D conversion for the post-change analog input has not ended. When A/D conversion is stopped and then resumed, clear ADIF before the A/D conversion operation is resumed.	p. 165	
			Conversion results just after A/D conversion start	The first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within 1 μ s after the ADCE bit was set to 1, or if the ADCS bit is set to 1 with the ADCE bit = 0. Take measures such as polling the A/D conversion end interrupt request (INTAD) and removing the first conversion result.	p. 166	
			A/D conversion result register (ADCR, ADCRH) read operation	When a write operation is performed to the A/D converter mode register (ADM) and analog input channel specification register (ADS), the contents of ADCR and ADCRH may become undefined. Read the conversion result following conversion completion before writing to ADM and ADS. Using a timing other than the above may cause an incorrect conversion result to be read.	p. 166	
Chapter 10	Soft	Interrupt functions	IF0: Interrupt request flag registers, MK0: Interrupt mask flag registers	Because P21 and P32 have an alternate function as external interrupt inputs, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, the interrupt mask flag should be set to 1 before using the output mode.	pp. 170, 171	
			INTM0: External interrupt mode register 0	Be sure to clear bits 0, 1, 6, and 7 to 0. Before setting the INTM0 register, be sure to set the corresponding interrupt mask flag ($\times \times MK \times = 1$) to disable interrupts. After setting the INTM0 register, clear the interrupt request flag ($\times \times IF \times = 0$), then clear the interrupt mask flag ($\times \times MK \times = 0$), which will enable interrupts.	p. 171 p. 172	

(10/15)

						1.,)/15)	
Chapter	Classification	Function	Details of Function	Cautions		Pag	je	
Chapter 10	Soft	Interrupt functions	Interrupt requests are held pending	Interrupt requests will be held pending while the interrupt request flag registers (IF0) or interrupt mask flag registers (MK0) are being accessed.	p.	174		
Ö			Interrupt request pending	Multiple interrupts can be acknowledged even for low-priority interrupts.	p.	175		
Chapter 11	Soft	Standby Function	-	The LSRSTOP setting is valid only when "Can be stopped by software" is set for the low-speed internal oscillator by the option byte.	p.	177		
Chap	Hard		STOP mode	When shifting to the STOP mode, be sure to stop the peripheral hardware operation before executing STOP instruction (except the peripheral hardware that operates on the low-speed internal oscillation clock).	p.	178		
				STOP mode, HALT mode	The following sequence is recommended for operating current reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.	p.	178	
			STOP mode	If the low-speed internal oscillator is operating before the STOP mode is set, oscillation of the low-speed internal oscillation clock cannot be stopped in the STOP mode (refer to Table 11-1).	p.	178		
	Soft		OSTS: Oscillation stabilization time select	To set and then release the STOP mode, set the oscillation stabilization time as follows. Expected oscillation stabilization time of resonator ≤ Oscillation stabilization time set by OSTS	p.	179		
	Hard		register	The wait time after the STOP mode is released does not include the time from the release of the STOP mode to the start of clock oscillation ("a" in the figure below), regardless of whether STOP mode was released by reset signal generation or interrupt generation.	p.	179		
	Soft			The oscillation stabilization time that elapses on power application or after release of reset is selected by the option byte. For details, refer to CHAPTER 15 OPTION BYTE.	p.	179		
			HALT mode setting and operating statuses	Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag clear, the standby mode is immediately cleared if set.	p.	180		
			STOP mode setting and operating statuses	Because an interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, in the STOP mode, the normal operation mode is restored after the STOP instruction is executed and then the operation is stopped for 34 μ s (TYP.) (after an additional wait time for stabilizing the oscillation set by the oscillation stabilization time select register (OSTS) has elapsed when crystal/ceramic oscillation is used).	p.	183		

(11/15)

						(11/				
Chapter	Classification	Function	Details of Function	Cautions	-	Page	;			
12	Hard	Reset	_	For an external reset, input a low level for 2 μ s or more to the $\overline{\text{RESET}}$ pin.	p. ⁻	187				
Chapter 12	Ha	function	function	function	function		During reset signal generation, the system clock and low-speed internal oscillation clock stop oscillating.	p. ⁻	187	
					When the RESET pin is used as an input-only port pin (P34), the 78K0S/KU1+ is reset if a low level is input to the RESET pin after reset is released by the POC circuit, the LVI circuit and the watchdog timer and before the option byte is referenced again. The reset status is retained until a high level is input to the RESET pin.	p. ⁻	187			
				The LVI circuit is not reset by the internal reset signal of the LVI circuit.	p. ⁻	188				
			Timing of reset by overflow of watchdog timer	The watchdog timer is also reset in the case of an internal reset of the watchdog timer.	p. ⁻	190				
			RESF: Reset control flag register	Do not read data by a 1-bit memory manipulation instruction.	p. ⁻	194				
Chapter 13	Soft	Power- on-clear	Functions of power-on-clear	If an internal reset signal is generated in the POC circuit, the reset control flag register (RESF) is cleared to 00H.	p. 1	195				
Chapt	Hard		circuit	Because the detection voltage (V _{POC}) of the POC circuit is in a range of 2.1 V \pm 0.1 V, use a voltage in the range of 2.2 to 5.5 V.	p. ⁻	195				
	Soft		Cautions for power-on-clear circuit	In a system where the supply voltage (V _{DD}) fluctuates for a certain period in the vicinity of the POC detection voltage (V _{POC}), the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.	p. ⁻	197				
14	Soft	Low-	LVIM: Low-	To stop LVI, follow either of the procedures below.	p. 2	200				
ter	S	voltage	ge voltage detect	When using 8-bit manipulation instruction: Write 00H to LVIM.						
Chapter 14		detector	detector re	etector register	When using 1-bit memory manipulation instruction: Clear LVION to 0.					
						Be sure to set bits 2 to 6 to 0.	p. 2	200		
			LVIS: Low-	Bits 4 to 7 must be set to 0.	p. 2	201				
			voltage detection level select register	If a value other than the above is written during LVI operation, the value becomes undefined at the very moment it is written, and thus be sure to stop LVI (bit 7(LVION) = 0 on the LVIM register) before writing.	p. 2	201				
			When used as reset	<1> must always be executed. When LVIMK = 0, an interrupt may occur immediately after the processing in <3>.	p. 2	202				
				If supply voltage $(V_{DD}) \ge$ detection voltage (V_{LVI}) when LVIM is set to 1, an internal reset signal is not generated.	p. 2	202				
			Cautions for low-voltage detector	In a system where the supply voltage (V _{DD}) fluctuates for a certain period in the vicinity of the LVI detection voltage (V _{LVI}), the operation is as follows depending on how the low-voltage detector is used. <1> When used as reset	p. 2	206				
				The system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking action (1) below. <2> When used as interrupt Interrupt requests may be frequently generated. Take (b) of action (2) below.						

(12/15)

		1	,		(12	/15)
Chapter	Classification	Function	Details of Function	Cautions	Pag	Э
Chapter 15	Hard	Option byte	Oscillation stabilization time on power application or after reset release	The setting of this option is valid only when the crystal/ceramic oscillation clock is selected as the system clock source. No wait time elapses if the high-speed internal oscillation clock or external clock input is selected as the system clock source.	p. 210	
			Control of RESET pin	Because the option byte is referenced after reset release, if a low level is input to the RESET pin before the option byte is referenced, then the reset state is not released. Also, when setting 0 to RMCE, connect the pull-up resistor.	p. 210	
			Selection of system clock source	Because the X1 and X2 pins are also used as the P23/ANI3 and P22/ANI2 pins, the conditions under which the X1 and X2 pins can be used differ depending on the selected system clock source. (1) Crystal/ceramic oscillation clock is selected The X1 and X2 pins cannot be used as I/O port pins or analog input pins of A/D converter because they are used as clock input pins. (2) External clock input is selected Because the X1 pin is used as an external clock input pin, P121 cannot be used as an I/O port pin or an analog input pin of A/D converter. (3) High-speed internal oscillation clock is selected P23/ANI3 and P22/ANI2 can be used as I/O port pins or analog input pins of A/D	p. 210	
			Low-speed internal	converter. If it is selected that low-speed internal oscillator cannot be stopped, the count clock to the watchdog timer (WDT) is fixed to low-speed internal oscillation clock.	p. 211	
			oscillates	If it is selected that low-speed internal oscillator can be stopped by software, supply of the count clock to WDT is stopped in the HALT/STOP mode, regardless of the setting of bit 0 (LSRSTOP) of the low-speed internal oscillation mode register (LSRCM). Similarly, clock supply is also stopped when a clock other than the low-speed internal oscillation clock is selected as a count clock to WDT. While the low-speed internal oscillator is operating (LSRSTOP = 0), the clock can be supplied to the 8-bit timer H1 even in the STOP mode.	p. 211	
			Caution When the RESET Pin Is Used as an Inport-Only Port Pin (P34)	Be aware of the following when erasing/writing by on-board programming using a dedicated flash memory programmer once again on the already-written device which has been set as "The RESET pin is used as an input-only port pin (P34)" by the option byte function. Before supplying power to the target system, connect a dedicated flash memory programmer and turn its power on. If the power is supplied to the target system beforehand, it cannot be switched to the flash memory programming mode.	p. 211	
Chapter 16	Soft	Flash memory	PG-FP4 GUI software setting value example	The above values are recommended values. Depending on the usage environment these values may change, so set them after having performed sufficient evaluations.	p. 218	
			Security settings	After the security setting of the batch erase is set, erasure cannot be performed for the device. In addition, even if a write command is executed, data different from that which has already been written to the flash memory cannot be written because the erase command is disabled.	p. 221	

(13/15)

			1	T		13/	10)										
Chapter	Classification	Function	Details of Function	Cautions	P	age											
Chapter 16	Soft	Flash memory	Self programming	Self programming processing must be included in the program before performing self programming.	p. 22	22											
Chap			executed. Therefore, clear and restart the watchdog timer counter in ad	No instructions can be executed while a self programming command is being executed. Therefore, clear and restart the watchdog timer counter in advance so that the watchdog timer does not overflow during self programming. Refer to Table 16-11 for the time taken for the execution of self programming.	p. 22	25											
				Interrupts that occur during self programming can be acknowledged after self programming mode ends. To avoid this operation, disable interrupt servicing (by setting MK0 to FFH, and executing the DI instruction) before a mode is shifted from the normal mode to the self programming mode with a specific sequence.	p. 22	25											
				RAM is not used while a self programming command is being executed.	p. 22	25											
				If the supply voltage drops or the reset signal is input while the flash memory is being written or erased, writing/erasing is not guaranteed.	p. 22												
				The value of the blank data set during block erasure is FFH.	p. 22	 25											
				Set the CPU clock so that it is 1 MHz or more during self programming.	p. 22												
				Execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, then execute self programming. At this time, the HALT instruction is automatically released after 10 μ s (MAX.) + 2 CPU clocks (fcPu).	p. 22												
					If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, wait for 8 μ s after releasing the HALT status, and then execute self programming.	p. 22	25										
				Check FPRERR using a 1-bit memory manipulation instruction.	p. 22	25											
														The state of the pins in self programming mode is the same as that in HALT mode.	p. 22	25	
					Since the security function set via on-board/off-board programming is disabled in self programming mode, the self programming command can be executed regardless of the security function setting. To disable write or erase processing during self programming, set the protect byte.	p. 22	25										
				Be sure to clear bits 4 to 7 of flash address pointer H (FLAPH) and flash address pointer H compare register (FLAPHC) to 0 before executing the self programming command. If the value of these bits is 1 when executing the self programming command, there is a possibility that device does not operate normally.	p. 22	25											
				Clear the value of the FLCMD register to 00H immediately before setting self-programming mode and normal operation mode.	p. 22	25											
			FLPMC: Flash programming	Cautions in the case of setting the self programming mode, refer to 16.8.2 Cautions on self programming function.	p. 22	26											
			mode control	Set the CPU clock so that it is 1 MHz or more during self programming.	p. 22	26											
			register	Execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, then execute self programming. At this time, the HALT instruction is automatically released after 10 μ s (MAX.) + 2 CPU clocks (fcPu).	p. 22	26											
				If the clock of the oscillator or an external clock is selected as the system clock, execute the NOP and HALT instructions immediately after executing a specific sequence to set self-programming mode, wait for 8 μ s after releasing the HALT status, and then execute self programming.	p. 22	26											
							Clear the value of the FLCMD register to 00H immediately before setting self programming mode and normal operation mode.	p. 22	26								

(14/15)

					(17/	/15)	
Chapter	Classification	Function	Details of Function	Cautions	Page)	
Chapter 16	Soft	Flash memory	PFCMD: Flash protect command register	Interrupt servicing cannot be executed in self-programming mode. Disable interrupt servicing (by executing the DI instruction while MK0 and MK1 = FFH) before executing the specific sequence that sets self-programming mode and after executing the specific sequence that changes the mode to the normal mode.	p. 227		
			PFS: Flash status register	Check FPRERR using a 1-bit memory manipulation instruction.	p. 227		
			FLAPH, FLAPL: Flash address pointers H and L	Be sure to clear bits 4 to 7 of FLAPH and FLAPHC to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.	p. 230		
			FLAPHC, FLAPLC: Flash address pointer	Be sure to clear bits 4 to 7 of FLAPH and FLAPHC to 0 before executing the self programming command. If the self programming command is executed with these bits set to 1, the device may malfunction.	p. 230		
				H/L compare registers	Set the number of the block subject to a block erase, verify, or blank check (same value as FLAPH) to FLAPHC.	p. 230	
				Clear FLAPLC to 00H when a block erase is performed, and FFH when a blank check is performed.	p. 230		
			Shifting to self programming mode	Be sure to perform the series of operations described above using the user program at an address where data is not erased or written.	pp. 232, 233, 23 236	5,	
			Shifting to normal mode				
			Byte write	If a write results in failure, erase the block once and write to it again.	p. 244		
Chapter 17	Hard	On-chip debug function	Connecting QB-MINI2 to 78K0S/KU1+	Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. NEC Electronics is not liable for problems occurring when the on-chip debug function is used.	p. 268		
				The constants described in the circuit connection example are reference values. If you perform flash programming aiming at mass production, thoroughly evaluate whether the specifications of the target device are satisfied.	p. 268		
			For the case where QB- MINI2 is used for debugging and debugging of INTP1 pin is performed only with real machine	If debugging is performed with a real machine running, without using QB-MINI2, write the user program using the QB-Programmer. Programs downloaded by the debugger include the monitor program, and such a program malfunctions if it is not controlled via QB-MINI2.	p. 270		

(15/15)

$\overline{}$	-				_ \ _	<i>),</i> 10
Chapter	Classification	Function	Details of Function	Cautions	Pag	,e
Chapter 19	Hard	Electrical specificati ons	Absolute maximum ratings	Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.	p. 282	
			X1 oscillator characteristics	When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance. • Keep the wiring length as short as possible. • Do not cross the wiring with the other signal lines. • Do not route the wiring near a signal line through which a high fluctuating current flows. • Always make the ground point of the oscillator capacitor the same potential as Vss. • Do not ground the capacitor to a ground pattern through which a high current flows. • Do not fetch signals from the oscillator.	p. 283	
			A/D converter	The conversion accuracy may be degraded if the level of a port that is not used for A/D conversion is changed during A/D conversion.	p. 290	
Chapter 21	Hard	Recom- mended	Lead-free products	Products with -A at the end of the part number are lead-free products.	p. 295	
Chap	Cliap	soldering conditions	-	For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.	p. 295	
				Do not use different soldering methods together (except for partial heating).	p. 295	

APPENDIX E REVISION HISTORY

E.1 Major Revisions in This Edition

Page	Description
p. 14	Modification of 1.1 Features
p. 17	Addition of Note 2 to 5 in 1.4 78K0S/Kx1+ Product Lineup
p. 149	9.1 Functions of A/D Converter
	Addition of Notes 4 to Table 9-1 Sampling Time and A/D Conversion Time
p. 154	9.3 Registers Used by A/D Converter
	Addition of Note 5 to Figure 9-3 Format of A/D Converter Mode Register (ADM)
p. 165	9.6 Cautions for A/D Converter
	Addition of description to (6) Input impedance of ANI0 to ANI3 pins
p. 187	CHAPTER 12 RESET FUNCTION
	Modification of Caution 3
p. 214	16.4 Writing with Flash Memory Programmer
	Addition of FlashPro5 to Dedicated flash memory programmer
	Deletion of PG-FPL2 from Dedicated flash memory programmer
	Modification of Remark
pp. 215, 216	16.5 Programming Environment
	Modification of Figure 16-2 Environment for Writing Program to Flash Memory (FlashPro4/FlashPro5/QB-MINI2) and addition of Note
	• Modification of Table 16-2 Wiring Between 78K0S/KU1+ and FlashPro4/FlashPro5/QB-MINI2 and Addition of Note 2
	Modification of Figure 16-3 Wiring diagram with FlashPro4/FlashPro5/QB-MINI2
	Deletion of PG-FPL2 from dedicated flash memory programmer
p. 218	Modification of Figure 16-5 PG-FP5 GUI Software Setting Example
p. 220	Modification of Figure 16-7 Communication Commands
p. 224	Addition of Note in Table 16-10 Self Programming Controlling Commands
p. 268	Addition of CHAPTER 17 ON-CHIP DEBUG FUNCTION
pp. 283, 287	CHAPTER 19 ELECTRICAL SPECIFICATIONS
	Modification of X1 Oscillator Characteristics
	Addition of setting range of CPU clock and peripheral clock frequency to AC Characteristics
pp. 297, 298	Modification of Figure A-1 Development Tools
p. 300	A.4 Flash Memory Writing Tools
	Addition of FlashPro5
	Deletion of PG-FPL2
p. 301	A.5.1 When using in-circuit emulator QB-78K0SKX1
	Deletion of description of under development
p. 296 in old edition	Deletion of A.5.3 When using in-circuit emulator IE-78K0S-NS or IE-78K0S-NS-A and A.5.4 When using in-circuit emulator QB-78K0SKX1MINI in old edition
p. 301	Modification of A.6 Debugging Tools (Software)
p. 302	Addition of APPENDIX B NOTES ON DESIGNING TARGET SYSTEM

For further information, please contact:

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000
800-366-9782
http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France

Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15 28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC2-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600_USB_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF