### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## 16

# H8S/2655 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series

H8S/2655 HD6432655

HD6472655

H8S/2653 HD6432653

- Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology a third party.
  - Renesas Technology Corp. assumes no responsibility for any damage, or infringement of an party's rights, originating in the use of any product data, diagrams, charts, programs, algorith circuit application examples contained in these materials.
  - 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp. without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology Corp. product distributor for the latest product information.

an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various

including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.co

4. When using any or all of the information contained in these materials, including product data diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein.

other than the approved destination.

- Renesas Technology Corp. semiconductors are not designed or manufactured for use in a constraint system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor
- considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater us 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduct
- whole or in part these materials.7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a control restriction.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/o country of destination is prohibited.8. Please contact Renesas Technology Corp. for further details on these materials or the prod

Rev. 5.00 Sep 14, 2006 page ii of xxviii

contained therein.



2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. It are in their open states, intermediate levels are induced by noise in the vicinity

through current flows internally, and a malfunction may occur.

### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throug chip and a low level is input on the reset pin. During the period where the stat undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is is undefined state. For those products which have a reset function, reset the LSI

4. Prohibition of Access to Undefined or Reserved Addresses

after the power supply has been turned on.

+. I follottion of Access to Chaeffied of Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test may have been be allocated to these addresses. Do not access these registers; operation is not guaranteed if they are accessed.

Rev. 5.00 Sep 14, 2006 pa

Rev. 5.00 Sep 14, 2006 page iv of xxviii

RENESAS

The address course is divided into eight course. The data has width and account at the

The address space is divided into eight areas. The data bus width and access states car for each of these areas, and various kinds of memory can be connected fast and easily

On-chip memory consists of large-capacity ROM and RAM. PROM (ZTAT®\*) and reversions are available, providing a quick and flexible response to conditions from ram through full-scale volume production, even for applications with frequently changing specifications.

On-chip supporting functions include a 16-bit timer pulse unit (TPU), programmable generator (PPG), 8-bit timers, watchdog timer (WDT), serial communication interface converter, D/A converter, and I/O ports.

In addition, an on-chip DMA controller (DMAC) and data transfer controller (DTC) a enabling high-speed data transfer without CPU intervention.

Use of the H8S/2655 Group enables compact, high-performance systems to be implered.

easily.

This manual describes the hardware of the USS/2655 Crown. Defen to the USS/261

This manual describes the hardware of the H8S/2655 Group. Refer to the H8S/2600 S H8S/2000 Series Software Manual for a detailed description of the instruction set.

Note: \* ZTAT is a registered trademark of Renesas Technology Corp.

RENESAS

Rev. 5.00 Sep 14, 2006 pa

Rev. 5.00 Sep 14, 2006 page vi of xxviii

RENESAS

Interrupts		Descri	ption	ame	ende	d				
		• Usin	g IS0	CR, i	t is p	ossil	ole ,	at pins IRQ7	to IR	
5.4.6 Interrupt Exception Handling Sequence	122	Descri <sub>l</sub> Interna		_		d				
Figure 5.11 Interrupt Exception Handling										
7.2.4 DMA Control	227	Bit tab	le an	nend	ed					
Register (CMACR)		Bit 6 (E	3efor	e) D	TID5	$\rightarrow$ (	After) D	OTID		
9.4.3 Pin Functions	373	Table 9	9.7 a	men	ded					
Table 9.7 Port 3 Pin		TxD <sub>1</sub> output pin*								
Functions		TxD₀ output pin*								
10.2.3 Timer I/O Control Register (TIOR)	445	Bits 7 to 4—I/O Control B3 to B0 (IOB3 to IOB0) I/O Control D3 to D0 (IOD3 to IOD0)								
		Chann	el 0	desc	riptic	n an	nended			
		Channel		Bit 6 IOD2			Description	on		
		0	1	0	0	0	TGR0D is input	Capture input source is	Input ca	
					1	*	-capture register**2	TIOCD0 pin	Input ca	
				1	*	*	_regioter_	Capture input source is channel 1/count clock	Input ca count-u	
	446	Chann	el 2 (	desc	riptic	n an	nended			
			Bit 7	Bit 6	Bit 5	Bit 4	_			
							Description			
		2	1	0	0	0	TGR2B is input	Capture input source is	Input ca	
					1	*	capture register	TIOCB2 pin	Input ca	
					1	•	register		mput	



Rev. 5.00 Sep 14, 2006 pa

1 0 0	0	1			
1					
1 0	1				
1					
1 0 0 0 TGR0C	0	0	1		
1 is input					
capture 1 * register*1	1				
1 * *	*	1			
454 Channel 2 description arranded				Chann	454
454 Channel 3 description amended	criptio	desc	el 3	Chann	454
454 Channel 3 description amended	-			Chann	454
·	Bit 1	Bit 2	Bit 3		454
Bit 3 Bit 2 Bit 1 Bit 0	Bit 1	Bit 2	Bit 3	Channel	454
Bit 3         Bit 2         Bit 1         Bit 0         Bit 0         Bit 0         Bit 0         Bit 0         Description           3         0         0         0         0         0         TGR3C           1	Bit 1	Bit 2	Bit 3	Channel	454
Channel         Bit 3         Bit 2         Bit 1         Bit 0         Description           3         0         0         0         0         0         0         TGR3C           1         is output compare	Bit 1 2 IOC1	Bit 2	Bit 3	Channel	454
Channel         Bit 3         Bit 2         Bit 1         Bit 0         Description           3         0         0         0         0         0         TGR3C           1         0	Bit 1 2 IOC1	Bit 2	Bit 3	Channel	454
Channel         Bit 3         Bit 2         Bit 1         Bit 0         Description           3         0         0         0         0         0         0         TGR3C           1         is output compare	Bit 1 2 IOC1	Bit 2	Bit 3	Channel	454

598

, ,
Description of setting condition amended
When the next serial reception is completed while RI

Bit 5—Overrun Error (ORER)

1

0

0

1

IOC0 Description

TGR3C

is input

capture

register\*1

Output disabled

Initial output is 1

Capture input

source is

TIOCC0 pin

Capture input

1/count clock

Output disabled

Initial output is 0

Output disabled

Initial output is 1

Capture input

TIOCC3 pin

Capture input

4/count clock

source is channel

source is

output

output

source is channel count-up/co

output

0 output at

1 output at Toggle outp match

Input captu

Input captu

Input captu

Input captu

0 output at

1 output at

Toggle outp match

0 output at

1 output at Toggle outp match

Input captu

Input captu

Input captu

Input captu

count-up/co

RENESAS

14.2.6 Serial Control

Register (SCR)

		Bit R (bit/s		n		N	Err (%)				
		3125	0	0		3	<b>-7.</b> 8	34			
15.2.3 Serial Mode	656	Desc	ription	adde	ed						
Register (SMR)			6 to 0– Is, see								
	657	Figur delet	re of T ed	END	flag g	jenera	ation	timin	g in tr	ansm	issi
16.6 Usage Notes	707	Usag	ge note	es del	eted						
			ore) • I A/D re								
19.1.1 Block Diagram	721	Figur	re 19.1	ame	nded						
Figure 19.1 Block Diagram of ROM (H8S/2655)			H'00FFF H'01000	00		H'00FFI H'01000	01		When EA	ιE = 0	
			H'01FFF	E	Î	H'01FF	FF				
20.1.1 Block Diagram	735	Figur	re 20.1	ame	nded						
Figure 20.1 Block Diagram of Clock Pulse Generator		(Befo	ore) S0	CK1,	SCK	$0 \rightarrow (R)$	After)	SCK	2 to S	CK0	
B.1 Addresses	872	Table	e amei	nded							
		(low)	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		H'FF38 H'FF39	SBYCR	SSBY	STS2	STS1 INTM1	STS0 INTM0	OPE			RAM
		H'FF3A	SCKCR	PSTOP					SCK2	SCK1	SCK
		H'FF3B	MDCR	_	_	_	_	_	MDS2	MDS1	MDS
		H'FF3C H'FF3D	MSTPCRH MSTPCRL		MSTP14 MSTP6	MSTP13	MSTP12 MSTP4	MSTP11 MSTP3	MSTP10 MSTP2	MSTP9 MSTP1	MST
			OTT CITE								01

Rev. 5.00 Sep 14, 2006 pa



									1 Hansici C
								hanı habl	nel 0 Data Transfe e B
							Г	0	Transfer suspen
								1	Transfer suspen
							ı nel 1 Dat upt Enabl		ansfer
						0	Transfe	r en	d interrupt disable
						1	Transfe	ren	d interrupt enabled
						nnel 1 Da ble B	ta Transf	er In	terrupt
					0	Transf	er susper	nded	interrupt disabled
					1	Transf	er susper	nded	interrupt enabled
			,	ı Chan	nel 0 D	ata Transi	fer Enable	е	
				0	Data	transfer d	isabled		
				1	Data	transfer e	nabled		
		С	hannel 0	Data	Transf	er Master	Enable		
						sabled. In an NMI int		ode	,]
			1 Dat	a trar	nsfer en	abled			7
	Chan	l inel 1 Dat	a Transf	er En	able				
	0	Data tr	ansfer di	sable	d				
	1	Data tra	ansfer er	able	d				
Cha	nnel 1 Da	ita Transi	er Maste	r Ena	able				
0		ansfer di				de,			
1	Data tr	ansfer er	abled						
·									

## 931 DTCERA to DTCERF H'FF30 to H'FF35 DTC Correspondence between Interrupt Sources and

Correspondence between Interrupt Sources and DT Table amended

 Register
 7
 6
 5
 4
 3
 2

 DTCERD
 —
 —
 TGI5A
 TGI5B
 CMIA0
 CMIB0

Rev. 5.00 Sep 14, 2006 page x of xxviii



		Figure amended
		TGR Input Capture/Output Compare Flag A
		TGR Input Capture/Output Compare Flag B
	1010	TSR2 H'FFF5 TPU2
		Figure amended
		TGR Input Capture/Output Compare Flag A
		TGR Input Capture/Output Compare Flag B
Appendix G Package Dimensions	1058	Figure G.1 replaced
Figure G.1 TFP-120 Package Dimensions		
Figure G.2 FP-128 Package Dimensions	1059	Figure G.2 replaced

Rev. 5.00 Sep 14, 2006 pa



Rev. 5.00 Sep 14, 2006 page xii of xxviii

RENESAS

2.1.1	Features
2.1.2	Differences from H8/300 CPU
2.1.3	Differences from H8/300H CPU
CPU C	Operating Modes
Addres	ss Space
Regist	er Configuration
2.4.1	Overview
2.4.2	General Registers
2.4.3	Control Registers
2.4.4	Initial Register Values
Data F	formats
2.5.1	General Register Data Formats
2.5.2	Memory Data Formats
Instruc	ction Set
2.6.1	Overview
2.6.2	Instructions and Addressing Modes
2.6.3	Table of Instructions Classified by Function
2.6.4	Basic Instruction Formats
Addres	ssing Modes and Effective Address Calculation
2.7.1	Addressing Mode
2.7.2	Effective Address Calculation
Proces	sing States
2.8.1	Overview
2.8.2	Reset State
2.8.3	Exception-Handling State
2.8.4	Program Execution State
2.8.5	Bus-Released State
2.8.6	Power-Down State
	Rev. 5.00 Sep 14, 2006 page
	RENESAS
	2.1.2 2.1.3 CPU C Addres Regists 2.4.1 2.4.2 2.4.3 2.4.4 Data F 2.5.1 2.5.2 Instruct 2.6.1 2.6.2 2.6.3 2.6.4 Addres 2.7.1 2.7.2 Proces 2.8.1 2.8.2 2.8.3 2.8.4 2.8.5

1.5.2 Fill Fullctions in Each Operating Wode ..... Pin Functions

Section 2 CPU Overview.....

1.3.3

2.1

	3.3.6 Mode 6
	3.3.7 Mode 7
3.4	Pin Functions in Each Operating Mode
3.5	Memory Map in Each Operating Mode
Se	ction 4 Exception Handling
4.1	Overview
	4.1.1 Exception Handling Types and Priority
	4.1.2 Exception Handling Operation
	4.1.3 Exception Vector Table
4.2	Reset
	4.2.1 Overview
	4.2.2 Reset Types
	4.2.3 Reset Sequence
	4.2.4 Interrupts after Reset
4.3	Traces
4.4	Interrupts
4.5	
4.6	Stack Status after Exception Handling
4.7	
Re	v. 5.00 Sep 14, 2006 page xiv of xxviii
	2CNCE AE
	RENESAS

3.1.2

3.2.1 3.2.2

3.3.1

3.3.2 3.3.3

3.3.4 3.3.5

3.2

3.3

Register Configuration.....

Mode Control Register (MDCR)

System Control Register (SYSCR).....

Mode 5.....

Register Descriptions

Operating Mode Descriptions

	5.3.1	External Interrupts
	5.3.2	Internal Interrupts
	5.3.3	Interrupt Exception Handling Vector Table
5.4	Interru	pt Operation
	5.4.1	Interrupt Control Modes and Interrupt Operation
	5.4.2	Interrupt Control Mode 0
	5.4.3	Interrupt Control Mode 1
	5.4.4	Interrupt Control Mode 2
	5.4.5	Interrupt Control Mode 3
	5.4.6	Interrupt Exception Handling Sequence
	5.4.7	Interrupt Response Times
5.5	Usage	Notes
	5.5.1	Contention between Interrupt Generation and Disabling
	5.5.2	Instructions That Disable Interrupts
	5.5.3	Times when Interrupts Are Disabled
	5.5.4	Interrupts during Execution of EEPMOV Instruction
5.6	DTC a	nd DMAC Activation by Interrupt
	5.6.1	Overview
	5.6.2	Block Diagram
	5.6.3	Operation
		1
Sect	ion 6	Bus Controller
6.1		iew
	6.1.1	Features
	6.1.2	Block Diagram
	6.1.3	Pin Configuration
	6.1.4	Register Configuration
		Rev. 5.00 Sep 14, 2006 pa
		Ochice ve
		RENESAS

Interrupt Priority Registers A to K (IPRA to IPRK).....

IRQ Enable Register (IER)

IRQ Sense Control Registers H and L (ISCRH, ISCRL).....

IRQ Status Register (ISR).....

Interrupt Sources

5.2.3

5.2.4

5.2.5

5.2.6

5.3

	6.3.1	Area Partitioning
	6.3.2	Bus Specifications
	6.3.3	Memory Interfaces
	6.3.4	Advanced Mode
	6.3.5	Areas in Normal Mode
	6.3.6	Chip Select Signals
6.4	Basic E	Bus Interface
	6.4.1	Overview
	6.4.2	Data Size and Data Alignment
	6.4.3	Valid Strobes
	6.4.4	Basic Timing
	6.4.5	Wait Control
6.5	DRAM	I Interface
	6.5.1	Overview
	6.5.2	Setting DRAM Space
	6.5.3	Address Multiplexing.
	6.5.4	Data Bus
	6.5.5	Pins Used for DRAM Interface
	6.5.6	Basic Timing
	6.5.7	Precharge State Control
	6.5.8	Wait Control
	6.5.9	Byte Access Control
	6.5.10	Burst Operation
	6.5.11	Caution Concerning 2-CAS System
	6.5.12	Refresh Control
6.6	Pseudo	-SRAM Interface
	6.6.1	Overview
	6.6.2	Setting PSRAM Space

6.3

6.6.3

6.6.4

Rev. 5.00 Sep 14, 2006 page xvi of xxviii

Refresh Time Constant Register (RTCOR) .....

Data Bus.....

Pins Used for PSRAM Interface

RENESAS

Overview of Bus Control

6.9	Idle Cy	/cle
	6.9.1	Operation
	6.9.2	Pin States in Idle Cycle
6.10	Write I	Oata Buffer Function
6.11		elease
	6.11.1	Overview
	6.11.2	Operation
		Pin States in External Bus Released State
	6.11.4	Transition Timing
6.12		bitration
	6.12.1	Overview
	6.12.2	Operation
		Bus Transfer Timing
		External Bus Release Usage Note
6.13		and the Bus Controller
Sect	ion 7	DMA Controller
7.1	Overvi	ew
	7.1.1	Features
	7.1.2	Block Diagram
	7.1.3	Overview of Functions
	7.1.4	Pin Configuration.
	7.1.5	Register Configuration
7.2	Registe	er Descriptions (1) (Short Address Mode)
	7.2.1	Memory Address Registers (MAR)
	7.2.2	I/O Address Register (IOAR)
	7.2.3	Execute Transfer Count Register (ETCR)
	7.2.4	DMA Control Register (DMACR)
		Pay 5.00 San 14, 2006, no.
		Rev. 5.00 Sep 14, 2006 pag
		RENESAS

Burst ROM Interface.....

Overview.....

Basic Timing....

Wait Control

6.8

6.8.1

6.8.2

6.8.3

	7.5.1	Transfer Modes
	7.5.2	Sequential Mode
	7.5.3	Idle Mode
	7.5.4	Repeat Mode
	7.5.5	Single Address Mode
	7.5.6	Normal Mode
	7.5.7	Block Transfer Mode
	7.5.8	DMAC Activation Sources
	7.5.9	Basic DMAC Bus Cycles
	7.5.10	DMAC Bus Cycles (Dual Address Mode)
	7.5.11	DMAC Bus Cycles (Single Address Mode)
		Write Data Buffer Function
	7.5.13	DMAC Multi-Channel Operation
		Relation between External Bus Requests, Refresh Cycles, the DTC,
	7515	and the DMAC  NMI Interrupts and DMAC
		Forced Termination of DMAC Operation
7.6		Clearing Full Address Mode
7.6	_	pts
7.7	Usage .	Notes
Sect	ion 8	Data Transfer Controller
8.1		
0.1		Executives
	8.1.1	Features
	8.1.2	Block Diagram

7.4.2 7.4.3

8.1.3

8.2.1 8.2.2

8.2

7.5

Rev. 5.00 Sep 14, 2006 page xviii of xxviii

Register Configuration.....

DTC Mode Register A (MRA) .....

DTC Mode Register B (MRB).....

Register Descriptions

DMA Terminal Control Register (DMATCR).....

Module Stop Control Register (MSTPCR).....

Operation .....

	8.3.7 Block Transfer Mode
	8.3.8 Chain Transfer
	8.3.9 Operation Timing
	8.3.10 Number of DTC Execution States
	8.3.11 Procedures for Using DTC
	8.3.12 Examples of Use of the DTC
8.4	Interrupts
8.5	Usage Notes
Sect	tion 9 I/O Ports
9.1	Overview
9.2	Port 1
	9.2.1 Overview
	9.2.2 Register Configuration
	9.2.3 Pin Functions
9.3	Port 2
	9.3.1 Overview
	9.3.2 Register Configuration
	9.3.3 Pin Functions
9.4	Port 3
	9.4.1 Overview
	9.4.2 Register Configuration
	9.4.3 Pin Functions
9.5	Port 4
	9.5.1 Overview
	9.5.2 Register Configuration
	9.5.3 Pin Functions
	Day 5 00 Oct 44 0000 to
	Rev. 5.00 Sep 14, 2006 page
	RENESAS

Activation Sources.....

DTC Vector Table.....

Location of Register Information in Address Space .....

Normal Mode....

Repeat Mode....

8.3.2

8.3.3

8.3.4

8.3.5

8.3.6

	9.9.1 Overview
	9.9.2 Register Configuration
	9.9.3 Pin Functions
	9.9.4 MOS Input Pull-Up Function
9.10	Port C
	9.10.1 Overview
	9.10.2 Register Configuration
	9.10.3 Pin Functions
	9.10.4 MOS Input Pull-Up Function
9.11	Port D
	9.11.1 Overview
	9.11.2 Register Configuration
	9.11.3 Pin Functions
	9.11.4 MOS Input Pull-Up Function
9.12	Port E
	9.12.1 Overview
	9.12.2 Register Configuration
	9.12.3 Pin Functions
	9.12.4 MOS Input Pull-Up Function
9.13	Port F
	9.13.1 Overview
	9.13.2 Register Configuration
	9.13.3 Pin Functions
9.14	Port G
	9.14.1 Overview
	9.14.2 Register Configuration.

9.8.1 9.8.2

9.8.3

9.8.4

991

9.9

Rev. 5.00 Sep 14, 2006 page xx of xxviii RENESAS

9.14.3 Pin Functions

Overview.....

Register Configuration.....

Pin Functions .....

MOS Input Pull-Up Function....

Port B

	10.2.8	Timer Start Register (TSTR)
	10.2.9	Timer Synchro Register (TSYR)
	10.2.10	Module Stop Control Register (MSTPCR)
10.3	Interfa	ce to Bus Master
	10.3.1	16-Bit Registers
		8-Bit Registers
10.4		ion
	10.4.1	Overview
		Basic Functions
		Synchronous Operation
		Buffer Operation
		Cascaded Operation
		PWM Modes
		Phase Counting Mode
10.5		pts
		Interrupt Sources and Priorities
		DTC/DMAC Activation
		A/D Converter Activation
10.6		ion Timing
		Input/Output Timing
		Interrupt Signal Timing
10.7		Notes
	000	
Sect	tion 11	Programmable Pulse Generator (PPG)
11.1		ew
-		Features
		Block Diagram
	11.1.	Diock Diagram
		Rev. 5.00 Sep 14, 2006 pag
		RENESAS

10.2.5

10.2.3 Timer I/O Control Register (TIOR)..... 10.2.4 Timer Interrupt Enable Register (TIER)..... Timer Status Register (TSR).....

Timer Counter (TCNT)..... 10.2.7 Timer General Register (TGR)

	11.3.3	Normal Pulse Output
	11.3.4	Non-Overlapping Pulse Output
	11.3.5	Inverted Pulse Output
	11.3.6	Pulse Output Triggered by Input Capture
11.4	Usage	Notes
	11.4.1	Operation of Pulse Output Pins
	11.4.2	Note on Non-Overlapping Output
Secti	ion 12	8-Bit Timers
12.1	Overvi	ew
	12.1.1	Features
	12.1.2	Block Diagram
	12.1.3	Pin Configuration
	12.1.4	Register Configuration
12.2	Registe	er Descriptions
	12.2.1	Timer Counters 0 and 1 (TCNT0, TCNT1)
	12.2.2	Time Constant Registers A0 and A1 (TCORA0, TCORA1)
		Time Constant Registers B0 and B1 (TCORB0, TCORB1)
	12.2.4	Time Control Registers 0 and 1 (TCR0, TCR1)
	12.2.5	Timer Control/Status Registers 0 and 1 (TCSR0, TCSR1)
	12.2.6	Module Stop Control Register (MSTPCR)
12.3	Operat	ion
	12.3.1	TCNT Incrementation Timing
		Compare Match Timing
		Timing of External RESET on TCNT
	12.3.4	Timing of Overflow Flag (OVF) Setting
Rev.	5.00 Se	p 14, 2006 page xxii of xxviii

11.3

11.2.7 Port 1 Data Direction Register (P1DDR)
11.2.8 Port 2 Data Direction Register (P2DDR)
11.2.9 Module Stop Control Register (MSTPCR)

RENESAS

	13.1.2	DIOCK Diagram
		Pin Configuration
		Register Configuration
13.2		er Descriptions
		Timer Counter (TCNT)
		Timer Control/Status Register (TCSR)
		Reset Control/Status Register (RSTCSR)
		Notes on Register Access
13.3		ion
	_	Watchdog Timer Operation
	13.3.2	Interval Timer Operation
	13.3.3	Timing of Setting Overflow Flag (OVF)
		Timing of Setting of Watchdog Timer Overflow Flag (WOVF)
13.4		pts
13.5	-	Notes
	13.5.1	Contention between Timer Counter (TCNT) Write and Increment
	13.5.2	Changing Value of CKS2 to CKS0
	13.5.3	Switching between Watchdog Timer Mode and Interval Timer Mode
	13.5.4	System Reset by WDTOVF Signal
	13.5.5	Internal Reset in Watchdog Timer Mode
Secti	on 14	Serial Communication Interface (SCI)
		ew

12.1.2 Diagle Diagram



14.5	Usage Notes				
Section 15 Smart Card Interface					
15.1		ew			
	15.1.1	Features			
	15.1.2	Block Diagram			
		Pin Configuration			
	15.1.4	Register Configuration			
15.2	Registe	er Descriptions			
	15.2.1	Smart Card Mode Register (SCMR)			
	15.2.2	Serial Status Register (SSR)			
	15.2.3	Serial Mode Register (SMR)			
	15.2.4	Serial Control Register (SCR)			
15.3	Operat	ion			
	15.3.1	Overview			
	15.3.2	Pin Connections			
	15.3.3	Data Format			
	15.3.4	Register Settings			
	15.3.5	Clock			
	15.3.6	Data Transfer Operations			
	15.3.7	Example of Use of Software Standby Mode			
	15.3.8	Powering On			
15.4	Usage	Notes			
_					
Rev.	5.00 Se	p 14, 2006 page xxiv of xxviii			
	RENESAS				
		- (2.123.2			

14.4

14.2.10 Module Stop Control Register (MSTPCR)

Operation

14.3.1 Overview

14.3.2 Operation in Asynchronous Mode

14.3.3 Multiprocessor Communication Function

14.3.4 Operation in Clocked Synchronous Mode

SCI Interrupts

	16.4.1	Select Single Mode
	16.4.2	Select Scan Mode
		Group Single Mode
	16.4.4	Group Scan Mode
	16.4.5	Buffer Operation
	16.4.6	Simultaneous Sampling Operation
	16.4.7	Conversion Start Modes
	16.4.8	Starting Conversion by External Input
	16.4.9	A/D Conversion Time
1	6.5 Interru	pts
1	6.6 Usage	Notes
		D/A Converter
1		ew
		Features
		Block Diagram
		Pin Configuration
		Register Configuration
1		er Descriptions
		D/A Data Registers 0 and 1 (DADR0, DADR1)
		D/A Control Register (DACR)
		Module Stop Control Register (MSTPCR)
1	7.3 Operat	ion
C	10	DAM
		RAM
1		ew
		Block Diagram
	18.1.2	Register Configuration
		Rev. 5.00 Sep 14, 2006 pag
		RENESAS
		`

16.3 16.4

Operation .....

19.4	PROM Mode
	19.4.1 PROM Mode Setting
	19.4.2 Socket Adapter and Memory Map
19.5	Programming
	19.5.1 Overview
	19.5.2 Programming and Verification
	19.5.3 Programming Precautions
	19.5.4 Reliability of Programmed Data
Sect	ion 20 Clock Pulse Generator
20.1	Overview
	20.1.1 Block Diagram
	20.1.2 Register Configuration
20.2	Register Descriptions
	20.2.1 System Clock Control Register (SCKCR)
20.3	Oscillator
	20.3.1 Connecting a Crystal Resonator
	20.3.2 External Clock Input
20.4	Duty Adjustment Circuit
20.5	Medium-Speed Clock Divider

Operation .....

19.3

Rev. 5.00 Sep 14, 2006 page xxvi of xxviii

21.7	The ware Standoy 110de
	21.7.1 Hardware Standby Mode
	21.7.2 Hardware Standby Mode Timing
21.8	φ Clock Output Disabling Function
Secti	ion 22 Electrical Characteristics
22.1	Absolute Maximum Ratings
22.2	DC Characteristics
22.3	AC Characteristics
	22.3.1 Clock Timing
	22.3.2 Control Signal Timing
	22.3.3 Bus Timing
	22.3.4 DMAC Timing
	22.3.5 Timing of On-Chip Supporting Modules
22.4	A/D Conversion Characteristics
22.5	D/A Convervion Characteristics
22.6	Usage Notes
	endix A Instruction Set
A.1	Instruction List
A.2	Instruction Codes
A.3	Operation Code Map
A.4	Number of States Required for Instruction Execution
A.5	Bus States During Instruction Execution
A.6	Condition Code Modification
Δηη	endix B Internal I/O Register
љррі В.1	Addresses
B.2	Functions
ப.∠	1 unctions
	Rev. 5.00 Sep 14, 2006 page
	25N55A5
	RENESAS

21.7

21.6.4 Software Standby Mode Application Example
21.6.5 Usage Notes
Hardware Standby Mode

C.12 Port F Block Diagram				
	lock Diagram			
Appendix D	Pin States			
	es in Each Mode			
2.1 1010 2000				
Appendix E	Timing of Transition to and Recovery from Hardware			
ripponom 2	Standby Mode			
	Standoy 110de			
Annandiy F	Product Code Lineup			
Appendix r	Floduct Code Lineup			

Appendix G Package Dimensions.....

Port C Block Diagram....

Rev. 5.00 Sep 14, 2006 page xxviii of xxviii

C.9



The H8S/2600 CPU has an internal 32-bit architecture, is provided with sixteen 16-bit registers and a concise, optimized instruction set designed for high-speed operation, a address a 16-Mbyte linear address space. The instruction set is upward-compatible wi and H8/300H CPU instructions at the object-code level, facilitating migration from th H8/300L, or H8/300H Series.

On-chip peripheral functions required for system configuration include DMA controll and data transfer controller (DTC) bus masters, ROM and RAM, a16-bit timer-pulse u programmable pulse generator (PPG), 8-bit timer, watchdog timer (WDT), serial com interface (SCI), A/D converter, D/A converter, and I/O ports.

The on-chip ROM is either PROM (ZTAT®\*) or mask ROM, with a capacity of 128 ROM is connected to the CPU via a 16-bit data bus, enabling both byte and word data accessed in one state. Instruction fetching has been speeded up, and processing speed Seven operating modes, modes 1 to 7, are provided, and there is a choice of address specified and the choice of address specified are choice of address specified and the choice of address specified and the

The features of the H8S/2655 Group are shown in table 1.1.

single-chip mode or external expansion mode.

Note: \* ZTAT is a registered trademark of Renesas Technology Corp.

RENESAS

REJ09

	•
•	Chip select output possible for each area
•	Choice of 8-bit or 16-bit access space for each area
•	2-state or 3-state access space can be designated for each are
•	Number of program wait states can be set for each area
•	Burst ROM directly connectable
•	Maximum 8-Mbyte DRAM or PSRAM directly connectable (or uniterval timer possible)
•	External bus release function

Rev. 5.00 Sep 14, 2006 page 2 of 1060

REJ09B0331-0500

Bus controller

High-speed arithmetic operations

16 × 16-bit register-register multiply:

32 ÷ 16-bit register-register divide:

Multiply-and accumulate instructionPowerful bit-manipulation instructions

- Advanced mode: 16-Mbyte address space

RENESAS

Sixty-nine basic instructions

Two CPU operating modes

independently for each area

— Normal mode:

Instruction set suitable for high-speed operation

8/16/32-bit move/arithmetic and logic instructions
Unsigned/signed multiply and divide instructions

64-kbyte address space

Address space divided into 8 areas, with bus specifications set

8/16/32-bit register-register add/subtract: 50 ns

16 × 16 + 42-bit multiply and accumulate: 200 ns

200 ns

1000 ns

controller (DTC)	<ul> <li>Multiple transfers or multiple types of transfer possible for one source</li> </ul>
	Transfer possible in repeat mode, block transfer mode, etc.
	Request can be sent to CPU for interrupt that activated DTC
16-bit timer-pulse	6-channel 16-bit timer on-chip
unit (TPU)	<ul> <li>Pulse I/O processing capability for up to 16 pins</li> </ul>
	<ul> <li>Automatic 2-phase encoder count capability</li> </ul>
Programmable pulse	e • Maximum 16-bit pulse output possible with TPU as time base
generator (PPG)	Output trigger selectable in 4-bit groups
	Non-overlap margin can be set
	Direct output or inverse output setting possible
8-bit timer	8-bit up-counter (external event count capability)
2 channels	Two time constant registers
	Two-channel connection possible
Watchdog timer	Watchdog timer or interval timer selectable
Serial communica-	Asynchronous mode or synchronous mode selectable
tion interface (SCI) 3 channels	Multiprocessor communication function
	Smart card interface function
A/D converter	Resolution: 10 bits

Resolution: 10 bitsInput: 8 channels

(at 20-MHz operation)Single or scan mode selectable

Can be activated by internal interrupt or software

Sample and hold circuit
 A/D conversion can be activated by external trigger or timer to

Data transfer

• High-speed conversion: 2.2 µs minimum conversion time

	H85/2655		128 Kbytes	+ Kbytes		
	H8S/26	653	64 kbytes	1 kbytes		
Interrupt controller	<ul> <li>Nine external interrupt pins (NMI, IRQ<sub>0</sub> to IRQ<sub>7</sub>)</li> <li>52 internal interrupt sources</li> </ul>					
	Eight priority levels settable					
Operating modes	<ul><li>Medium-speed mode</li><li>Sleep mode</li><li>Module stop mode</li></ul>					
	Software standby mode					
	Hardware standby mode					
	Sever	CPU Operating	ating modes	On-Chip	Externa Initial	
	Mode	Mode	Description	ROM	Value	
	1	Normal	On-chip ROM disable expansion mode	d Disabled	8 bits	
	2	_	On-chip ROM enabled expansion mode	d Enabled	8 bits	
	3		Single-chip mode	Enabled	_	
	4	Advanced	On-chip ROM disable expansion mode	d Disabled	16 bits	
	5		On-chip ROM disable expansion mode	d Disabled	8 bits	
	6	_	On-chip ROM enabled expansion mode	d Enabled	8 bits	

Single-chip mode

Enabled

	Mask ROM
, ,	_
	_
	HD6432655(***)TE HD6432655(***)F HD6432653(***)TE HD6432653(***)F S ROM code.

HD6472655TE

HD6472655VTE

PROM

Rev. 5.00 Sep 14, 2006 pa REJ09




Figure 1.1 Block Diagram

Rev. 5.00 Sep 14, 2006 page 6 of 1060

REJ09B0331-0500






Figure 1.2 Pin Arrangement (TFP-120: Top View)




Figure 1.3 Pin Arrangement (FP-128: Top View)

13	17	A <sub>10</sub>	PB <sub>2</sub> /A <sub>10</sub>	PB <sub>2</sub>	A <sub>10</sub>
14	18	A <sub>11</sub>	PB <sub>3</sub> /A <sub>11</sub>	PB₃	A <sub>11</sub>
15	19	V <sub>ss</sub>	$V_{ss}$	$V_{ss}$	$V_{ss}$
16	20	A <sub>12</sub>	PB <sub>4</sub> /A <sub>12</sub>	$PB_4$	A <sub>12</sub>
17	21	A <sub>13</sub>	PB <sub>5</sub> /A <sub>13</sub>	PB₅	A <sub>13</sub>
18	22	A <sub>14</sub>	PB <sub>6</sub> /A <sub>14</sub>	PB <sub>6</sub>	A <sub>14</sub>
19	23	A <sub>15</sub>	PB <sub>7</sub> /A <sub>15</sub>	PB <sub>7</sub>	A <sub>15</sub>
20	24	$PA_{0}$	$PA_{0}$	$PA_{0}$	A <sub>16</sub>
21	25	PA <sub>1</sub>	PA <sub>1</sub>	PA <sub>1</sub>	A <sub>17</sub>
22	26	PA <sub>2</sub>	PA <sub>2</sub>	PA <sub>2</sub>	A <sub>18</sub>
23	27	PA <sub>3</sub>	PA <sub>3</sub>	PA <sub>3</sub>	A <sub>19</sub>
24	28	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>

PA/IRQ

PA<sub>s</sub>/IRQ<sub>s</sub>

 $A_{o}$ 

 $A_1$ 

 $A_{2}$ 

 $A_3$ 

 $\mathsf{V}_{\mathrm{ss}}$ 

 $A_4$ 

 $A_5$ 

 $A_6$ 

 $A_7$ 

 $A_8$ 

 $A_9$ 

2

3

4

5

6

7

8

9

10

11

12

25

26

6

7

8

9

10

11

12

13

14

15

16

29

30

PC<sub>0</sub>

PC,

PC,

PC<sub>3</sub>

 $V_{\rm ss}$ 

PC<sub>4</sub>

PC<sub>5</sub>

PC<sub>6</sub>

PC,

 $PB_0$ 

PB,

 $A_0$ 

 $A_1$ 

 $A_2$ 

 $A_3$ 

 $V_{\rm ss}$ 

 $A_4$ 

 $A_5$ 

 $A_6$ 

 $A_7$ 

 $A_8$ 

 $A_9$ 

 $A_0$ 

A,

Α,

 $A_3$ 

 $V_{ss}$ 

 $A_4$ 

 $A_5$ 

 $A_6$ 

 $A_7$ 

 $A_8$ 

 $A_9$ 

A<sub>10</sub>

A<sub>11</sub>

 $\mathsf{V}_{\mathtt{ss}}$ 

 $A_{12}$ 

A<sub>13</sub>

 $A_{14}$ 

 $A_{\scriptscriptstyle 15}$ 

 $A_{16}$ A<sub>17</sub>

 $A_{18}$ 

A<sub>19</sub>

 $\mathrm{V}_{\mathrm{ss}}$ 

 $A_{20}$ 

PA<sub>5</sub>/A<sub>21</sub>/

ĪRQ,

PC<sub>0</sub>/A<sub>0</sub>

PC<sub>1</sub>/A<sub>1</sub>

PC<sub>2</sub>/A<sub>2</sub>

PC<sub>3</sub>/A<sub>3</sub>

PC<sub>4</sub>/A<sub>4</sub>

PC<sub>5</sub>/A<sub>5</sub>

PC<sub>6</sub>/A<sub>6</sub>

PC<sub>7</sub>/A<sub>7</sub>

PB<sub>0</sub>/A<sub>8</sub>

PB<sub>1</sub>/A<sub>9</sub>

PB<sub>2</sub>/A<sub>10</sub>

PB<sub>3</sub>/A<sub>11</sub>

PB<sub>4</sub>/A<sub>12</sub>

PB<sub>5</sub>/A<sub>13</sub>

PB<sub>6</sub>/A<sub>14</sub>

PB<sub>7</sub>/A<sub>15</sub>

PA<sub>0</sub>/A<sub>16</sub>

PA<sub>1</sub>/A<sub>17</sub>

PA<sub>2</sub>/A<sub>18</sub>

PA<sub>3</sub>/A<sub>19</sub>

PA4/A20/

PA<sub>5</sub>/A<sub>21</sub>/

 $\mathsf{V}_{\mathrm{ss}}$ 

 $\overline{IRQ}_{4}$ 

ĪRQ,

 $V_{\rm ss}$ 

 $V_{\rm ss}$ 

PC<sub>0</sub>

PC,

 $PC_2$ 

 $PC_3$ 

 $\mathsf{V}_{\mathrm{ss}}$ 

 $PC_4$ 

PC<sub>5</sub>

PC<sub>6</sub>

PC,

 $PB_0$ 

 $PB_{1}$ 

PB,

 $PB_{3}$ 

 $V_{\rm ss}$ 

 $PB_4$ 

PB₅

 $PB_6$ 

 $PB_7$ 

 $PA_0$ 

 $PA_{1}$ 

 $PA_{2}$ 

 $PA_3$ V<sub>ss</sub>

PA₄/

PA<sub>5</sub>/

PC<sub>0</sub>/A<sub>0</sub>

PC<sub>1</sub>/A<sub>1</sub>

PC<sub>2</sub>/A<sub>2</sub>

PC<sub>3</sub>/A<sub>3</sub>

PC<sub>4</sub>/A<sub>4</sub>

PC<sub>5</sub>/A<sub>5</sub>

PC<sub>6</sub>/A<sub>6</sub>

PC<sub>7</sub>/A<sub>7</sub>

PB<sub>0</sub>/A<sub>8</sub>

PB<sub>1</sub>/A<sub>9</sub>

 $PA_4/\overline{IRQ}_4$ 

PA<sub>s</sub>/IRQ<sub>s</sub>

PA<sub>4</sub>/IRQ<sub>4</sub>

PA<sub>s</sub>/IRQ<sub>s</sub>

 $V_{\rm ss}$ 

 $A_{20}$ 

PA<sub>5</sub>/A<sub>21</sub>/

ĪRQ,

40	46	PE <sub>5</sub> /D <sub>5</sub>	PE <sub>5</sub> /D <sub>5</sub>	PE₅	PE <sub>5</sub> /D <sub>5</sub>
41	47	PE <sub>6</sub> /D <sub>6</sub>	PE <sub>6</sub> /D <sub>6</sub>	PE <sub>6</sub>	PE <sub>6</sub> /D <sub>6</sub>
42	48	PE <sub>7</sub> /D <sub>7</sub>	PE,/D,	PE,	PE <sub>7</sub> /D <sub>7</sub>
43	49	D <sub>8</sub>	D <sub>8</sub>	$PD_{0}$	D <sub>8</sub>
44	50	D <sub>9</sub>	D <sub>9</sub>	PD <sub>1</sub>	D <sub>9</sub>
45	51	D <sub>10</sub>	D <sub>10</sub>	$PD_{2}$	D <sub>10</sub>
46	52	D <sub>11</sub>	D <sub>11</sub>	$PD_{_3}$	D <sub>11</sub>
47	53	$V_{ss}$	$V_{ss}$	$V_{ss}$	$V_{\rm ss}$
48	54	D <sub>12</sub>	D <sub>12</sub>	$PD_4$	D <sub>12</sub>
49	55	D <sub>13</sub>	D <sub>13</sub>	PD₅	D <sub>13</sub>
50	56	D <sub>14</sub>	D <sub>14</sub>	$PD_6$	D <sub>14</sub>
51	57	D <sub>15</sub>	D <sub>15</sub>	PD,	D <sub>15</sub>
52	58	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>	V <sub>cc</sub>
53	59	P3 <sub>0</sub> /TxD <sub>0</sub>	P3 <sub>0</sub> /TxD <sub>0</sub>	P3 <sub>0</sub> /TxD <sub>0</sub>	P3 <sub>0</sub> /TxD
54	60	P3 <sub>1</sub> /TxD <sub>1</sub>	P3 <sub>1</sub> /TxD <sub>1</sub>	P3 <sub>1</sub> /TxD <sub>1</sub>	P3₁/TxE

31

32

33

34

35

36

37

38

39

34

35

36

37

38

39

40

41

42

43

44

45

P6<sub>6</sub>/IRQ<sub>2</sub>

P6,/IRQ,

P6/IRQ

 $\mathsf{V}_{\mathrm{ss}}$ 

 $V_{ss}$ 

 $\rm V_{\rm cc}$ 

PE,/D

PE<sub>1</sub>/D<sub>1</sub>

PE,/D,

PE<sub>3</sub>/D<sub>3</sub>

PE<sub>4</sub>/D<sub>4</sub>

 $V_{ss}$ 

P6<sub>6</sub>/IRQ<sub>2</sub>

P6,/IRQ,

P6/IRQ

 $\mathsf{V}_{\mathrm{ss}}$ 

 $V_{ss}$ 

 $\rm V_{\rm cc}$ 

PE<sub>0</sub>/D<sub>0</sub>

PE<sub>1</sub>/D<sub>1</sub>

PE,/D,

PE<sub>3</sub>/D<sub>3</sub>

PE<sub>4</sub>/D<sub>4</sub>

 $\mathsf{V}_{\mathrm{ss}}$ 

P6<sub>6</sub>/IRQ<sub>2</sub>

P6,/IRQ,

P6/IRQ

 $\mathsf{V}_{\mathrm{ss}}$ 

 $V_{ss}$ 

 $V_{\text{cc}} \\$ 

PE<sub>o</sub>

PE,

PE,

PE<sub>3</sub>

 $V_{\rm ss}$ 

PE,

P6<sub>6</sub>/IRQ<sub>2</sub>/

P6,/IRQ,

P6,/IRQ

CS,

 $V_{ss}$ 

 $V_{ss}$ 

 $V_{cc}$ 

PE,/D

PE<sub>1</sub>/D<sub>1</sub>

PE,/D,

PE<sub>3</sub>/D<sub>3</sub>

PE<sub>4</sub>/D<sub>4</sub>

 $\mathrm{V}_{\mathrm{ss}}$ 

P6<sub>6</sub>/IRQ<sub>2</sub>/

P6,/IRQ,

P6/IRQ

PE,/D

PE<sub>1</sub>/D<sub>1</sub>

PE,/D,

PE<sub>3</sub>/D<sub>3</sub>

PE/D

PE,/D,

PE,/D,

PE,/D,

 $D_8$ 

 $D_9$ 

D<sub>10</sub>

D<sub>11</sub>

 $V_{ss}$ 

D<sub>12</sub>

 $\mathsf{D}_{\scriptscriptstyle{13}}$ 

 $D_{14}$ 

D<sub>15</sub>

 $V_{cc}$ 

P3<sub>0</sub>/TxD<sub>0</sub>

P3,/TxD,

 $V_{ss}$ 

CS,

 $V_{ss}$ 

 $V_{ss}$ 

 $V_{cc}$ 

P6<sub>6</sub>/IRQ<sub>2</sub>/

CS,

 $V_{ss}$ 

 $V_{ss}$ 

 $V_{cc}$ 

P6/IRQ,

P6/IRQ

PE<sub>0</sub>/D<sub>0</sub>

PE<sub>1</sub>/D<sub>1</sub>

PE,/D,

PE<sub>3</sub>/D<sub>3</sub>

PE<sub>4</sub>/D<sub>4</sub>

PE<sub>5</sub>/D<sub>5</sub>

PE<sub>6</sub>/D<sub>6</sub>

PE,/D,

 $D_8$ 

 $D_9$ 

D<sub>10</sub>

D<sub>11</sub>

 $V_{ss}$ 

 $D_{12}$ 

D<sub>13</sub>

 $D_{14}$ 

D<sub>15</sub>

 $V_{cc}$ 

P3<sub>0</sub>/TxD<sub>0</sub>

P3,/TxD,

 $V_{ss}$ 

P6<sub>6</sub>/IF

 $V_{ss}$ 

 $V_{\rm ss}$ 

P6<sub>s</sub>/IF

P6,/IF

 $V_{cc}$ 

PE<sub>0</sub>

PE,

 $PE_{2}$ 

PE<sub>3</sub>  $V_{\rm ss}$ 

PE<sub>4</sub>

PE,

 $PE_6$ 

PE, PD<sub>o</sub>

PD,  $PD_{2}$ 

PD<sub>3</sub>

 $V_{ss}$ 

 $PD_4$  $PD_{5}$ 

PD<sub>6</sub>

 $PD_{7}$ 

 $V_{cc}$ 

P3<sub>0</sub>/T P3<sub>1</sub>/T

		, ,		, ,				
		TIOCB5/	TIOCB5/	TIOCB5/	TIOCB5/	TIOCB5/	TIOCB5/	TIC
		TMO₁	TMO₁	TMO₁	TMO₁	TMO₁	TMO₁	ΤN
65	73	P2 <sub>6</sub> /PO <sub>6</sub> /	P2,/PO,/	P2 <sub>6</sub> /PO <sub>6</sub> /	P2			
		TIOCA5/	TIOCA5/	TIOCA5/	TIOCA5/	TIOCA5/	TIOCA5/	TI
		$TMO_{\scriptscriptstyle{0}}$	$TMO_{\scriptscriptstyle{0}}$	$TMO_{\scriptscriptstyle{0}}$	$TMO_{\scriptscriptstyle{0}}$	$TMO_{\scriptscriptstyle{0}}$	$TMO_{\scriptscriptstyle{0}}$	T
66	74	P2₅/PO₅/	P2 <sub>5</sub> /PO <sub>5</sub> /	P				
		TIOCB4/	TIOCB4/	TIOCB4/	TIOCB4/	TIOCB4/	TIOCB4/	TI
		TMCI₁	TMCI₁	TMCI₁	TMCI₁	TMCI₁	TMCI <sub>1</sub>	TI
67	75	P2,/PO,/	P2,/PO,/	P2,/PO,/	P2,/PO,/	P2,/PO,/	P2 <sub>4</sub> /PO <sub>4</sub> /	P
		TIOCA4/	TIOCA4/	TIOCA4/	TIOCA4/	TIOCA4/	TIOCA4/	T
		TMRI₁	TMRI₁	TMRI₁	TMRI₁	TMRI₁	$TMRI_{\scriptscriptstyle{1}}$	T
68	76	P2 <sub>3</sub> /PO <sub>3</sub> /	P					
		TIOCD3/	TIOCD3/	TIOCD3/	TIOCD3/	TIOCD3/	TIOCD3/	Т
		TMCI <sub>0</sub>	TMCI₀	TMCI <sub>₀</sub>	TMCI₀	TMCI₀	TMCI <sub>0</sub>	Т
69	77	P2 <sub>2</sub> /PO <sub>2</sub> /	Ρ					
		TIOCC3/	TIOCC3/	TIOCC3/	TIOCC3/	TIOCC3/	TIOCC3/	Т
		TMRI₁	TMRI₁	TMRI₁	TMRI₁	TMRI₁	$TMRI_{\scriptscriptstyle{1}}$	Т
						D0 /D0 /	DO /DO /	П
70	78	P2,/PO,/	P2,/PO,/	P2 <sub>1</sub> /PO <sub>1</sub> /	P2 <sub>1</sub> /PO <sub>1</sub> /	P2 <sub>1</sub> /PO <sub>1</sub> /	P2,/PO,/	Ρ

 $V_{ss}$ 

 $V_{ss}$ 

P6₁/

P6./

P6,/

DREQ,

TEND,

P2,/PO,/

TEND.

67

68

69

70

71

72

61

62

63

64

DREQ<sub>0</sub>

1 0/

 $V_{ss}$ 

 $V_{ss}$ 

P6,/

P6,/

P6,/

DREQ,

TEND,

P2<sub>7</sub>/PO<sub>7</sub>/

TEND.

DREQ

1 00

 $V_{ss}$ 

 $V_{ss}$ 

P6,/

P6./

P6,/

DREQ,

TEND,

P2<sub>7</sub>/PO<sub>7</sub>/

**TEND**<sub>o</sub>

DREQ

1 00

 $\overline{CS}_{A}$ 

 $V_{ss}$ 

 $V_{\rm ss}$ 

P6,/

CS,

P6./

P6,/

DREQ.

TEND,

P2<sub>7</sub>/PO<sub>7</sub>/

TEND /

DREQ<sub>0</sub>/

1 00

 $\overline{CS}_{A}$ 

 $V_{ss}$ 

 $V_{ss}$ 

P6,/

CS,

P6./

P6,/

DREQ.

TEND,

P2,/PO,/

TEND./

DREQ./

1 00

CS<sub>₄</sub>

 $V_{ss}$ 

 $V_{\rm ss}$ 

P6,/

CS,

P6,/

P6,/

DREQ.

TEND,

P2,/PO,/

TEND./

DREQ./

REJ09

1 00

DRE

 $\mathsf{V}_{\mathrm{ss}}$ 

 $V_{\rm ss}$ 

P6,/

TEN

P6,/

DRE

P6<sub>3</sub>/

TEN

P2,/

86	94	PF <sub>2</sub> /WAIT/ BREQO	PF <sub>2</sub> /WAIT/ BREQO	PF <sub>2</sub>	PF <sub>2</sub> /LCAS/ WAIT/ BREQO	PF <sub>2</sub> /LCAS/ WAIT/ BREQO	PF <sub>2</sub> /LCAS/ WAIT/ BREQO	PF <sub>2</sub>
87	95	PF₁/BACK	PF₁/BACK	PF <sub>1</sub>	PF₁/BACK	PF₁/BACK	PF₁/BACK	PF <sub>1</sub>
88	96	PF <sub>0</sub> /BREQ	PF <sub>₀</sub> /BREQ	PF₀	PF₀/BREQ	PF₀/BREQ	PF₀/BREQ	PF <sub>0</sub>
89	97	P5 <sub>0</sub> /TxD <sub>2</sub>	P5 <sub>0</sub> /TxD <sub>2</sub>	P5 <sub>0</sub> /TxD <sub>2</sub>	P5₀/T			
90	98	P5 <sub>1</sub> /RxD <sub>2</sub>	P5 <sub>1</sub> /RxD <sub>2</sub>	P5 <sub>1</sub> /RxD <sub>2</sub>	P5₁/R			
_	99	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>
_	100	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>	V <sub>ss</sub>
91	101	P5 <sub>2</sub> /SCK <sub>2</sub>	P5 <sub>2</sub> /SCK <sub>2</sub>	P5 <sub>2</sub> /SCK <sub>2</sub>	P5 <sub>2</sub> /S			
92	102	P5 <sub>3</sub> / ADTRG	P5 <sub>3</sub> / ADTRG	P5 <sub>3</sub> / ADTRG	P5₃/ ADTRG	P5 <sub>3</sub> / ADTRG	P5 <sub>3</sub> / ADTRG	P5 <sub>3</sub> /
93	103	AV <sub>cc</sub>	AV <sub>cc</sub>	AV <sub>cc</sub>	AV <sub>cc</sub>	AV <sub>cc</sub>	AV <sub>cc</sub>	AV <sub>cc</sub>
94	104	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>ref</sub>	V <sub>ref</sub>
95	105	P4 <sub>0</sub> /AN <sub>0</sub>	P4 <sub>0</sub> /AN <sub>0</sub>	P4 <sub>0</sub> /AN <sub>0</sub>	P4 <sub>o</sub> /A			
96	106	P4,/AN,	P4 <sub>1</sub> /AN <sub>1</sub>	P4 <sub>1</sub> /AN <sub>1</sub>	P4 <sub>1</sub> /AN <sub>1</sub>	P4 <sub>1</sub> /AN <sub>1</sub>	P4 <sub>1</sub> /AN <sub>1</sub>	P4 <sub>1</sub> /A
97	107	P4 <sub>2</sub> /AN <sub>2</sub>	P4 <sub>2</sub> /AN <sub>2</sub>	P4 <sub>2</sub> /AN <sub>2</sub>	P4 <sub>2</sub> /A			
98	108	P4 <sub>3</sub> /AN <sub>3</sub>	P4 <sub>3</sub> /AN <sub>3</sub>	P4 <sub>3</sub> /AN <sub>3</sub>	P4 <sub>3</sub> /A			
99	109	P4,/AN,	P4 <sub>4</sub> /AN <sub>4</sub>	P4,/AN,	P4 <sub>4</sub> /AN <sub>4</sub>	P4 <sub>4</sub> /AN <sub>4</sub>	P4,/AN,	P4 <sub>4</sub> /A

 $V_{cc}$ 

 $\mathsf{V}_{\mathrm{ss}}$ 

 $\rm V_{\rm cc}$ 

ĀS

 $\overline{\mathsf{RD}}$ 

HWR

**LWR** 

PF,/¢

XTAL

**EXTAL** 

 $V_{cc}$ 

 $\mathrm{V}_{\mathrm{ss}}$ 

 $V_{\rm cc}$ 

PF<sub>6</sub>

PF<sub>5</sub>

PF₄

PF<sub>3</sub>

PF,/¢

**XTAL** 

**EXTAL** 

 $V_{cc}$ 

 $V_{ss}$ 

 $V_{cc}$ 

AS

 $\overline{\mathsf{RD}}$ 

HWR

**LWR** 

PF<sub>τ</sub>/φ

**XTAL** 

**EXTAL** 

 $V_{cc}$ 

 $V_{ss}$ 

 $V_{cc}$ 

AS

 $\overline{\mathsf{RD}}$ 

HWR

**LWR** 

PF<sub>τ</sub>/φ

**XTAL** 

**EXTAL** 

 $V_{cc}$ 

 $V_{ss}$ 

 $V_{cc}$ 

 $\overline{\mathsf{AS}}$ 

 $\overline{\mathsf{RD}}$ 

HWR

**LWR** 

PF<sub>τ</sub>/φ

**XTAL** 

**EXTAL** 

 $V_{cc}$ XTAL

EXTA

 $\mathrm{V}_{\mathrm{ss}}$ PF<sub>-</sub>/φ

 $V_{\rm cc}$ 

PF<sub>6</sub>

 $\mathsf{PF}_{\scriptscriptstyle{5}}$ 

 $\mathsf{PF}_{\scriptscriptstyle{4}}$ 

 $PF_3$ 

 $\mathsf{AV}_{\mathsf{cc}}$ 

76

77

78

79

80

81

82

83

84

85

84

85

86

87

88

89

90

91

92

93

 $V_{cc}$ 

 $\mathrm{V}_{\mathrm{ss}}$ 

 $V_{\rm cc}$ 

 $\overline{\mathsf{AS}}$ 

 $\overline{\mathsf{RD}}$ 

HWR

**LWR** 

PF<sub>-</sub>/φ

XTAL

**EXTAL** 

TIOCDO/ TIOCDO	OCDO/ TCLKB T  /PO <sub>10</sub> / P OCCO/ TCLKA T	FIOCDO/ FCLKB P1 <sub>2</sub> /PO <sub>10</sub> / FIOCCO/	
TIOCCO/ TIOCCO	OCCO T	LIOCCO/	P1 <sub>2</sub> / TIO
	<sub>1</sub> /PO <sub>9</sub> / P		TCL
		LIOCBO/	P1,/ TIO DAG
TIŎCAÔ/ TIŎCAÔ/ TIŎCAÔ/ TIŎCAÔ/ TIŎ	ÖCAÖ/ T	TIOCA0/	P1 <sub>d</sub> TIO DAO
113 123 MD <sub>o</sub> MD <sub>o</sub> MD <sub>o</sub> MD <sub>o</sub> MD	$D_0$ N	MD <sub>o</sub>	MD
114 124 MD <sub>1</sub> MD <sub>1</sub> MD <sub>1</sub> MD <sub>1</sub> MD	$\overline{D_1}$ N	MD <sub>1</sub>	MD
115 125 MD <sub>2</sub> MD <sub>2</sub> MD <sub>2</sub> MD <sub>2</sub> MD	$\overline{D}_2$ N	MD <sub>2</sub>	MD
116 126 PG, PG, PG, PG, PG, OE OE		PG <sub>0</sub> /CAS/ DE	PG
117 127 $PG_1$ $PG_1$ $PG_1$ $PG_1$ $PG_1/\overline{CS}_3$ $PG_1$	G₁/CS₃ P	PG <sub>1</sub> / <del>CS</del> <sub>3</sub>	PG.
118 128 $PG_2$ $PG_2$ $PG_2$ $PG_2$ $PG_2$	G <sub>2</sub> /CS <sub>2</sub> P		PG
119 1 $PG_3$ $PG_3$ $PG_3$ $PG_{\overline{S}_1}$ $PG_{\overline{S}_2}$	G <sub>3</sub> /CS <sub>1</sub> P	PG <sub>3</sub> /CS <sub>1</sub>	PG
120 2 $PG_{\sqrt{CS_0}} PG_{\sqrt{CS_0}} PG_{4} PG_{\sqrt{CS_0}} PG$	G₄/CS₀ P		PG
$-$ 3 $V_{ss}$ $V_{ss}$ $V_{ss}$ $V_{ss}$	s V	/ <sub>ss</sub>	$V_{\rm ss}$
- 4 NC NC NC NC NC			NC
Note: NC pins should be connected to $V_{\rm ss}$ or left open.			
Rev. 5	5.00 Sep	14, 2006 RE	

105

106

107

108

114

115

116

117

118

 $V_{ss}$ 

P1,/PO,5/

TIOCB2/

P1<sub>6</sub>/PO<sub>14</sub>/

TIOCA2

P1<sub>5</sub>/PO<sub>13</sub>/

TIOCB1/

P1/PO,/

TIOCA1

**TCLKC** 

**TCLKD** 

 $V_{ss}$ 

P1,/PO,s/

TIOCB2/

P1/PO1/

TIOCA2

P1<sub>5</sub>/PO<sub>13</sub>/

TIOCB1/

P1/PO,/

TIOCA1

**TCLKC** 

**TCLKD** 

P1,/PO,,/

TIOCB2/

P1<sub>4</sub>/PO<sub>4</sub>/

TIOCA2

P1<sub>e</sub>/PO<sub>e</sub>/

TIOCB1/

P1,/PO,./

TIOCA1

**TCLKC** 

**TCLKD** 



 $V_{ss}$ 

P1,/PO,,/

TIOCB2/

P1\_/PO\_\_/

TIOCA2

P1<sub>5</sub>/PO<sub>13</sub>/

TIOCB1/

P1/PO,/

TIOCA1

**TCLKC** 

**TCLKD** 

P1,/PO,s/

TIOCB2/

P1\_/PO\_\_/

TIOCA2

P1<sub>5</sub>/PO<sub>13</sub>/

TIOCB1/

P1/PO,/

TIOCA1

**TCLKC** 

**TCLKD** 

 $V_{ss}$ 

P1,/PO,,/

TIOCB2/

P1<sub>6</sub>/PO<sub>14</sub>/

TIOCA2

P1<sub>5</sub>/PO<sub>13</sub>/

TIOCB1/

P1,/PO,./

TIOCA1

**TCLKC** 

**TCLKD** 

 $V_{ss}$ 

P1,/

TIO

TCL

P1<sub>4</sub>/

TIO

P1<sub>-</sub>/

TIO

TCL

P1<sub>4</sub>/

TIO

	$\overline{V_{SS}}$	6, 15, 24, 38, 47, 59, 79, 104	3, 10, 19, 28, 35, 36, 44, 53, 65, 67, 68, 87, 99, 100, 114	Input	Ground: For connection to $(0 \text{ V})$ . All $V_{ss}$ pins should be connected to the system pauply $(0 \text{ V})$ .
Clock	XTAL	77	85	Input	Connects to a crystal osci See section 20, Clock Pul Generator, for typical con diagrams for a crystal osci external clock input.
	EXTAL	78	86	Input	Connects to a crystal osci The EXTAL pin can also i external clock. See section 20, Clock Pul Generator, for typical con diagrams for a crystal osci external clock input.

52, 76,

81

80

58, 84,

89

power supply. All V<sub>cc</sub> pins connected to the system p

Output System clock: Supplies th

clock to an external device

supply.

Rev. 5.00 Sep 14, 2006 page 14 of 1060

φ

					0	0	0	
							1	М
						1	0	М
							1	М
					1	0	0	М
							1	М
						1	0	М
							1	М
System control	RES	73	81	Input	low, the reset	t input: \ he chip can be MI inpu  bin inpu	is reset selecte t level. <i>i</i>	. The d ac At po
	STBY	75	83	Input		lby: Wh		

86

96

94

**BREQ** 

**BREQO** 

BACK

95 Bus request acknowledg 87 Output that the bus has been re external bus master. Rev. 5.00 Sep 14, 2006 pag

Input

Output

RENESAS

REJ09

O

M

M<sub>D</sub>0

MD2

MD1

standby mode.

Bus request: Used by an master to issue a bus red H8S/2655 Group.

Bus request output: The

request signal used whe bus master accesses ext in the external bus-releas

Bus control	CS <sub>7</sub> to CS <sub>0</sub>	29, 30, 61, 60, 117 to 120	33, 34, 69, 66, 127, 128, 1, 2	Output	Chip select: Signals for seareas 7 to 0.
	ĀS	82	90	Output	Address strobe: When thi it indicates that address of the address bus is enabled
	RD	83	91	Output	Read: When this pin is low indicates that the external space can be read.
	HWR	84	92	Output	High write/write enable/up enable: A strobe signal that writes space and indicates that thalf (D <sub>15</sub> to D <sub>8</sub> ) of the data enabled. The 2CAS type DRAM writingsignal. The 2WE type DRAM uppenable signal.

23 to 16, 27 to 20,

18 to 11,

57 to 54,

52 to 45,

43 to 40

9 to 6

14 to 7,

51 to 48,

46 to 39,

37 to 34

5 to 2

28 to 25, 32 to 29, Output Address bus: These pins

I/O

address.

Data bus: These pins con

bidirectional data bus.

Address bus

Data bus

 $A_{23}$  to

D<sub>15</sub> to

 $D_0$ 

 $A_{0}$ 

RENESAS

Rev. 5.00 Sep 14, 2006 page 16 of 1060

REJ09B0331-0500

					space.
DMA controller (DMAC)	DREQ <sub>0</sub>	62, 60	70, 66	Input	DMA request 1 and 0: The request DMAC activation
	TEND <sub>1</sub> , TEND <sub>0</sub>	63, 61	71, 69	Output	DMA transfer end 1 and pins indicate the end of transfer.
	DACK <sub>0</sub>	111, 112	121, 122	Output	DMA transfer acknowled These are the DMAC sin transfer acknowledge pir

CAS/

LCAS

WAIT

OE

116

86

86

126

94

94

Input

lower column address st The 2WE type DRAM lov

column address strobe/o

The 2CAS type DRAM u address strobe signal. The 2WE type DRAM co address strobe signal. The PSRAM output enal

The 2-CAS type (LCASS lower column address st

Wait: Requests insertion state in the bus cycle wh accessing external 3-sta

Rev. 5.00 Sep 14, 2006 pag

REJ09

enable signal.

Output Upper column address s

enable/refresh:

Output Lower column address s

	TIOCB3, TIOCC3, TIOCD3				A3 to D3: The TGR3A to input capture input or output compare output, or PWM
	TIOCA4, TIOCB4	67, 66	75, 74	I/O	Input capture/ output com A4 and B4: The TGR4A a input capture input or outp compare output, or PWM
	TIOCA5, TIOCB5	65, 64	73, 72	I/O	Input capture/ output com A5 and B5: The TGR5A a input capture input or outp compare output, or PWM
Programmable pulse generator (PPG)	PO <sub>15</sub> to PO <sub>0</sub>	105 to 112, 64 to 71	115 to 122, 72 to 79	Output	Pulse output 15 to 0: Puls pins.
8-bit timer	TMO <sub>0</sub> , TMO <sub>1</sub>	65, 64	73, 72	Output	Compare match output: The compare match output
	TMCI <sub>0</sub> , TMCI <sub>1</sub>	68, 66	76, 74	Input	Counter external clock inp pins for the external clock counter.
	TMRI <sub>0</sub> , TMRI <sub>1</sub>	69, 67	77, 75	Input	Counter external reset inp counter reset input pins.

HOCA1,

TIOCB1

TIOCA2,

TIOCB2

TIOCA3,

108, 107 118, 117 I/O

116, 115 I/O

I/O

79 to 76

106, 105

71 to 68

Input capture/ output com

A1 and B1: The TGR1A a input capture input or outp compare output, or PWM

Input capture/ output com

A2 and B2: The TGR2A a input capture input or outp compare output, or PWM

Input capture/ output com A3 to D3: The TGR3A to input capture input or outp compare output, or PWM Input capture/ output com A4 and B4: The TGR4A a input capture input or outp compare output, or PWM Input capture/ output com A5 and B5: The TGR5A a input capture input or outp compare output, or PWM

REJ09B0331-0500 RENESAS

Rev. 5.00 Sep 14, 2006 page 18 of 1060

					Start A/D Conversion.
D/A converter	DA <sub>1</sub> , DA <sub>0</sub>	102, 101	112, 111	Output	Analog output: D/A convoutput pins.
A/D converter and D/A converter	AV <sub>cc</sub>	93	103	Input	This is the power supply A/D converter and D/A converter when the A/D converter converter are not used, to should be connected to the power supply (+5 V).
	AV <sub>ss</sub>	103	113	Input	This is the ground pin for converter and D/A conver When the A/D converter converter are not used, t should be connected to t power supply (0 V).
	$\overline{V_{ref}}$	94	104	Input	This is the reference volt pin for the A/D converter converter. When the A/D converter converter are not used, t should be connected to t power supply (+5 V).
				Re	v. 5.00 Sep 14, 2006 pag REJ09
			RENE	SAS	

RxD₂,

RxD₁,

RxD<sub>0</sub>

SCK<sub>2</sub>,

SCK,

SCK<sub>o</sub>

AN, to

**ADTRG** 

AN.

interface

A/D converter

90, 56,

91,58

102 to

55

57

95

92

98, 62,

101, 64,

112 to

105

102

61

63

Input

I/O

Input

Input

Receive data (channel 0

Serial clock (channel 0,

Analog 7 to 0: Analog in

A/D conversion external

Pin for input of an extern start A/D conversion. Analog output: D/A conv

Data input pins.

Clock I/O pins.

7 to 28 to 25, 32 to 29, I/O 23 to 20 27 to 24  To 19 to 16, 23 to 20, I/O 14 to 11 18 to 15  To 10 to 7, 14 to 11, I/O 5 to 2 9 to 6  To 51 to 48, 57 to 54, I/O 46 to 43 52 to 49
14 to 11 18 to 15  10 to 7, 14 to 11, I/O 5 to 2 9 to 6
5 to 2 9 to 6 5 to 2 9 to 6 51 to 48, 57 to 54, I/O
, , , , , , , , , , , , , , , , , , , ,

Rev. 5.00 Sep 14, 2006 page 20 of 1060

P3<sub>E</sub> to

P4, to

P5, to

P6, to

P6<sub>0</sub>

P4<sub>0</sub>

P5<sub>0</sub>

P3<sub>0</sub>

58 to 53

102 to

92 to 89

29 to 32,

63 to 60

95

64 to 59

112 to

98, 97

33, 34,

37, 38,

66

71 to 69,

102, 101, I/O

105

I/O

Input

I/O

REJ09B0331-0500 **₹ENES∆S** 

register (P2DDR).

Port 3: A 6-bit I/O port. Inp

output can be designated by means of the port 3 da register (P3DDR).

Port 4: An 8-bit input port.

Port 5: A 4-bit I/O port. Inp

output can be designated by means of the port 5 da register (P5DDR).

Port 6: An 8-bit I/O port. Ir

output can be designated

by means of the port 6 da

Port A: An 8-bit I/O port. In output can be designated by means of the port A da register (PADDR).

Port B: An 8-bit I/O port. In output can be designated by means of the port B da register (PBDDR).

Port C: An 8-bit I/O port. I output can be designated by means of the port C da register (PCDDR).

Port D: An 8-bit I/O port. I output can be designated by means of the port D da register (PDDDR).

register (P6DDR).

				register (PFDDR).
PG <sub>4</sub> to PG <sub>0</sub>	120 to 116	2, 1, 128 to 126	I/O	Port G: A 5-bit I/O port. I output can be designated by means of the port G oregister (PGDDR).

Rev. 5.00 Sep 14, 2006 page 22 of 1060 REJ09B0331-0500

ideal for realtime control.

#### 2.1.1 Features

The H8S/2600 CPU has the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
  - Can execute H8/300 and H8/300H object programs
- General-register architecture
  - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 3 registers)
- Sixty-nine basic instructions
  - 8/16/32-bit arithmetic and logic instructions
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
  - Multiply-and-accumulate instruction
- Eight addressing modes
  - Register direct [Rn]
  - Register indirect [@ERn]
  - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
  - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
  - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
  - Immediate [#xx:8, #xx:16, or #xx:32]
  - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8]
- 16-Mbyte address space
  - Program: 16 Mbytes
  - Data: 16 Mbytes (4 Gbytes architecturally)

Rev. 5.00 Sep 14, 2006 pag

REJO



- 32 ÷ 16-bit register-register divide: • Two CPU operating modes
  - Normal mode
  - Advanced mode
  - Power-down state
    - Transition to power-down state by SLEEP instruction
    - CPU clock speed selection

#### 2.1.2 Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2600 CPU has the following enhancements

— Normal mode supports the same 64-kbyte address space as the H8/300 CPU.

1000 ns

- More general registers and control registers
  - Eight 16-bit expanded registers, and one 8-bit and two 32-bit control registers, h
- Expanded address space

added.

- - Advanced mode supports a maximum 16-Mbyte address space.
  - Enhanced addressing
- The addressing modes have been enhanced to make effective use of the 16-Mby
  - space.
  - Enhanced instructions
    - Addressing modes of bit-manipulation instructions have been enhanced.

— Signed multiply and divide instructions have been added.

- A multiply-and-accumulate instruction has been added.
- Two-bit shift instructions have been added.
- Instructions for saving and restoring multiple registers have been added.
- A test and set instruction has been added.

Rev. 5.00 Sep 14, 2006 page 24 of 1060

REJ09B0331-0500

- One 8-bit and two 32-bit control registers have been added.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - A multiply-and-accumulate instruction has been added.
  - Two-bit shift instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.




Figure 2.1 CPU Operating Modes

#### (1) Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

**Address Space:** A maximum address space of 64 kbytes can be accessed.

**Extended Registers (En):** The extended registers (E0 to E7) can be used as 16-bit registers the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can any value, even when the corresponding general register (Rn) is used as an address register general register is referenced in the register indirect addressing mode with pre-decreme or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corr extended register (En) will be affected.

**Instruction Set:** All instructions and addressing modes can be used. Only the lower 16 effective addresses (EA) are valid.

Rev. 5.00 Sep 14, 2006 page 26 of 1060 REJ09B0331-0500




Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instrant an 8-bit absolute address included in the instruction code to specify a memory operance contains a branch address. In normal mode the operand is a 16-bit word operand, provided by branch address. Branch addresses can be stored in the top area from H'0000 to H'00 that this area is also used for the exception vector table.




Figure 2.3 Stack Structure in Normal Mode

### (2) Advanced Mode

**Address Space:** Linear access is provided to a 16-Mbyte maximum address space (arc a maximum 16-Mbyte program area and a maximum 4-Gbyte data area, with a maximum Gbytes for program and data areas combined).

**Extended Registers** (En): The extended registers (E0 to E7) can be used as 16-bit register the upper 16-bit segments of 32-bit registers or address registers.

Instruction Set: All instructions and addressing modes can be used.

Rev. 5.00 Sep 14, 2006 page 28 of 1060 REJ09B0331-0500




Figure 2.4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instrant an 8-bit absolute address included in the instruction code to specify a memory operand contains a branch address. In advanced mode the operand is a 32-bit longword operand a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is reg H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. No first part of this range is also the exception vector table.




Figure 2.5 Stack Structure in Advanced Mode




Figure 2.6 Memory Map

Rev. 5.00 Sep 14, 2006 pag

REJO

ER0	E0		R0H R0L				
ER1	E1		R1H	R1L			
ER2	E2		R2H	R2L			
ER3	E3		R3H	R3L			
ER4	E4		R4H	R4L			
ER5	E5		R5H	R5L			
ER6	E6		R6H	R6L			
ER7 (SF	P) E7		R7H	R7L			
Control	Registers (CR)		PC				
	63			7 6 5 4 3 2 EXR T   12  7 6 5 4 3 2  CCR			
	Sign e	xtension		MACH			
MA			ACL	1			
	31						
Legend:	0						
SP: PC:	Stack pointer Program counter	H: U:	Half-carry flag User bit				
EXR:	Extended control register	N:	Negative flag				
T:	Trace bit	Z:	Zero flag				
	Interrupt mask bits	V:	Overflow flag				
CCR:	Condition-code register	C:	Carry flag				
l:	Interrupt mask bit	MAC:	Multiply-accur	nulate register			

Figure 2.7 CPU Registers

Rev. 5.00 Sep 14, 2006 page 32 of 1060 REJ09B0331-0500

User bit or interrupt mask bit

UI:

registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to RL (R0L to R7L). These registers are functionally equivalent, providing a maximum segisters.

Figure 2.8 illustrates the usage of the general registers. The usage of each register can independently.




Figure 2.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-refunction, and is used implicitly in exception handling and subroutine calls. Figure 2.9 stack.




Figure 2.9 Stack

# 2.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register 8-bit condition-code register (CCR), and 64-bit multiply-accumulate register (MAC).

#### (1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. To fall CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. instruction is fetched, the least significant PC bit is regarded as 0.)

# (2) Extended Control Register (EXR)

This 8-bit register contains the trace bit (T) and three interrupt mask bits (I2 to I0).

**Bit 7—Trace Bit (T):** Selects trace mode. When this bit is cleared to 0, instructions are in sequence. When this bit is set to 1, a trace exception is generated each time an instruction executed.

**Bits 6 to 3—Reserved:** These bits are reserved. They are always read as 1.

**Bits 2 to 0—Interrupt Mask Bits (I2 to I0):** These bits designate the interrupt mask le 7). For details, refer to section 5, Interrupt Controller.

Rev. 5.00 Sep 14, 2006 page 34 of 1060

REJ09B0331-0500

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. (NM regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an excep handling sequence. For details, refer to section 5, Interrupt Controller.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software us LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an inte bit. For details, refer to section 5, Interrupt Controller.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.J instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cle otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the AI SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a ca

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, AND XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of da Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared times.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Use

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow

borrow at bit 27, and cleared to 0 otherwise.

Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Rev. 5.00 Sep 14, 2006 pag



This 64-bit register stores the results of multiply-and-accumulate operations. It consists bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the up a sign extension.

# 2.4.4 Initial Register Values

Reset exception handling loads the CPU's program counter (PC) from the vector table, trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other and the general registers are not initialized. In particular, the stack pointer (ER7) is not The stack pointer should therefore be initialized by an MOV.L instruction executed imafter a reset.

Rev. 5.00 Sep 14, 2006 page 36 of 1060

REJ09B0331-0500



Figure 2.10 shows the data formats in general registers.

Data Type	Register Number	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't car
1-bit data	RnL	7  Don't care 7 6 5 4 3 2
4-bit BCD data	RnH	7 4 3 0 Upper Lower Don't car
4-bit BCD data	RnL	7 4 3  Don't care Upper Lo
Byte data	RnH	7 0 Don't car
Byte data	RnL	7 Don't care MSB

Figure 2.10 General Register Data Formats

MSB	LSB	
Longword data ERr	n	
31	16 15	
		-
MSB En	n Rn	
Legend: ERn: General register I En: General register I Rn: General register I RnH: General register I RnL: General register I MSB: Most significant b LSB: Least significant I	E R RH RL oit	

Figure 2.10 General Register Data Formats (cont)

Rev. 5.00 Sep 14, 2006 page 38 of 1060 REJ09B0331-0500






Figure 2.11 Memory Data Formats

When ER7 is used as an address register to access the stack, the operand size should be or longword size.

	INC, DEC	BW
	ADDS, SUBS	L
	MULXU, DIVXU, MULXS, DIVXS	BW
	EXTU, EXTS	WL
	TAS	В
	MAC, LDMAC, STMAC, CLRMAC	_
Logic operations	AND, OR, XOR, NOT	BW
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BW
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	В
Branch	Bcc*2, JMP, BSR, JSR, RTS	_
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	_
Block data transfer	EEPMOV	_
Legend: B: Byte W: Word L: Longw	vord	
@-SP. P	Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and Mo OP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ER ERn, @-SP.	
2. Bcc is th	e general name for conditional branch instructions.	

Rev. 5.00 Sep 14, 2006 page 40 of 1060

RENESAS

REJ09B0331-0500

Instructions

POP\*1, PUSH\*1

MOVFPE, MOVTPE

ADD, SUB, CMP, NEG

ADDX, SUBX, DAA, DAS

LDM, STM

MOV

Siz

BW

WL

L

В

BW

В BW L BW WL В

**Function** 

Arithmetic

operations

Data transfer

Function	Instruction	*x#	Rn	@ERn	@(d:16,ERr	@(d:32,ERr	@-ERn/@E	@aa:8	@aa:16	@aa:24	@aa:32	@(d:8,PC)	@(d:46 DC)
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	_	BWL	_	-
transfer	POP, PUSH	_	_	_	_	_	_	_	_	_	_	_	-
	LDM, STM	_	_	_	_	_	_	_	_	_	_	_	-
	MOVEPE, MOVTPE	_	_	_	_	_	_	_	В	_	_	_	-
Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	_	-
operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	_	-
	ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_	-
	ADDS, SUBS	_	L	_	_	_	_	_	_	_	_	_	-
	INC, DEC	_	BWL	_	_	_	_	_	_	_	_	_	-
	DAA, DAS	_	В	_	_	_	_	_	_	_	_	_	-
	MULXU, DIVXU	_	BW	_	_	_	_	_	_	_	_	_	-
	MULXS, DIVXS	_	BW	_	_	_	_	_	_	_	_	_	-
	NEG	_	BWL	_	_	_	_	_	_	_	_	_	-
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_	_
	TAS	_	_	В	_	_	_	_	_	_	_	_	_
	MAC	_	_	_	_	_	0	_	_	_	_	_	-
	CLRMAC	_	_	_	_	_	_	_	_	_	_	_	-
	LDMAC, STMAC	_	L	_	_	_	_	_	_	_	_	_	-
Logic operations	AND, OR, XOR	BWL	BWL	_	_	_	_	_	_	_	_	_	-
	NOT	_	BWL	_	_	_	_	_	_	_	_	_	-

BWL В

В

Shift

Bit manipulation

RENESAS

Rev. 5.00 Sep 14, 2006 pag REJ09

В

System control	TRAPA	_	_	_	_	_	_	_	_	_	_	_	_
	RTE	_	_	_	_	_	_	_	_	_	_	_	_
	SLEEP	_	_	_	_	_	_	_	_	_	_	_	_
	LDC	В	В	W	W	W	W	_	W	_	W	_	_
	STC	_	В	W	W	W	W	_	W	_	W	_	_
	ANDC, ORC, XORC	В	_	_	_	_	_	_	_	_	_	_	_
	NOP	_	_	_	_	_	_	_	_	_	_	_	_
Block data transfer		_	_	_	_	_	_	_	_	_	_	_	_

Legend:

B: Byte W: Word

L: Longword

Rev. 5.00 Sep 14, 2006 page 42 of 1060 REJ09B0331-0500



(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
$\oplus$	Logical exclusive OR
$\rightarrow$	Move
¬	NOT (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length
	ral registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-I E0 to E7), and 32-bit registers (ER0 to ER7).

General register\*

General register (32-bit register)

Multiply-accumulate register (32-bit register)

Rn

ERn

MAC



Rev. 5.00 Sep 14, 2006 pag

REJ0

			Pops a register from the stack. POP.W Rn is MOV.W @SP+, Rn. POP.L ERn is identical to @SP+, ERn.
	PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a register onto the stack. PUSH.W Ri identical to MOV.W Rn, @-SP. PUSH.L ERn to MOV.L ERn, @-SP.
	LDM	L	$@$ SP+ $\rightarrow$ Rn (register list) Pops two or more general registers from the s
	STM	L	Rn (register list) $\rightarrow$ @-SP Pushes two or more general registers onto the
*	Size refers to th	e operand s	ize.

 $@\mathsf{SP+}\to\mathsf{Rn}$ 

W/L

B: Byte

Note:

W: Word

L: Longword

POP

Rev. 5.00 Sep 14, 2006 page 44 of 1060

MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two registers: either 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 1 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	Rd $\div$ Rs $\rightarrow$ Rd Performs unsigned division on data in two governed registers: either 16 bits $\div$ 8 bits $\rightarrow$ 8-bit quotion remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotion bit remainder.
Size refers to the	operand s	ize.
B: Byte		
W: Word		
L: Longword		

B/W/L

L

В

B/W

INC

DEC

**ADDS** 

**SUBS** 

DAA

DAS

**MULXU** 

Note:

byte data in two general registers, or on imn

Increments or decrements a general registe (Byte operands can be incremented or decre

 $Rd \pm 1 \rightarrow Rd$ ,  $Rd \pm 2 \rightarrow Rd$ ,  $Rd \pm 4 \rightarrow Rd$ 

Adds or subtracts the value 1, 2, or 4 to or fr

Decimal-adjusts an addition or subtraction re general register by referring to the CCR to p

Performs unsigned multiplication on data in registers: either 8 bits  $\times$  8 bits  $\rightarrow$  16 bits or 1

Rev. 5.00 Sep 14, 2006 pag

REJ09

and data in a general register.

 $Rd \pm 1 \rightarrow Rd$ ,  $Rd \pm 2 \rightarrow Rd$ 

1 only.)

32-bit register.

BCD data.

 $Rd \times Rs \rightarrow Rd$ 

16 bits  $\rightarrow$  32 bits.

RENESAS

Rd decimal adjust → Rd

			Performs signed multiplication on memory co adds the result to the multiply-accumulate reg following operations can be performed: 16 bits $\times$ 16 bits $+$ 32 bits $\rightarrow$ 32 bits, saturatin 16 bits $\times$ 16 bits $+$ 42 bits $\rightarrow$ 42 bits, non-satu
	CLRMAC	_	$0 \rightarrow MAC$
			Clears the multiply-accumulate register to zer
	LDMAC	L	Rs  o MAC,  MAC  o Rd
	STMAC		Transfers data between a general register an multiply-accumulate register.
Siz	e refers to the or	perand size	e.
B:	Byte		
W:	Word		
L:	Longword		

B/W/L

W/L

W/L

В

NEG

**EXTU** 

**EXTS** 

**TAS** 

MAC

Note:

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 46 of 1060

bits according to the result.

data in a general register.

Rd (zero extension) → Rd

Rd (sign extension) → Rd

by extending the sign bit.

(bit 7) to 1.

RENESAS

by padding with zeros on the left.

 $@ERd - 0, 1 \rightarrow (<bit 7> of @Erd)$ 

 $(EAs) \times (EAd) + MAC \rightarrow MAC$ 

Takes the two's complement (arithmetic comp

Extends the lower 8 bits of a 16-bit register to or the lower 16 bits of a 32-bit register to long

Extends the lower 8 bits of a 16-bit register to or the lower 16 bits of a 32-bit register to long

Tests memory contents, and sets the most significant

 $0 - Rd \rightarrow Rd$ 

			Takes the one's complement of general regi contents.
Shift operations	SHAL SHAR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general regis 1-bit or 2-bit shift is possible.
	SHLL SHLR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs a logical shift on general register of 1-bit or 2-bit shift is possible.
	ROTL ROTR	B/W/L	Rd (rotate) → Rd Rotates general register contents.

B/W/L

B/W/L

 $\neg (Rd) \rightarrow (Rd)$ 

register and another general register or imm

1-bit or 2-bit rotation is possible.

Rotates general register contents through th

Rd (rotate)  $\rightarrow$  Rd

**ROTXR** 1-bit or 2-bit rotation is possible. Note: Size refers to the operand size.

**ROTXL** 

NOT

B: Byte

W: Word

L: Longword

			a general register or memory operand and storesult in the carry flag.
			The bit number is specified by 3-bit immediate
	BOR	В	$C \lor (\text{sit-No.} \gt of < \text{EAd} \gt) \to C$ ORs the carry flag with a specified bit in a ger register or memory operand and stores the recarry flag.
	BIOR	В	$C \lor \neg$ ( cbit-No.> of <ead>) <math>\to C</math> ORs the carry flag with the inverse of a specific general register or memory operand and store result in the carry flag.</ead>
			The bit number is specified by 3-bit immediate
Siz	e refers to the o	perand siz	e.
B:	Byte		

immediate data or the lower three bits of a ge

 $\neg$  (<bit-No.> of <EAd>)  $\rightarrow$  (<bit-No.> of <EAd Inverts a specified bit in a general register or operand. The bit number is specified by 3-bit data or the lower three bits of a general regis

Tests a specified bit in a general register or n operand and sets or clears the Z flag according bit number is specified by 3-bit immediate dat lower three bits of a general register.

ANDs the carry flag with a specified bit in a g register or memory operand and stores the re

ANDs the carry flag with the inverse of a spec

 $\neg$  (<bit-No.> of <EAd>)  $\rightarrow$  Z

 $C \land (<bit-No.> of <EAd>) \rightarrow C$ 

 $C \land \neg (<bit-No.> of < EAd>) \rightarrow C$ 

register.

carry flag.

RENESAS

**BNOT** 

**BTST** 

**BAND** 

**BIAND** 

Note:

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 48 of 1060

В

В

В

В

		specified bit in a general register or memory and stores the result in the carry flag.
		The bit number is specified by 3-bit immedia
BLD	В	( <bit-no.> of <ead>) → C Transfers a specified bit in a general registe operand to the carry flag.</ead></bit-no.>
BILD	В	¬ ( <bit-no.> of <ead>) <math>\rightarrow</math> C Transfers the inverse of a specified bit in a gregister or memory operand to the carry flag</ead></bit-no.>
		The bit number is specified by 3-bit immedia
BST	В	C → ( <bit-no.> of <ead>)  Transfers the carry flag value to a specified general register or memory operand.</ead></bit-no.>
	BILD	BILD B

В

The bit number is specified by 3-bit immedia Size refers to the operand size. Note:

BIST

B: Byte

RENESAS

 $\neg$  C  $\rightarrow$  (<bit-No.> of <EAd>)

Transfers the inverse of the carry flag value specified bit in a general register or memory

Rev. 5.00 Sep 14, 2006 pag

REJ0

		BNE	Not equal	Z = (
		BEQ	Equal	Z = '
		BVC	Overflow clear	V = (
		BVS	Overflow set	V =
		BPL	Plus	N =
		BMI	Minus	N =
		BGE	Greater or equal	N ⊕
		BLT	Less than	N ⊕
		BGT	Greater than	Z∨(N
		BLE	Less or equal	Z∨(N
JMP		Branches	unconditionally to a specified	d addre
BSR	_	Branches	to a subroutine at a specified	d addre
JSR	_	Branches	to a subroutine at a specified	d addre
RTS	_	Returns fr	om a subroutine	

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 50 of 1060

RENESAS

BCC(BHS)

BCS(BLO)

Carry clear (high or same) Carry set (low)

U v . C =

C =

XORC	В	CCR $\oplus$ #IMM $\to$ CCR, EXR $\oplus$ #IMM $\to$ EXR Logically exclusive-ORs the CCR or EXR commediate data.
NOP	_	$PC + 2 \rightarrow PC$
		Only increments the program counter.
Size refers to t	the operand siz	ze.
B: Byte		
W: Word		

B/W

В

В

STC

**ANDC** 

ORC

Note:

them and memory. The upper 8 bits are vall

Transfers CCR or EXR contents to a general memory. Although CCR and EXR are 8-bit r word-size transfers are performed between memory. The upper 8 bits are valid.

CCR  $\wedge$  #IMM  $\rightarrow$  CCR, EXR  $\wedge$  #IMM  $\rightarrow$  EXR Logically ANDs the CCR or EXR contents w

 $\mathsf{CCR} \vee \mathsf{\#IMM} \to \mathsf{CCR},\, \mathsf{EXR} \vee \mathsf{\#IMM} \to \mathsf{EXR}$ 

Logically ORs the CCR or EXR contents wit

Rev. 5.00 Sep 14, 2006 pag

REJ09

 $CCR \rightarrow (EAd), EXR \rightarrow (EAd)$ 

immediate data.

data.

else next: Transfers a data block according to paramete

Until R4 = 0

transfer is completed.

general registers R4L or R4, ER5, and ER6.

Execution of the next instruction begins as so

R4L or R4: size of block (bytes) ER5: starting source address

ER6: starting destination address

#### 2.6.4 **Basic Instruction Formats**

The H8S/2655 Group instructions consist of 2-byte (1-word) units. An instruction cons operation field (op field), a register field (r field), an effective address extension (EA fi

(1) Operation Field

condition field (cc).

Indicates the function of the instruction, the addressing mode, and the operation to out on the operand. The operation field always includes the first four bits of the inst

(2) Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers 4 bits. Some instructions have two register fields. Some have no register field.

Some instructions have two operation fields.

(3) Effective Address Extension

Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacem

(4) Condition Field

Specifies the branching condition of Bcc instructions.

Figure 2.12 shows examples of instruction formats.

Rev. 5.00 Sep 14, 2006 page 52 of 1060

REJ09B0331-0500



(3) Operation field, register fields, and effective address extension

op rn rm

MOV.B @(d:16, Rr

EA (disp)

(4) Operation field, effective address extension, and condition field

op cc EA (disp) BRA d:16, etc

**Figure 2.12 Instruction Formats (Examples)** 

absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BN BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the

Table 2.4 **Addressing Modes** 

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@a
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

### (1) Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register contains operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

## (2) Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which cont address of the operand on memory. If the address is a program instruction address, the bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

Rev. 5.00 Sep 14, 2006 page 54 of 1060 REJ09B0331-0500



The register field of the instruction code specifies an address register (ERn) which address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to register contents and the sum is stored in the address register. The value added is 1 access, 2 for word transfer instruction, or 4 for longword transfer instruction. For longword transfer instruction, the register value should be even.

instruction, or 4 for longword transfer instruction. For word or longword transfer i

Register indirect with pre-decrement—@-ERn The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the r in the instruction code, and the result becomes the address of a memory operand.

Register municet with post-merenicin—@ERM+

also stored in the address register. The value subtracted is 1 for byte access, 2 for value subtracted is 1 for byte access, 2 for value subtracted in the address register.

the register value should be even.

(5) Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute

access the entire address space. A 24-bit absolute address (@aa:24) indicates the address of a program instruction. Th

bits are all assumed to be 0 (H'00). Table 2.5 indicates the accessible absolute address ranges.

RENESAS

Rev. 5.00 Sep 14, 2006 pag

REJ0

### (6) Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifying number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying address.

### (7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement conthe instruction is sign-extended and added to the 24-bit PC contents to generate a branc Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed (H'00). The PC value to which the displacement is added is the address of the first byte instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) of +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value an even number.

#### (8) Memory Indirect—@@aa:8

absolute address specifying a memory operand. This memory operand contains a brance The upper bits of the absolute address are all assumed to be 0, so the address range is 0 (H'0000 to H'00FF in normal mode, H'000000 to H'0000FF in advanced mode). In normal memory operand is a word operand and the branch address is 16 bits long. In advanced mode is a word operand and the branch address is 16 bits long.

the memory operand is a longword operand, the first byte of which is assumed to be all

This mode can be used by the JMP and JSR instructions. The instruction code contains

Rev. 5.00 Sep 14, 2006 page 56 of 1060 REJ09B0331-0500




Figure 2.13 Branch Address Specification in Memory Indirect Mode


If an odd address is specified in word or longword memory access, or as a branch add least significant bit is regarded as 0, causing data to be accessed or instruction code to at the address preceding the specified address. (For further information, see section 2. Data Formats.)


#### 2.7.2 **Effective Address Calculation**


Table 2.6 indicates how effective addresses are calculated in each addressing mode. In mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit

Rev. 5.00 Sep 14, 2006 pag


REJ09







Rev. 5.00 Sep 14, 2006 page 60 of 1060 REJ09B0331-0500



Note: \* The power-down state also includes a medium-speed mode, module stop

Figure 2.14 Processing States






Figure 2.15 State Transitions

#### 2.8.2 **Reset State**

When the RES input goes low all current processing stops and the CPU enters the reset interrupts are masked in the reset state. Reset exception handling starts when the RES s changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to s Watchdog Timer.

Rev. 5.00 Sep 14, 2006 page 62 of 1060 REJ09B0331-0500



Exception handling is performed for traces, resets, interrupts, and trap instructions. It indicates the types of exception handling and their priority. Trap instruction exception always accepted, in the program execution state.

Exception handling and the stack structure depend on the interrupt control mode set in

**Detection Timing** 

Synchronized with clock

Start of Exception H

Exception handling st immediately after a lo transition at the RES the watchdog timer of

**Table 2.7 Exception Handling Types and Priority** 

Type of Exception

Reset

**Priority** 

High

	Trace	End of instruction execution or end of exception-handling sequence*1	When the trace (T) bit the trace starts at the current instruction or exception-handling se
	Interrupt	End of instruction execution or end of exception-handling sequence*2	When an interrupt is r exception handling st end of the current ins current exception-har sequence
Low	Trap instruction	When TRAPA instruction is executed	Exception handling st trap (TRAPA) instruct executed*3

Notes: 1. Traces are enabled only in interrupt control modes 2 and 3. Trace exceptio

not executed at the end of the RTE instruction. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC

- or immediately after reset exception handling.
- Trap instruction exception handling is always accepted, in the program exe

Rev. 5.00 Sep 14, 2006 pag REJ09



Traces are enabled only in interrupt control modes 2 and 3. Trace mode is entered when of EXR is set to 1. When trace mode is established, trace exception handling starts at the each instruction.

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 and is cleared. Interrupt masks are not affected.

The T bit saved on the stack retains its value of 1, and when the RTE instruction is exe

return from the trace exception-handling routine, trace mode is entered again. Trace exhandling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control modes 0 and 1, regardless of the state of

## (4) Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the s (ER7) and pushes the program counter and other control registers onto the stack. Next, alters the settings of the interrupt mask bits in the control registers. Then the CPU fetch address (vector) from the exception vector table and program execution starts from that address.

Figure 2.16 shows the stack after exception handling ends.

Rev. 5.00 Sep 14, 2006 page 64 of 1060

REJ09B0331-0500






Figure 2.16 Stack Structure after Exception Handling (Examples)

## 2.8.4 Program Execution State

In this state the CPU executes program instructions in sequence.

\_ \_ \_

Rev. 5.00 Sep 14, 2006 pag

REJ09

#### 2.8.6 Power-Down State

the CPU does not stop. There are three modes in which the CPU stops operating: sleep software standby mode, and hardware standby mode. There are also two other power-d modes: medium-speed mode, and module stop mode. In medium-speed mode the CPU bus masters operate on a medium-speed clock. Module stop mode permits halting of th of individual modules, other than the CPU. For details, refer to section 21, Power-Dow

The power-down state includes both modes in which the CPU stops operating and mod

#### (1) Sleep Mode

A transition to sleep mode is made if the SLEEP instruction is executed while the softw standby bit (SSBY) in the standby control register (SBYCR) is cleared to 0. In sleep m operations stop immediately after execution of the SLEEP instruction. The contents of registers are retained.

### (2) Software Standby Mode

A transition to software standby mode is made if the SLEEP instruction is executed wh SSBY bit in SBYCR is set to 1. In software standby mode, the CPU and clock halt and operations stop. As long as a specified voltage is supplied, the contents of CPU register chip RAM are retained. The I/O ports also remain in their existing states.

### (3) Hardware Standby Mode

A transition to hardware standby mode is made when the STBY pin goes low. In hardward standby mode, the CPU and clock halt and all MCU operations stop. The on-chip supposed modules are reset, but as long as a specified voltage is supplied, on-chip RAM contents retained.

Rev. 5.00 Sep 14, 2006 page 66 of 1060 REJ09B0331-0500

## 2.9.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both word transfer instruction. Figure 2.17 shows the on-chip memory access cycle. Figure the pin states.




Figure 2.17 On-Chip Memory Access Cycle

Rev. 5.00 Sep 14, 2006 pag

14, 2006 pag REJ09

ĀS	High	
RD .	High	
HWR, LWR	High	
Data bus	High-impedance state	

Figure 2.18 Pin States during On-Chip Memory Access




Figure 2.19 On-Chip Supporting Module Access Cycle

Rev. 5.00 Sep 14, 2006 pag

REJO

ĀS	High	
_		
RD	High	
_		
HWR, LWR	High	
_		
Data bus	High-impedance state	

Figure 2.20 Pin States during On-Chip Supporting Module Access

#### 2.9.4 **External Address Space Access Timing**

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-s three-state bus cycle. In three-state access, wait states can be inserted. For further detail section 6, Bus Controller.

the CPU operating mode, enabling/disabling of on-chip ROM, and the initial bus widt setting the mode pins (MD<sub>2</sub> to MD<sub>0</sub>).

Table 3.1 lists the MCU operating modes.

Table 3.1 **MCU Operating Mode Selection** 

MCU				CPU			Extern
Operating Mode	$MD_2$	MD <sub>1</sub>	MD₀	Operating	Description	On-Chip ROM	Initial Width
0	0	0	0	_	_	_	_
1	_		1	Normal	On-chip ROM disabled, expanded mode	Disabled	8 bits
2	_	1	0	_	On-chip ROM enabled, expanded mode	Enabled	8 bits
3	_		1	<del>-</del>	Single-chip mode	_	_
4	1	0	0	Advanced	On-chip ROM	Disabled	16 bits
5	_		1	_	disabled, expanded mode		8 bits
6	_	1	0	_	On-chip ROM enabled, expanded mode	Enabled	8 bits
7	_		1	<del>-</del>	Single-chip mode	<del>_</del>	_

accesses a maximum of 16 Mbytes. Modes 1, 2, and 4 to 6 are externally expanded modes that allow access to external modes

The CPU's architecture allows for 4 Gbytes of address space, but the H8S/2655 Grou

peripheral devices.



Rev. 5.00 Sep 14, 2006 pag REJ09

Extern

## 3.1.2 Register Configuration

The H8S/2655 Group has a mode control register (MDCR) that indicates the inputs at t pins (MD<sub>2</sub> to MD<sub>0</sub>), and a system control register (SYSCR) that controls the operation of H8S/2655 Group. Table 3.2 summarizes these registers.

Table 3.2 MCU Registers

Name	Abbreviation	R/W	Initial Value	Add	
Mode control register	MDCR	R	Undetermined	H'FF	
System control register	SYSCR	R/W	H'01	H'FF	

Note: \* Lower 16 bits of the address.

Rev. 5.00 Sep 14, 2006 page 72 of 1060

REJ09B0331-0500

Note: \* Determined by pins MD<sub>2</sub> to MD<sub>0</sub>.

MDCR is an 8-bit read-only register that indicates the current operating mode of the I Group.

**Bit 7—Reserved:** Read-only bit, always read as 1.

**Bits 6 to 3—Reserved:** Read-only bits, always read as 0.

Bits 2 to 0—Mode Select 2 to 0 (MDS2 to MDS0): These bits indicate the input leve MD, to MD<sub>0</sub> (the current operating mode). Bits MDS2 to MDS0 correspond to MD, to MDS2 to MDS0 are read-only bits-they cannot be written to. The mode pin (MD, to M levels are latched into these bits when MDCR is read. These latches are canceled by a reset, but are retained after a manual reset.

#### 3.2.2 System Control Register (SYSCR)

Bit	:	7	6	5	4	3	2	1
		MACS	_	INTM1	INTM0	NMIEG	_	_
Initial valu	e:	0	0	0	0	0	0	0
R/W	:	R/W	_	R/W	R/W	R/W	_	

Bit 7—MAC Saturation (MACS): Selects either saturating or non-saturating calcula MAC instruction.

Rev. 5.00 Sep 14, 2006 pag

REJ09

mode of the interrupt controller. For details of the interrupt control modes, see section : Interrupt Control Modes and Interrupt Operation.

INTM1	INTM0	<b>Control Mode</b>	Description
0	0	0	Control of interrupts by I bit (
	1	1	Control of interrupts by I bit, U bit, and ICR
1	0	2	Control of interrupts by I2 to I0 bits and IPI
	1	3	Control of interrupts by I, UI, and I2 to I0 b and ICR and IPR

Bit 3—NMI Edge Select (NMIEG): Selects the valid edge of the NMI interrupt input

## Bit 3

Bit 5

Bit 4

NMIEG	Description	
0	An interrupt is requested at the falling edge of NMI input	(
1	An interrupt is requested at the rising edge of NMI input	

**Bits 2 and 1—Reserved:** Read-only bits, always read as 0.

Interrupt

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit initialized when the reset status is released. It is not initialized in software standby mod

Bit 0		
RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	

Rev. 5.00 Sep 14, 2006 page 74 of 1060 REJ09B0331-0500

mode switches to 16 bits and port E becomes a data bus.

#### 3.3.2 Mode 2

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is e 8-bit bus mode is set. immediately after a reset.

Ports B and C function as input ports immediately after a reset. They can each be set t addresses by setting the corresponding bits in the data direction register (DDR) to 1. F functions as a data bus, and part of port F carries bus control signals. However, note tl access is designated by the bus controller, the bus mode switches to 16 bits and port E data bus.

The amount of on-chip ROM that can be used is limited to 56 kbytes.

#### 3.3.3 Mode 3

The CPU can access a 64-kbyte address space in normal mode. The on-chip ROM is external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

The amount of on-chip ROM that can be used is limited to 56 kbytes.

#### 3.3.4 Mode 4

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM

Ports A, B and C function as an address bus, ports D and E function as a data bus, and F carries bus control signals.

Rev. 5.00 Sep 14, 2006 pag REJ09



The initial bus mode after a reset is 8 bits, with 8-bit access to all areas. However, note

least one area is designated for 16-bit access by the bus controller, the bus mode switch bits and port E becomes a data bus.

#### 3.3.6 Mode 6

r carries ous control signals.

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM i

Ports A, B and C function as input ports immediately after a reset. They can each be se addresses by setting the corresponding bits in the data direction register (DDR) to 1. Po functions as a data bus, and part of port F carries bus control signals.

The initial bus mode after a reset is 8 bits, with 8-bit access to all areas.

#### 3.3.7 Mode 7

The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM i but external addresses cannot be accessed.

All I/O ports are available for use as input-output ports.

Rev. 5.00 Sep 14, 2006 page 76 of 1060

REJ09B0331-0500



	PA <sub>4</sub> to PA <sub>0</sub>				Α	Α	
Port B		А	P*/A	Р	А	А	P*/A
Port C		А	P*/A	Р	Α	Α	P*/A
Port D		D	D	Р	D	D	D
Port E		P*/D	P*/D	Р	P*/D	P*/D	P*/D
Port F	PF <sub>7</sub>	P*/C*	P*/C*	P*/C	P*/C*	P*/C*	P*/C
	PF <sub>6</sub> to PF <sub>3</sub>	С	С	Р	С	С	С
	PF <sub>2</sub> to PF <sub>0</sub>	P*/C	P*/C	<del></del>	P*/C	P*/C	P*/C

Legend:

P: I/O port

A: Address bus output

D: Data bus I/O

C: Control signals, clock I/O

Note: \* After reset

# 3.5 Memory Map in Each Operating Mode

Figure 3.1 shows a memory map for each of the operating modes.

rigure 3.1 shows a memory map for each of the operating mode.

(advanced modes).

The on-chip ROM of H8S/2655 contains 128 kbytes, but only 56 kbytes are available

The address space is 64 kbytes in modes 1 to 3 (normal modes), and 16 Mbytes in mo

and 3 (normal modes).

The address space is divided into eight gross for modes 4 to 7. For details, see section

The address space is divided into eight areas for modes 4 to 7. For details, see section Controller.




Figure 3.1 Memory Map in Each Operating Mode

Rev. 5.00 Sep 14, 2006 page 78 of 1060 REJ09B0331-0500




Figure 3.1 Memory Map in Each Operating Mode (cont)

Rev. 5.00 Sep 14, 2006 pag REJ09

Rev. 5.00 Sep 14, 2006 page 80 of 1060 REJ09B0331-0500

Exception handling is prioritized as shown in table 4.1. If two or more exceptions occ simultaneously, they are accepted and processed in order of priority. Trap instruction are accepted at all times, in the program execution state. See appendix D.1, Port State Mode.

Exception handling sources, the stack structure, and the operation of the CPU vary de the interrupt control mode set by the INTM0 and INTM1 bits of SYSCR.

**Table 4.1 Exception Types and Priority** 

Priority	Exception Type	Start of Exception Handling
High	Reset	Starts immediately after a low-to-high transition RES pin, or when the watchdog timer overflow
	Trace*1	Starts when execution of the current instruction exception handling ends, if the trace (T) bit is
	Interrupt	Starts when execution of the current instruction exception handling ends, if an interrupt requestissued*2
Low	Trap instruction (TRAPA)*3	Started by execution of a trap instruction (TRA

Notes: 1. Traces are enabled only in interrupt control modes 2 and 3. Trace exceptio not executed after execution of an RTE instruction.

- 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, instruction execution, or on completion of reset exception handling.
- 3. Trap instruction exception handling requests are accepted at all times in p execution state.

starts from that address.

For a reset exception, steps 2 and 3 above are carried out.

## 4.1.3 Exception Vector Table

The exception sources are classified as shown in figure 4.1. Different vector addresses assigned to different exception sources.

Table 4.2 lists the exception sources and their vector addresses.




Figure 4.1 Exception Sources

In modes 6 and 7 in the H8S/2655, the on-chip ROM available for use after a power-on 64-kbyte area comprising addresses H'000000 to H'00FFFF. Care is required when sett addresses. In this case, clearing the EAE bit in BCRL enables the 128-kbyte area comp addresses H'000000 to H'01FFFF to be used.

Rev. 5.00 Sep 14, 2006 page 82 of 1060 REJ09B0331-0500

		14	H'001C to H'001D	H'0038
		15	H'001E to H'001F	H'003C
External interrupt	IRQ₀	16	H'0020 to H'0021	H'0040
	IRQ <sub>1</sub>	17	H'0022 to H'0023	H'0044
	IRQ <sub>2</sub>	18	H'0024 to H'0025	H'0048
	IRQ₃	19	H'0026 to H'0027	H'004C
	IRQ₄	20	H'0028 to H'0029	H'0050
	IRQ₅	21	H'002A to H'002B	H'0054
	IRQ <sub>6</sub>	22	H'002C to H'002D	H'0058
	IRQ,	23	H'002E to H'002F	H'005C
Internal interrupt*2		24 	H'0030 to H'0031	H'0060
		91	H'00B6 to H'00B7	H'016C
Notes: 1. Lower 16	6 bits of the	address.		
<ol><li>For deta Vector T</li></ol>		al interrupt vect	ors, see section 5.3.3, Interrup	ot Except

4

5

6

7

8

9

10

11

12

13

Trace

Reserved for system use

Trap instruction (4 sources)

Reserved for system use

NMI

External interrupt



H'0008 to H'0009

H'000A to H'000B

H'000C to H'000D

H'000E to H'000F

H'0010 to H'0011

H'0012 to H'0013

H'0014 to H'0015

H'0016 to H'0017

H'0018 to H'0019

H'001A to H'001B

H'0010 t

H'0014 t

H'0018 t

H'001C

H'0020 t

H'0024 t

H'0028 t

H'002C

H'0030 t

H'0034 t

REJ09

immediately after a reset, interrupt control mode 0 is set.

Reset exception handling begins when the  $\overline{RES}$  pin changes from low to high.

The level of the NMI pin at reset determines whether the type of reset is a power-on remanual reset.

The H8S/2655 Group can also be reset by overflow of the watchdog timer. For details 13, Watchdog Timer.

# 4.2.2 Reset Types

A reset can be of either of two types: a power-on reset or a manual reset. Reset types at table 4.3. A power-on reset should be used when powering on.

The internal state of the CPU is initialized by either type of reset. A power-on reset also

all the registers in the on-chip supporting modules, while a manual reset initializes all t in the on-chip supporting modules except for the bus controller and I/O ports, which re previous states.

With a manual reset, since the on-chip supporting modules are initialized, ports used as supporting module I/O pins are switched to I/O ports controlled by DDR and DR.

Table 4.3 Reset Types

	Conditions			Internal State	
Туре	NMI	RES	CPU	On-Chip Supporting Mo	
Power-on reset	High	Low	Initialized	Initialized	
Manual reset	Low	Low	Initialized	Initialized, except for bus and I/O ports	

Reset Transition

A reset caused by the watchdog timer can also be of either of two types: a power-on remanual reset.

Rev. 5.00 Sep 14, 2006 page 84 of 1060

REJ09B0331-0500



- 1. The internal state of the CPU and the registers of the on-chip supporting modules initialized, and the I bit is set to 1 in CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and execution starts from the address indicated by the PC.

Figures 4.2 and 4.3 show examples of the reset sequence.




Figure 4.2 Reset Sequence (Modes 2 and 3)




Figure 4.3 Reset Sequence (Mode 4)

# 4.2.4 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, th CCR will not be saved correctly, leading to a program crash. To prevent this, all interruincluding NMI, are disabled immediately after a reset. Since the first instruction of a pralways executed immediately after the reset state ends, make sure that this instruction is the stack pointer (example: MOV.L #xx:32, SP).

Rev. 5.00 Sep 14, 2006 page 86 of 1060 REJ09B0331-0500

Trace mode is canceled by clearing the T bit in EXR to 0. It is not affected by interrup

Table 4.4 shows the state of CCR and EXR after execution of trace exception handling

Interrupts are accepted even within the trace exception handling routine.

The T bit saved on the stack retains its value of 1, and when control is returned from t exception handling routine by the RTE instruction, trace mode resumes.

Trace exception handling is not carried out after execution of the RTE instruction.

Table 4.4 Status of CCR and EXR after Trace Exception Handling

Interrupt Control Mode	C	EXR		
interrupt Control Mode	I	UI	12 to 10	
0	Trace exception handling cannot be u		sed	
1				
2	1	_	_	
3	1	1	_	

Legend:

1: Set to 1

0: Cleared to 0

—: Retains value prior to execution.

source has a separate vector address.

NMI is the highest-priority interrupt, and is always accepted. Interrupts are controlled by interrupt controller. The interrupt controller has four interrupt control modes and can as interrupts other than NMI to either three or eight priority/mask levels to enable multiple interrupt control.

For details of interrupts, see section 5, Interrupt Controller.




Figure 4.4 Interrupt Sources and Number of Interrupts

Table 4.5 Status of CCR and EXR after Trap Instruction Exception Handling

	C	EXR		
Interrupt Control Mode	I	UI	I2 to I0	
0	1	_	_	
1	1	1	_	
2	1	_	_	
3	1	1	_	

Legend:

1: Set to 1

0: Cleared to 0

—: Retains value prior to execution.




Figure 4.5 (1) Stack Status after Exception Handling (Normal Modes)




Figure 4.5 (2) Stack Status after Exception Handling (Advanced Modes

Rev. 5.00 Sep 14, 2006 page 90 of 1060 REJ09B0331-0500


Note: \* Ignored on return.

PUSH.L ERn (or MOV.L ERn, @-SP)

Use the following instructions to restore registers:

POP.W Rn (or MOV.W @SP+, Rn) POP.L ERn (or MOV.L @SP+, ERn)

Setting SP to an odd value may lead to a malfunction. Figure 4.6 shows an example of happens when the SP value is odd.



PC: Program counter

R1L: General register R1L

SP: Stack pointer

This diagram illustrates an example in which the interrupt control mode

is 0, in advanced mode.

Figure 4.6 Operation when SP Value Is Odd

Rev. 5.00 Sep 14, 2006 pag REJ09



Rev. 5.00 Sep 14, 2006 page 92 of 1060 REJ09B0331-0500

controller has the following features:

- Four interrupt control modes
  - Any of four interrupt control modes can be set by means of the INTM1 and IN
    the system control register (SYSCR).
  - Priorities settable with ICR
    - An interrupt control register (ICR) is provided for setting interrupt priorities. T levels can be set for each module for all interrupts except NMI.
  - Priorities settable with IPR
    - An interrupt priority register (IPR) is provided for setting interrupt priorities. E levels can be set for each module for all interrupts except NMI.
    - NMI is assigned the highest priority level of 8, and can be accepted at all times
- Independent vector addresses
  - All interrupt sources are assigned independent vector addresses, making it unn the source to be identified in the interrupt handling routine.
- Nine external interrupts
  - NMI is the highest-priority interrupt, and is accepted at all times. Rising edge edge can be selected for NMI.
  - Falling edge, rising edge, or both edge detection, or level sensing, can be selected to IRQ0.
- DTC and DMAC control
  - DTC and DMAC activation is performed by means of interrupts.




Figure 5.1 Block Diagram of Interrupt Controller

# 5.1.3 Pin Configuration

Table 5.1 summarizes the pins of the interrupt controller.

Rev. 5.00 Sep 14, 2006 page 94 of 1060

REJ09B0331-0500



# 5.1.4 Register Configuration

Table 5.2 summarizes the registers of the interrupt controller.

**Table 5.2** Interrupt Controller Registers

Name	Abbreviation	R/W	Initial Value	Α
System control register	SYSCR	R/W	H'01	Н
IRQ sense control register H	ISCRH	R/W	H'00	Н
IRQ sense control register L	ISCRL	R/W	H'00	Н
IRQ enable register	IER	R/W	H'00	Н
IRQ status register	ISR	R/(W)*2	H'00	Н
Interrupt control register A	ICRA	R/W	H'00	Н
Interrupt control register B	ICRB	R/W	H'00	Н
Interrupt control register C	ICRC	R/W	H'00	Н
Interrupt priority register A	IPRA	R/W	H'77	Н
Interrupt priority register B	IPRB	R/W	H'77	Н
Interrupt priority register C	IPRC	R/W	H'77	Н
Interrupt priority register D	IPRD	R/W	H'77	Н
Interrupt priority register E	IPRE	R/W	H'77	Н
Interrupt priority register F	IPRF	R/W	H'77	Н
Interrupt priority register G	IPRG	R/W	H'77	Н
Interrupt priority register H	IPRH	R/W	H'77	Н
Interrupt priority register I	IPRI	R/W	H'77	Н
Interrupt priority register J	IPRJ	R/W	H'77	Н
Interrupt priority register K	IPRK	R/W	H'77	Н

Notes: 1. Lower 16 bits of the address.

2. Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 pag REJ09

SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and detected edge for NMI.

Only bits 5 to 3 are described here; for details of the other bits, see section 3.2.2, System Register (SYSCR).

SYSCR is initialized to H'01 by a reset and in hardware standby mode. It is not initialized software standby mode.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select interrupt control modes for the interrupt controller.

Bit 5	Bit 4	Interrupt	
		Control Mode	Description
0	0	0	Interrupts are controlled by I bit (
	1	1	Interrupts are controlled by I and UI bits and ICR
1	0	2	Interrupts are controlled by bits I2 to I0, and IPR
	1	3	Interrupts are controlled by bits I, UI, and I2 to I0 IPR

Bit 3—NMI Edge Select (NMIEG): Selects the input edge for the NMI pin.

# Bit 3

NMIEG	Description	
0	Interrupt request generated at falling edge of NMI input	(
1	Interrupt request generated at rising edge of NMI input	

Rev. 5.00 Sep 14, 2006 page 96 of 1060 REJ09B0331-0500

interrupts other than NMI.

The correspondence between ICR settings and interrupt sources is shown in table 5.3.

The ICR registers are initialized to H'00 by a reset and in hardware standby mode.

**Table 5.3 Correspondence between Interrupt Sources and ICR Settings** 

				В	its		
Register	7	6	5	4	3	2	1
ICRA	$IRQ_{\scriptscriptstyle{0}}$	IRQ <sub>1</sub>	IRQ <sub>2</sub> IRQ <sub>3</sub>	IRQ₄ IRQ₅	IRQ <sub>6</sub> IRQ <sub>7</sub>	DTC	Watchdo timer
ICRB	_	A/D converter	TPU channel 0	TPU channel 1	TPU channel 2	TPU channel 3	TPU channel
ICRC		8-bit timer channel 1	DMAC	SCI channel 0	SCI channel 1	SCI channel 2	_

#### 5.2.3 **Interrupt Priority Registers A to K (IPRA to IPRK)**

Bit :	7	6	5	4	3	2	1
	_	IPR6	IPR5	IPR4	_	IPR2	IPR1
Initial value:	0	1	1	1	0	1	1
R/W :	_	R/W	R/W	R/W	_	R/W	R/W

The IPR registers are eleven 8-bit readable/writable registers that set priorities (levels interrupts other than NMI.

The correspondence between IPR settings and interrupt sources is shown in table 5.4.

The IPR registers set a priority (level 7 to 0) for each interrupt source other than NMI

The IPR registers are initialized to H'77 by a reset and in hardware standby mode.

Rev. 5.00 Sep 14, 2006 pag

REJ09



	<u> </u>	
IPRE	_	A/D converter
IPRF	TPU channel 0	TPU channel 1
IPRG	TPU channel 2	TPU channel 3
IPRH	TPU channel 4	TPU channel 5
IPRI	8-bit timer channel 0	8-bit timer channel 1
IPRJ	DMAC	SCI channel 0
IPRK	SCI channel 1	SCI channel 2
from H'0 to H'7 in the	e, multiple interrupts are assigned to a 3-bit groups of bits 6 to 4 and 2 to 6 priority level, level 0, is assigned by	0 sets the priority of the corre

IRQ<sub>6</sub>

IRQ,

Watchdog timer

DTC

Refresh timer A/D converter TPU channel 1 TPU channel 3 TPU channel 5 8-bit timer channel 1 SCI channel 0 SCI channel 2

level, level 7, by setting H<sup>-</sup>/. When interrupt requests are generated, the highest-priority interrupt according to the priority accord levels set in the IPR registers is selected. This interrupt level is then compared with the mask level set by the interrupt mask bits (I2 to I0) in the extend register (EXR) in the C the priority level of the interrupt is higher than the set mask level, an interrupt request i the CPU.

**IPRC** 

**IPRD** 

R/W R/W R/W R/W R/W R/W R/W R/W IER is initialized to H'00 by a reset and in hardware standby mode. Bits 7 to 0—IRQ, to IRQ, Enable (IRQ7E to IRQ0E): These bits select whether IF are enabled or disabled. Bit n **IRQnE** Description 0 IRQ interrupts disabled 1 IRQ interrupts enabled Note: n = 7 to 0IRQ Sense Control Registers H and L (ISCRH, ISCRL) 5.2.5 **ISCRH** Bit 15 14 13 12 11 10 9 IRQ7SCB | IRQ7SCA IRQ6SCB IRQ5SCB IRQ5SCA IRQ6SCA IRQ4SCB 0 Initial value: 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W **ISCRL** 

Bit

R/W

Initial value:

7

**IRQ3SCB** 

0

R/W

6 IRQ3SCA

0

R/W

5 IRQ2SCB

0

R/W

4 IRQ2SCA 0

R/W

IRQ1SCB 0 R/W

3

0 R/W

2

IRQ1SCA

1

**IRQ0SCB** 

0

R/W

RENESAS

Rev. 5.00 Sep 14, 2006 pag REJ09

IRQ0SCB	IRQ0SCA	Description
0	0	Interrupt request generated at $\overline{IRQ}_7$ to $\overline{IRQ}_0$ input low le
	1	Interrupt request generated at falling edge of $\overline{\text{IRQ}}_{7}$ to $\overline{\text{II}}$
1	0	Interrupt request generated at rising edge of $\overline{\text{IRQ}}_7$ to $\overline{\text{I}}$
	1	Interrupt request generated at both falling and rising ed to $\overline{\text{IRQ}}_{_0}$ input
· · · · · · · · · · · · · · · · · · ·		

#### IRQ Status Register (ISR) 5.2.6

**IRQ7SCA** to

IRQ7SCB to

Bit	Bit :7		6	5	4	3	2	1	
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	
Initial va	alue :	0	0	0	0	0	0	0	
R/W	:	R/(W)*							
Note: * Only 0 can be written to clear the flag									

Note: \* Only 0 can be written, to clear the flag.

ISR is an 8-bit readable/writable register that indicates the status of IRQ, to IRQ, interr requests.

ISR is initialized to H'00 by a reset and in hardware standby mode.

Rev. 5.00 Sep 14, 2006 page 100 of 1060 REJ09B0331-0500

(IRQnSCB = IRQnSCA = 0) and  $\overline{IRQ}_{a}$  input is high

When IRQn interrupt exception handling is executed when falling, rising, edge detection is set (IRQnSCB = 1 or IRQnSCA = 1)

• When the DTC is activated by an IRQ interrupt, and the DISEL bit in MR DTC is cleared to 0

1 [Setting conditions]

When  $\overline{IRQ}_{a}$  input goes low when low-level detection is set (IRQnSCB = II

- When a falling edge occurs in IRQ input when falling edge detection is s (IRQnSCB = 0, IRQnSCA = 1)
- When a rising edge occurs in IRQ input when rising edge detection is se (IRQnSCB = 1, IRQnSCA = 0)
  - When a falling or rising edge occurs in IRQ input when both-edge detection (IRQnSCB = IRQnSCA = 1)

RENESAS

Rev. 5.00 Sep 14, 2006 page

REJ09

Note: n = 7 to 0

used to restore the H8S/2655 Group from software standby mode.

## **NMI Interrupt**

NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether is requested at a rising edge or a falling edge on the NMI pin.

The vector number for NMI interrupt exception handling is 7.

## IRQ, to IRQ, Interrupts

Interrupts IRQ<sub>7</sub> to IRQ<sub>0</sub> are requested by an input signal at pins  $\overline{IRQ}_7$  to  $\overline{IRQ}_0$ . Interrupts IRQ<sub>0</sub> have the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level edge, rising edge, or both edges, at pins IRQ7 to IRQ0.
- Enabling or disabling of interrupt requests IRQ7 to IRQ0 can be selected with IER.
- The interrupt control level can be set with ICR, and the interrupt priority level can be IPR.
- The status of interrupt requests  $IRQ_7$  to  $IRQ_0$  is indicated in ISR. ISR flags can be c by software.

A block diagram of interrupts IRQ<sub>7</sub> to IRQ<sub>0</sub> is shown in figure 5.2.

Rev. 5.00 Sep 14, 2006 page 102 of 1060

REJ09B0331-0500





Figure 5.2 Block Diagram of Interrupts IRQ, to IRQ

Figure 5.3 shows the timing of setting IRQnF.




Figure 5.3 Timing of Setting IRQnF

The vector numbers for  $IRQ_7$  to  $IRQ_0$  interrupt exception handling are 23 to 16.

Detection of IRQ<sub>7</sub> to IRQ<sub>0</sub> interrupts does not depend on whether the relevant pin has input or output. However, when a pin is used as an external interrupt input pin, do not corresponding DDR to 0 and use the pin as an I/O pin for another function.

Rev. 5.00 Sep 14, 2006 page

REJ09



The DMAC and DTC can be activated by a TPU, 8-bit timer, SCI, or other interrup When the DMAC or DTC is activated by an interrupt, the interrupt control mode ar mask bits are not affected.

#### 5.3.3 **Interrupt Exception Handling Vector Table**

Table 5.5 shows interrupt exception handling sources, vector addresses, and interrupt p For default priorities, the lower the vector number, the higher the priority.

Priorities among modules can be set by means of the ICR and IPR. The situation when more modules are set to the same priority, and priorities within a module, are fixed as s table 5.5.

Rev. 5.00 Sep 14, 2006 page 104 of 1060 REJ09B0331-0500

,	timer					6
CMI (compare match)	Refresh controller	26	H'0034	H'0068	ICRA0	II 2
Reserved	_	27	H'0036	H'006C	ICRB7	6
ADI (A/D conversion end)	A/D	28	H'0038	H'0070	ICRB6	Ш
Reserved	_	29 30 31	H'003A H'003C H'003E	H'0074 H'0078 H'007C		2
TGI0A (TGR0A input capture/compare match)	TPU channel 0	32	H'0040	H'0080	ICRB5	6
TGI0B (TGR0B input capture/compare match)		33	H'0042	H'0084		
TGI0C (TGR0C input capture/compare match)		34	H'0044	H'0088		
TGI0D (TGR0D input capture/compare match)		35	H'0046	H'008C		
TCI0V (overflow 0)		36	H'0048	H'0090		
		_	Rev.	5.00 Sep	14, 2006 R	
		<b>REN</b>	<b>JESV</b>			

IRQ,

IRQ<sub>3</sub>

ĪRQ,

IRQ,

IRQ,

IRQ.

SWDTEND (software

WOVI (interval timer)

activation interrupt end)



H 0022

H'0024

H'0026

H'0028

H'002A

H'002C

H'002E

H'0030

H'0032

18

19

20

21

22

23

24

DTC

Watchdog 25

H 0044

H'0048

H'004C

H'0050

H'0054

H'0058

H'005C

H'0060

H'0064







IPI 2 t

IPF

6 t

IPF

2 t

IPF

6 t

IPF

2 t

ICRA5

ICRA4

ICRA3

ICRA2

ICRA1



TCI2V (overflow 2)		46	H'005C
TCI2U (underflow 2)		47	H'005E
TGI3A (TGR3A input capture/compare match)	TPU channel 3	48	H'0060
TGI3B (TGR3B input capture/compare match)		49	H'0062
TGI3C (TGR3C input capture/compare match)		50	H'0064
TGI3D (TGR3D input capture/compare match)		51	H'0066
TCI3V (overflow 1)		52	H'0068
Reserved	_	53	H'006A
		54	H'006C
		55	H'006E
TGI4A (TGR4A input capture/compare match)	TPU channel 4	56	H'0070
TGI4B (TGR4B input capture/compare match)		57	H'0072
TCI4V (overflow 4)		58	H'0074
TCI4U (underflow 4)		59	H'0076

TGITB (TGRTB input

TCI1U (underflow 1)

TGI2A (TGR2A input

TGI2B (TGR2B input

capture/compare match)

capture/compare match)

capture/compare match)
TCI1V (overflow 1)

Rev. 5.00 Sep 14, 2006 page 106 of 1060 REJ09B0331-0500

RENESAS

41

42

43

44

45

TPU

channel 2

H 0052

H'0054

H'0056

H'0058

H'005A

H'00A4

H'00A8

H'00AC

H'00B0

H'00B4

H'00B8 H'00BC H'00C0

H'00C4

H'00C8

H'00CC

H'00D0 H'00D4 H'00D8 H'00DC

H'00E4

H'00E8 H'00EC **IPR** 

6 to

IPR 2 to

ICRB3

ICRB2

ICRB1

IPR 6 to

Charlie OA transler end)			
DEND0B (channel 0B transfer end)		73	H'0092
DEND1A (channel 1/ channel 1A transfer end)		74	H'0094
DEND1B (channel 1B transfer end)		75	H'0096
Reserved	_	76	H'0098
		77	H'009A
		78	H'009C
		79	H'009E
ERI0 (receive error 0)	SCI	80	H'00A0
RXI0 (reception completed 0)	channel 0	81	H'00A2
TXI0 (transmit data empty 0)		82	H'00A4
TEI0 (transmission end 0)		83	H'00A6

63

64

65

66

67

68

69

70

71

72

channel 0

channel 1

**DMAC** 

H'00FC

H'0100

H'0104

H'0108

H'010C

H'0110

H'0114

H'0118

H'011C

H'0120

H'0124

H'0128

H'012C

H'0130 H'0134 H'0138 H'013C

H'0144

H'0148 H'014C

Rev. 5.00 Sep 14, 2006 page

ICRC7

ICRC6

ICRC5

ICRC4

IPF 2 to

REJ09

IPF

6 t

IPF

2 t

IPF

6 t

H'007E

H'0080

H'0082

H'0084

H'0086

H'0088

H'008A

H'008C

H'008E

H'0090

RENESAS

TCI5U (underflow 5)

OVI0 (overflow 0)

OVI1 (overflow 1)

DEND0A (channel 0/

channel 0A transfer end)

Reserved

Reserved

CMIB0 (compare match B0)

CMIB1 (compare match B1)

CMIA0 (compare match A0) 8-bit timer

CMIA1 (compare match A1) 8-bit timer

	SCI	88	H'00B0	H'0160	ICRC2	IPR
RXI2 (reception completed 2)	channel 2	89	H'00B2	H'0164		2 to
TXI2 (transmit data empty 2)		90	H'00B4	H'0168		
TEI2 (transmission end 2)		91	H'00B6	H'016C		
Note: * Lower 16 bits of th	ne start add	lress.				

### 5.4 **Interrupt Operation**

#### 5.4.1 **Interrupt Control Modes and Interrupt Operation**

Interrupt operations in the H8S/2655 Group differ depending on the interrupt control m

NMI interrupts are accepted at all times except in the reset state and the hardware stand the case of IRQ interrupts and on-chip supporting module interrupts, an enable bit is pr each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 5.6 shows the interrupt control modes.

The interrupt controller performs interrupt control according to the interrupt control mo the INTM1 and INTM0 bits in SYSCR, the priorities set in ICR and IPR, and the mask indicated by the I and UI bits in the CPU's CCR, and bits I2 to I0 in EXR.

IPR I2 to I0 combination of interr set by the I and UI bi priority setting by ICF 8-level interrupt mas performed by bits I2						
, , ,	2	1	0	IPR	I2 to I0	performed by bits 12 8 priority levels can be
	3		1	,		combination of interring set by the I and UI bit priority setting by ICF 8-level interrupt mass performed by bits I2

Figure 5.4 shows a block diagram of the priority decision circuit.




Figure 5.4 Block Diagram of Interrupt Control Operation

Rev. 5.00 Sep 14, 2006 page REJ09

Priority can be set wi



0	0	*	All interrupts (control level 1 has
	1	*	NMI interrupts
1	0	*	All interrupts (control level 1 has
	1	0	NMI and control level 1 interrupt
		1	NMI interrupts
2	*	*	All interrupts
3	0	*	All interrupts
	1	0	NMI and control level 1 interrupt
		1	NMI interrupts

miterrupt mask bits

UI

**Selected Interrupts** 

control.

# (2) 8-Level Control In interrupt control modes 2 and 3, 8-level mask level determination is performed account

**Interrupt Control Mode** 

The interrupt source selected is the interrupt with the highest priority level, and whose level set in IPR is higher than the mask level.

Table 5 8

# Interrupts Selected in Each Interrupt Control Mode (2)

Table 5.6 Interrupts S	interrupts Selected in Each Interrupt Control Mode (2)					
Interrupt Control Mode	Selected Interrupts					
0	All interrupts					
1						
2	Highest-priority-level (IPR) interrupt whose priority level is					
3	than the mask level (IPR > I2 to I0).					

interrupt priority level (IPR) for interrupts selected in interrupt acceptance control and

Rev. 5.00 Sep 14, 2006 page 110 of 1060 REJ09B0331-0500



Interrupt sources with a lower priority than the accepted interrupt source are held pend

Table 5.9 shows operations and control signal functions in each interrupt control mod

**Table 5.9 Operations and Control Signal Functions in Each Interrupt Control** 

Interrupt Control	Set	ting		nterrupt ontrol 3-			8-Level Control			Defaul Priority	
Mode	INTM1	INTM0		I	UI	ICR		12 to 10	IPR	Determinat	
0	0	0	0	IM	_	PR	Χ	_	*2	0	
1		1	0	IM	IM	PR	Χ	_	<u></u> *2	0	
2	1	0	Χ	—* <sup>1</sup>	_	_	0	IM	PR	0	
3		1	0	IM	IM	PR	0	IM	PR	0	

Legend:

O: Interrupt operation control performed X : No operation. (All interrupts enabled)

IM: Used as interrupt mask bit

PR: Sets priority. - : Not used.

Notes: 1. Set to 1 when interrupt is accepted.

2. Keep the initial setting.

REJ09



- interrupt request is sent to the interrupt controller.
- [2] When interrupt requests are sent to the interrupt controller, a control level 1 interrupt according to the control level set in ICR, has priority for selection, and other interrupt are held pending. If a number of interrupt requests with the same control level setting generated at the same time, the interrupt request with the highest priority according priority system shown in table 5.5 is selected.
  - [3] The I bit is then referenced. If the I bit is cleared to 0, the interrupt request is accept bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests are he
  - [4] When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.

[5] The PC and CCR are saved to the stack area by interrupt exception handling. The P

- the stack shows the address of the first instruction to be executed after returning fro interrupt handling routine.
- [6] Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.
- [7] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address

Rev. 5.00 Sep 14, 2006 page 112 of 1060 REJ09B0331-0500

RENESAS

**AE2\Z** 




Figure 5.5 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

Rev. 5.00 Sep 14, 2006 page REJ09



For example, if the interrupt enable bit for an interrupt request is set to 1, and H'20, H'0 are set in ICRA, ICRB, and ICRC, respectively, (i.e. IRQ<sub>2</sub> and IRQ<sub>3</sub> interrupts are set to level 1 and other interrupts to control level 0), the situation is as follows:

- When I = 0, all interrupts are enabled
- (Priority order: NMI >  $IRQ_2 > IRQ_3 > IRQ_0 ...$ )
- When I = 1 and UI = 0, only NMI, IRQ2, and IRQ3 interrupts are enabled
- When I = 1 and UI = 1, only NMI interrupts are enabled

disabled when both the 1 bit and the C1 bit are set to 1.

Figure 5.6 shows the state transitions in these cases.




Figure 5.6 Example of State Transitions in Interrupt Control Mode 1

Figure 5.7 shows a flowchart of the interrupt acceptance operation in this case.

- [3] The I bit is then referenced. If the I bit is cleared to 0, the UI bit is not affected.
  - An interrupt request set to interrupt control level 0 is accepted when the I bit is cle the I bit is set to 1, only an NMI interrupt is accepted, and other interrupt requests
  - pending.

    An interrupt request set to interrupt control level 1 has priority over an interrupt re interrupt control level 0, and is accepted if the I bit is cleared to 0, or if the I bits is the UI bit is cleared to 0.
    - When both the I bit and the UI bit are set to 1, only an NMI interrupt is accepted, a interrupt requests are held pending.
  - [4] When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.

[5] The PC and CCR are saved to the stack area by interrupt exception handling. The

- the stack shows the address of the first instruction to be executed after returning fr interrupt handling routine.
- [6] Next, the I and UI bits in CCR are set to 1. This masks all interrupts except NMI.
- [7] A vector address is generated for the accepted interrupt, and execution of the interhandling routine starts at the address indicated by the contents of that vector addre




Figure 5.7 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 1

Rev. 5.00 Sep 14, 2006 page 116 of 1060

REJ09B0331-0500

- [2] When interrupt requests are sent to the interrupt controller, the interrupt with the h priority according to the interrupt priority levels set in IPR is selected, and lower-priority requests are held pending. If a number of interrupt requests with the same generated at the same time, the interrupt request with the highest priority according
- [3] Next, the priority of the selected interrupt request is compared with the interrupt m in EXR. An interrupt request with a priority no higher than the mask level set at the held pending, and only an interrupt request with a priority higher than the interrupt

priority system shown in table 5.5 is selected.

is accepted.

- [4] When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.
- saved on the stack shows the address of the first instruction to be executed after re the interrupt handling routine.

[5] The PC, CCR, and EXR are saved to the stack area by interrupt exception handling

[6] The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the prithe accepted interrupt.

If the accepted interrupt is NMI, the interrupt mask level is set to H'7.

[7] A vector address is generated for the accepted interrupt, and execution of the interhandling routine starts at the address indicated by the contents of that vector addre




Figure 5.8 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

Rev. 5.00 Sep 14, 2006 page 118 of 1060

REJ09B0331-0500



- Control level 1 interrupt requests are enabled when the I bit or UI bit is cleared to disabled when both the I bit and the UI bit are set to 1.
- Eight-level priority control is performed when the I bit is cleared to 0.

For example, if the interrupt enable bit for an interrupt request is set to 1, and H'00, H are set in ICRA, ICRB, and ICRC, respectively, (i.e. TPU channels 0 and 1 and SCI c set to control level 1 and other interrupts to control level 0), the situation is as follows

- When I = 0, 8-level mask control is performed for all interrupts.
- The interrupt controller enables TPU0, TPU1, and SCI0 interrupts. Bits I2 to I0 ar and the interrupt mask level is regarded as 0.
- When I = 1 and UI = 1, only NMI interrupts are enabled.

Figure 5.9 shows the state transitions in these cases.




Figure 5.9 Example of State Transitions in Interrupt Control Mode

Figure 5.10 shows a flowchart of the interrupt acceptance operation in this case.

- [3] The interrupt request with the highest priority according to the priority levels set in selected.
- the interrupt mask level set in bits I2 to I0. An interrupt request with a priority no h the mask level set at that time is held pending, and only an interrupt request with a higher than the interrupt mask level is accepted.

[4] If the I bit is cleared to 0, the priority level of the selected interrupt request is comp

[5] When an interrupt request is accepted, interrupt exception handling starts after execurrent instruction has been completed.

[6] The PC, CCR, and EXR are saved to the stack area by interrupt exception handling

saved on the stack shows the address of the first instruction to be executed after return the interrupt handling routine.

[7] Next, the I and UI bits in CCR are set to 1. This masks all interrupts except NMI. A

to I0 are rewritten with the priority of the accepted interrupt. If the accepted interru

- the interrupt mask level is set to H'7.

  [8] The T bit in EXR is cleared to 0.
- [9] A vector address is generated for the accepted interrupt, and execution of the interrupt handling routine starts at the address indicated by the contents of that vector address
- [10]If interrupts are enabled again in the interrupt handling routine, the control level of interrupt to be enabled is set to 1, and the UI bit in CCR is cleared to 0. At control l interrupt with the highest priority according to the priority level is selected. Bits I2

disabled, and the interrupt mask level is regarded as 0. When the I bit is cleared to 0, the control level is ignored and an interrupt with a prihigher than the mask level set in bits I2 to I0 is accepted.

Rev. 5.00 Sep 14, 2006 page 120 of 1060 REJ09B0331-0500




Figure 5.10 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 3

# 5.4.6 Interrupt Exception Handling Sequence

Figure 5.11 shows the interrupt exception handling sequence. The example shown is f where interrupt control mode 0 is set in advanced mode, and the program area and sta in on-chip memory.

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 5.11 Interrupt Exception Handling

Interrupt handling routine start

address contents)

Interrupt handling routine start

(13)

Instruction prefetch address (Not executed.)

SP-2

Instruction code (Not executed.)

Rev. 5.00 Sep 14, 2006 page 122 of 1060 REJ09B0331-0500



**Table 5.10 Interrupt Response Times** 

		Normal Mode				
No.	Execution Status	INTM1 = 0	INTM1 = 1	INTM1 = 0		
1	Interrupt priority determination*1	3	3	3		
2	Number of wait states until executing instruction ends*2	1 to 19 + 2·S <sub>i</sub>	1 to 19 + 2⋅S <sub>ı</sub>	1 to 19 + 2·S <sub>1</sub>		
3	PC, CCR, EXR stack save	2.S <sub>K</sub>	3.S <sub>K</sub>	2⋅S <sub>κ</sub>		
4	Vector fetch	Sı	S <sub>i</sub>	2·S <sub>1</sub>		
5	Instruction fetch*3	2·S <sub>1</sub>	2·S <sub>1</sub>	2·S <sub>1</sub>		
6	Internal processing*4	2	2	2		
Total	(using on-chip memory)	11 to 31	12 to 32	12 to 32		

Notes: 1. Two states in case of internal interrupt.

- 2. Refers to DIVXS instruction.
- 3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
- 4. Internal processing after interrupt acceptance and internal processing after

Table 5.11 Number of States in Interrupt Handling Routine Execution Statuses

			(	Object of Ac	cess
				Exter	nal Device
			8-E	Bit Bus	16-Bi
Symbol		Internal Memory	2-State Access	3-State Access	2-State Access
Instruction fetch	Sı	1	4	6 + 2m	2
Branch address read	S <sub>J</sub>	<del>_</del>			
Stack manipulation	$S_{\kappa}$				

Legend:

m: Number of wait states in an external device access.

Rev. 5.00 Sep 14, 2006 page



MOV, if an interrupt is generated during execution of the instruction, the interrupt cond still be enabled on completion of the instruction, and so interrupt exception handling for interrupt will be executed on completion of the instruction. However, if there is an inte request of higher priority than that interrupt, interrupt exception handling will be execu higher-priority interrupt, and the lower-priority interrupt will be ignored.

The same also applies when an interrupt source flag is cleared.

Figure 5.12 shows and example in which the CMIEA bit in 8-bit timer TCR is cleared




Figure 5.12 Contention between Interrupt Generation and Disabling

Rev. 5.00 Sep 14, 2006 page 124 of 1060

REJ09B0331-0500

becomes valid two states after execution of the instruction ends.

### 5.5.3 Times when Interrupts Are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU updated the mask level with an LDC, ANDC, ORC, or XORC instruction.

### 5.5.4 **Interrupts during Execution of EEPMOV Instruction**

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, exception handling starts at a break in the transfer cycle. The PC value saved on the st case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction following coding should be used.

L1: EEPMOV.W

MOV.W

BNE

R4,R4

L1

- Activation request to DTC
- Activation request to DMAC
- Selection of a number of the above

For details of interrupt requests that can be used with to activate the DTC or DMAC, so Data Transfer Controller, and section 7, DMA Controller.

### 5.6.2 Block Diagram

Figure 5.13 shows a block diagram of the DTC and DMAC interrupt controller.




Figure 5.13 Interrupt Control for DTC and DMAC

Rev. 5.00 Sep 14, 2006 page 126 of 1060

REJ09B0331-0500



When the DTA bit is set to 1, the interrupt source constituting that DMAC activation a DTC activation source or CPU interrupt source.

For interrupt sources other than interrupts managed by the DMAC, it is possible to sel activation request or CPU interrupt request with the DTCE bit of DTCEA to DTCEF

After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request s CPU in accordance with the specification of the DISEL bit of MRB in the DTC.

When the DTC has performed the specified number of data transfers and the transfer of is zero, the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU after the transfer.

The DTC activation source is selected in accordance with the default priority order, as

### (2) Determination of Priority

affected by mask or priority levels. See section 7.6, Interrupts, and section 8.3.3, DTC Table, for the respective priorities.

With the DMAC, the activation source is input directly to each channel.

### (3) Operation Order

If the same interrupt is selected as a DTC activation source and a CPU interrupt source data transfer is performed first, followed by CPU interrupt exception handling.

If the same interrupt is selected as a DMAC activation source and a DTC activation so interrupt source, operations are performed for them independently according to their roperating statuses and bus mastership priorities.



Rev. 5.00 Sep 14, 2006 page REJ09

0	0	*	0	×	
	1	0	0	0	
		1	0	0	
1	*	*	0	×	

### Legend:

©: The relevant interrupt is used. Interrupt source clearing is performed. (The CPU should clear the source flag in the interrupt handling routine.)

O: The relevant interrupt is used. The interrupt source is not cleared.

X: The relevant bit cannot be used.

\* : Don't care

### (4) Notes on Use

SCI and A/D converter interrupt sources are cleared when the DMAC or DTC reads or the prescribed register, and are not dependent upon the DTA bit or DISEL bit.

Rev. 5.00 Sep 14, 2006 page 128 of 1060

REJ09B0331-0500



The bus controller also has a bus arbitration function, and controls the operation of the masters: the CPU, DMA controller (DMAC), and data transfer controller (DTC).

### 6.1.1 **Features**

The features of the bus controller are listed below.

- Manages external address space in area units
  - In advanced mode, manages the external space as 8 areas of 128-kbytes/2-Mby
  - In normal mode, manages the external space as a single area
  - Bus specifications can be set independently for each area
  - DRAM/PSRAM/burst ROM interfaces can be set
- Basic bus interface
  - Chip select  $(\overline{CS}_0 \text{ to } \overline{CS}_7)$  can be output for areas 0 to 7
  - 8-bit access or 16-bit access can be selected for each area
  - 2-state access or 3-state access can be selected for each area
  - Program wait states can be inserted for each area
- DRAM interface
  - DRAM interface can be set for areas 2 to 5 (in advanced mode)
  - Row address/column address multiplexed output (8/9/10 bits)
  - Two byte access methods (2-CAS and 2-WE)
  - Burst operation (fast page mode)
  - T<sub>P</sub> cycle insertion to secure RAS precharging time
  - Choice of CAS-before-RAS refreshing or self-refreshing
- Pseudo-SRAM (PSRAM) direct interface
  - PSRAM interface can be set for areas 2 to 5 (in advanced mode)
  - Burst operation (static column mode)
  - T<sub>P</sub> cycle insertion to secure RAS precharging time

Rev. 5.00 Sep 14, 2006 page



• Write buffer functions

CARCITIAI I CAU CYCIC

- - External write cycle and internal access can be executed in parallel
  - DMAC single-address mode and internal access can be executed in parallel
  - Bus arbitration function
    - Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, ar
- Other features
  - Refresh counter (refresh timer) can be used as an interval timer
  - External bus release function

Rev. 5.00 Sep 14, 2006 page 130 of 1060 REJ09B0331-05000




Figure 6.1 Block Diagram of Bus Controller

Rev. 5.00 Sep 14, 2006 page

			_
High write/write enable/upper write enable	HWR	Output	Strobe signal indicating that exteris to be written, and upper half (I data bus is enabled.
			2-CAS DRAM write enable signa
			2-WE DRAM upper write enable
Low write/lower column address strobe/lower write enable	LWR	Output	Strobe signal indicating that exteris to be written, and lower half (I data bus is enabled.
			2-CAS (LCASS = 1) DRAM lower address strobe signal.*
			2-WE DRAM lower write enable
Chip select 0	CS₀	Output	Strobe signal indicating that area selected.
Chip select 1	CS₁	Output	Strobe signal indicating that area selected.
Chip select 2/row address strobe 2	$\overline{\text{CS}}_{\scriptscriptstyle 2}$	Output	Strobe signal indicating that area selected.
			DRAM row address strobe signa area 2 is in DRAM space.
Chip select 3/row address strobe 3	$\overline{\text{CS}}_{\scriptscriptstyle 3}$	Output	Strobe signal indicating that area selected.
			DRAM row address strobe signa

 $\overline{\mathsf{CS}}_{\scriptscriptstyle{4}}$ 

 $\overline{\mathsf{RD}}$ 

Output

Strobe signal indicating that exte

area 3 is in DRAM space.

selected.

Strobe signal indicating that area

DRAM row address strobe signa area 4 is in DRAM space.

is being read.

Read

Rev. 5.00 Sep 14, 2006 page 132 of 1060 REJ09B0331-05000

Chip select 4/row address

strobe 4

RENESAS

Output

		3
		2-WE DRAM column address s
		PSRAM output enable signal w 2 to 5 are in PSRAM space.
LCAS	Output	The 2-CAS type (LCASS = 0) Column address strobe signal.*
WAIT	Input	Wait request signal when accesexternal 3-state access space.
BREQ	Input	Request signal that releases be external device.
BACK	Output	Acknowledge signal indicating
	WAIT	WAIT Input BREQ Input

BREQO Output

LCAS pin for the 2-CAS type DRAM lower column strobe signal.

Using the LCASS bit in BCRL, it is possible to select use of either the LWR

CAS/

OE

Output

Upper column address strobe/

column address strobe/output

Bus request output

Note:

selected.

strobe signal.

been released.

External bus request signal use internal bus master accesses e space when external bus is rele

2-CAS DRAM upper column ac

Rev. 5.00 Sep 14, 2006 page

	_			
Access state control register	ASTCR	R/W	H'FF	Retained
Wait control register H	WCRH	R/W	H'FF	Retained
Wait control register L	WCRL	R/W	H'FF	Retained
Bus control register H	BCRH	R/W	H'D0	Retained
Bus control register L	BCRL	R/W	H'3C	Retained
Memory control register	MCR	R/W	H'00	Retained
DRAM control register	DRAMCR	R/W	H'00	Retained
Refresh timer/counter	RTCNT	R/W	H'00	Retained
Refresh time constant register	RTCOR	R/W	H'FF	Retained

**ABWCR** 

H'FF/H'00\*2

R/W

H'

Retained

Notes: 1. Lower 16 bits of the address.

Bus width control register

2. Determined by the MCU operating mode.

RW	:	R/W						
Mode 4								
Initial value	:	0	0	0	0	0	0	0
RW	:	R/W						

ABWCR is an 8-bit readable/writable register that designates each area for either 8-bit

16-bit access. ABWCR sets the data bus width for the external memory space. The bus width for on

memory and internal I/O registers is fixed regardless of the settings in ABWCR.

In normal mode, the settings of bits ABW7 to ABW1 have no effect on operation.

After a power-on reset and in hardware standby mode, ABWCR is initialized to H'FF to 3, and 5 to 7, and to H'00 in mode 4. It is not initialized by a manual reset or in soft standby mode. Bits 7 to 0—Area 7 to 0 Bus Width Control (ABW7 to ABW0): These bits select w

corresponding area is to be designated for 8-bit access or 16-bit access. In normal mod of area 0 is enabled, and the ABW0 bit selects whether external space is to be designated access or 16-bit access.

# Bit n

ABWn	Description
0	Area n is designated for 16-bit access
1	Area n is designated for 8-bit access
Noto: n	- 7 to 0

Note: n = 7 to 0

Rev. 5.00 Sep 14, 2006 page

REJ09

space or a 3-state access space.

ASTCR sets the number of access states for the external memory space. The number of states for on-chip memory and internal I/O registers is fixed regardless of the settings in

In normal mode, the settings of bits AST7 to AST1 have no effect on operation.

ASTCR is initialized to H'FF by a power-on reset and in hardware standby mode. It is initialized by a manual reset or in software standby mode.

Bits 7 to 0—Area 7 to 0 Access State Control (AST7 to AST0): These bits select when the control (AST7 to AST0) is the control (AST7 to AST0). corresponding area is to be designated as a 2-state access space or a 3-state access spac normal mode, only part of area 0 is enabled, and the AST0 bit selects whether external be designated for 2-state access or 3-state access.

Wait state insertion is enabled or disabled at the same time.

### Bit n

ASTn	Description	
0	Area n is designated for 2-state access	
	Wait state insertion in area n external space is disabled	
1	Area n is designated for 3-state access	
	Wait state insertion in area n external space is enabled	
Note:	n = 7 to 0	

Rev. 5.00 Sep 14, 2006 page 136 of 1060

REJ09B0331-05000



Program waits are not inserted in the case of on-chip memory or internal I/O registers

WCRH and WCRL are initialized to H'FF by a power-on reset and in hardware stands They are not initialized by a manual reset or in software standby mode.

## (1) WCRH

Bit 7

Bit 6

Bit		:	7	6	5	4	3	2	1
			W71	W70	W61	W60	W51	W50	W41
Initia	al value	:	1	1	1	1	1	1	1
R/M	/		R/W						

Bits 7 and 6—Area 7 Wait Control 1 and 0 (W71, W70): These bits select the num program wait states when area 7 in external space is accessed while the AST7 bit in A to 1.

W71	W70	Description
0	0	Program wait not inserted when external space area 7 is acc
	1	1 program wait state inserted when external space area 7 is
1	0	2 program wait states inserted when external space area 7 is
	1	3 program wait states inserted when external space area 7 is

1	0	2 program wait states inserted when external space area 6 is a
	1	3 program wait states inserted when external space area 6 is a

**Bits 3 and 2—Area 5 Wait Control 1 and 0 (W51, W50):** These bits select the numb program wait states when area 5 in external space is accessed while the AST5 bit in Act to 1.

0		
W51	W50	Description
0	0	Program wait not inserted when external space area 5 is acce
	1	1 program wait state inserted when external space area 5 is a
1	0	2 program wait states inserted when external space area 5 is
	1	3 program wait states inserted when external space area 5 is

Bits 1 and 0—Area 4 Wait Control 1 and 0 (W41, W40): These bits select the numb program wait states when area 4 in external space is accessed while the AST4 bit in Atto 1.

W41	W40	Description
0	0	Program wait not inserted when external space area 4 is access
	1	1 program wait state inserted when external space area 4 is a
1	0	2 program wait states inserted when external space area 4 is a
	1	3 program wait states inserted when external space area 4 is a

Rev. 5.00 Sep 14, 2006 page 138 of 1060 REJ09B0331-05000

Bit 3

Bit 1

Bit 2

Bit 0



program wait states when area 3 in external space is accessed while the AST3 bit in A to 1.

Bit 6

Bit 4

Bit 7

Bit 5

W31	W30	Description		
0	0	Program wait not inserted when external space area 3 is acc		
	1	1 program wait state inserted when external space area 3 is		
1	0	2 program wait states inserted when external space area 3 is		
	1	3 program wait states inserted when external space area 3 is		

Bits 5 and 4—Area 2 Wait Control 1 and 0 (W21, W20): These bits select the num program wait states when area 2 in external space is accessed while the AST2 bit in A to 1.

W21	W20	Description
0	0	Program wait not inserted when external space area 2 is acce
	1	1 program wait state inserted when external space area 2 is
1	0	2 program wait states inserted when external space area 2 is
	1	3 program wait states inserted when external space area 2 is

Rev. 5.00 Sep 14, 2006 page

1	0	2 program wait states inserted when external space area 1 is
	1	3 program wait states inserted when external space area 1 is

**Bits 1 and 0—Area 0 Wait Control 1 and 0 (W01, W00):** These bits select the numb program wait states when area 0 in external space is accessed while the AST0 bit in Act to 1.

W01	W00	Description
0	0	Program wait not inserted when external space area 0 is acce
	1	1 program wait state inserted when external space area 0 is a
1	0	2 program wait states inserted when external space area 0 is
	1	3 program wait states inserted when external space area 0 is

# 6.2.4 Bus Control Register H (BCRH)

Bit 0

Bit 1

Bit :	7	6	5	4	3	2	1	
	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	F
Initial value:	1	1	0	1	0	0	0	
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

BCRH is an 8-bit readable/writable register that selects enabling or disabling of idle cy insertion, and the memory interface for areas 2 to 5 and area 0.

BCRH is initialized to H'D0 by a power-on reset and in hardware standby mode. It is n initialized by a manual reset or in software standby mode.

Rev. 5.00 Sep 14, 2006 page 140 of 1060 REJ09B0331-05000

Bit 6—Idle Cycle Insert 0 (ICIS0): Selects whether or not one idle cycle state is to between bus cycles when successive external read and external write cycles are performance.

Bit 6	
ICIS0	Description
0	Idle cycle not inserted in case of successive external read and external w
1	Idle cycle inserted in case of successive external read and external write of

**Bit 5—Burst ROM Enable (BRSTRM):** Selects whether area 0 is used as a burst RO interface. In normal mode, the selection can be made from the entire external space.

Burst ROM interface and PSRAM burst operation cannot be set at the same time.

Bit 5	
BRSTRM	Description
0	Area 0 is basic bus interface
1	Area 0 is burst ROM interface

Bit 4—Burst Cycle Select 1 (BRSTS1): Selects the number of burst cycles for the buinterface.

Bit 4	
BRSTS1	Description
0	Burst cycle comprises 1 state
1	Burst cycle comprises 2 states

**Bits 2 to 0—RAM Type Select (RMTS2 to RMTS0):** These bits select the memory in areas 2 to 5 in advanced mode.

When DRAM space is selected, the relevant area is designated as DRAM interface, and PSRAM space is selected, it is designated as PSRAM interface.

Bit 2	Bit 1	Bit 0	Description			
RMTS2	RMTS1	RMTS0	Area 5	Area 4	Area 3	
0	0	0	Normal space DR			
ı		1				DR
ı	1	0	Normal space		DRAM spa	
ſ		1	DRAM space			
1	0	0		Normal space		
		1		Normal space		PSF
İ	1	0	Normal space		PSRAM	M spa
		1		PSRAN	/I space	

Rev. 5.00 Sep 14, 2006 page 142 of 1060

REJ09B0331-05000



state protocol, the area partition unit, the LCAS signal, DMAC single address transfer disabling of the write data buffer function, and enabling or disabling of WAIT pin inp

BCRL is initialized to H'3C by a power-on reset and in hardware standby mode. It is a

initialized by a manual reset or in software standby mode.

# Bit 7—Bus Release Enable (BRLE): Enables or disables external bus release.

DIL 1					
BRLE	Description				
0	External bus release is disabled. $\overline{BREQ}$ , $\overline{BACK}$ , and $\overline{BREQO}$ can be use				
1	External bus release is enabled.				

Bit 6—BREQO Pin Enable (BREQOE): Outputs a signal that requests the external to drop the bus request signal (BREQ) in the external bus release state, when an interr master performs an external space access, or when a refresh request is generated.

# Bit 6

BREQOE	Description
	- 0001.pt.o

^	DDEOO autout disabled	BREOO can be used as I/O por
()	BRECO OUTDUT DISADIED	BBECOCICAN NETISEM AS I/O NOT

1 BREQO output enabled.

Rev. 5.00 Sep 14, 2006 page

1		Addresses H'010000 to H'01FFFF are external addresses (external expar or a reserved area* (single-chip mode)
Note:	*	Reserved areas should not be accessed.
		CAS Select (LCASS): Selects use of the $\overline{LWR}$ pin or the $\overline{LCAS}$ pin for the serface $\overline{LCAS}$ signal.

# Bit 4 **LCASS**

0	$\overline{\text{LCAS}}$ pin used for 2-CAS type DRAM interface $\overline{\text{LCAS}}$ signal (BREQO output and $\overline{\text{WAIT}}$ input cannot be used when $\overline{\text{LCAS}}$ signal is used
1	LWR pin used for 2-CAS type DRAM interface LCAS signal (RAS down mode cannot be used)
Bit 3—	-DACK Timing Select (DDS): Selects the DMAC single address transfer bus t
the DD	RAM interface or PSRAM interface.

Bit 3

Description

is always executed

DRAM/PSRAM space

Rev. 5.00 Sep 14, 2006 page 144 of 1060

REJ09B0331-05000

Description

DACK signal goes low from T, or T, cycle

DACK signal goes low from T<sub>c1</sub> or T<sub>2</sub> cycle

1

**DDS** 0

When DMAC single address transfer is performed in DRAM/PSRAM space

Burst access is possible when DMAC single address transfer is performed

used for an external write cycle or DMAC single address cycle.

### Bit 1

WDBE	Description
0	Write data buffer function not used
1	Write data buffer function used

**Bit 0—WAIT Pin Enable (WAITE):** Selects enabling or disabling of wait input by t pin.

## Bit 0

Dit	
WAITE	Description
0	Wait input by WAIT pin disabled. WAIT pin can be used as I/O port.
1	Wait input by WAIT pin enabled

### 6.2.6 Memory Control Register (MCR)

Bit	:	7	6	5	4	3	2	1
		TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

MCR is an 8-bit readable/writable register that selects the DRAM strobe control meth of precharge cycles, access mode, address multiplexing shift size, and the number of vinserted during refreshing, when areas 2 to 5 are designated as DRAM interface. Whe 5 are designated as PSRAM interface, MCR selects the number of precharge cycles at mode for PSRAM.

1-state precharge cycle is inserted
2-state precharge cycle is inserted

mode, and PSRAM access in static column mode.

Bit 6—Burst Access Enable (BE): Selects enabling or disabling of burst access to are designated as DRAM space or PSRAM space. DRAM space burst access is performed

PSRAM burst operation and burst ROM interface cannot be set at the same time.

Bit 6	
BE	Desc
0	Burst

BE	Description
)	Burst disabled (always full access)
1	For DRAM space access
	Access in fast page mode
	For PSRAM space access
	Access in static column mode

Bit 5—RAS Down Mode (RCDM): When areas 2 to 5 are designated as DRAM space to DRAM is interrupted, RCDM selects whether the next DRAM access is waited for v RAS signal held low (RAS down mode), or the RAS signal is driven high again (RAS) RAS down mode cannot be used with the 2-CAS method (LCASS=1). When selecting mode, set the BE bit to 1.

When areas 2 to 5 are designated as PSRAM space, this bit is invalid.

# Bit 5

RCDM	Description	
0	DRAM interface: RAS up mode selected	
1	DRAM interface: RAS down mode selected	

Rev. 5.00 Sep 14, 2006 page 146 of 1060 REJ09B0331-05000

Bits 3 and 2—Multiplex Shift Count 1 and 0 (MXC1, MXC0): These bits select the shift to the lower half of the row address in row address/column address multiplexing DRAM interface. In burst operation on the DRAM/PSRAM interface, these bits also s

row address to be used for comparison.

Bit 3	Bit 2				
MXC1	MXC0	Description			
0	0	8-bit shift			
		<ul> <li>When 8-bit access space is designated: Row address A<sub>2</sub> for comparison</li> </ul>			
		<ul> <li>When 16-bit access space is designated: Row address A for comparison</li> </ul>			
	1	9-bit shift			
		<ul> <li>When 8-bit access space is designated: Row address A<sub>2</sub> for comparison</li> </ul>			
		<ul> <li>When 16-bit access space is designated: Row address A for comparison</li> </ul>			
1	0	10-bit shift			
		<ul> <li>When 8-bit access space is designated: Row address A<sub>2</sub> for comparison</li> </ul>			
		<ul> <li>When 16-bit access space is designated: Row address A for comparison</li> </ul>			
	1	_			

0	2 wait states inserted
1	3 wait states inserted

## **6.2.7 DRAM Control Register (DRAMCR)**

Bit	:	7	6	5	4	3	2	1	
		RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	
Initial value	:	0	0	0	0	0	0	0	
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

DRAMCR is an 8-bit readable/writable register that selects the DRAM refresh mode at counter clock, and controls the refresh timer.

DRAMCR is initialized to H'00 by a power-on reset and in hardware standby mode. It

initialized by a manual reset or in software standby mode.

Bit 7—Refresh Control (RFSHE): Selects whether or not refresh control is performed.

**Bit 7—Refresh Control (RFSHE):** Selects whether or not refresh control is performed refresh control is not performed, the refresh timer can be used as an interval timer. Refresh not performed in normal mode.

### Bit 7

1

Bit /	
RFSHE	Description
0	Refresh control is not performed
1	Refresh control is performed

Rev. 5.00 Sep 14, 2006 page 148 of 1060 REJ09B0331-05000

alis	III	Rc1	cycle	
------	-----	-----	-------	--

RASI

Description

Bit 5—Refresh Mode (RMODE): When refresh control is performed (RFSHE = 1), selects whether normal refreshing (CAS-before-RAS refreshing for the DRAM interf refreshing for the PSRAM interface) or self-refreshing is performed. Bit 5

**RMODE** 

0	DRAM interface	
	CAS-before-RAS refreshing used	
	PSRAM interface	
	Auto-refreshing used	(
1	Self-refreshing used	

Bit 4—Compare Match Flag (CMF): Status flag that indicates a match between the RTCNT and RTCOR.

When refresh control is performed (RFSHE = 1), 1 should be written to the CMF bit v to DRAMCR.

# Bit 4

CMF	Description
0	[Clearing condition]
	Cleared by reading the CMF flag when CMF = 1, then writing 0 to the C
1	[Setting condition]

Set when RTCNT = RTCOR

Rev. 5.00 Sep 14, 2006 page

**Bits 2 to 0—Refresh Counter Clock Select (CKS2 to CKS0):** These bits select the clinput to RTCNT from among 7 internal clocks obtained by dividing the system clock (the input clock is selected with bits CKS2 to CKS0, RTCNT begins counting up.

Bit 2	Bit 1	Bit 0		
CKS2	CKS1	CKS0	Description	
0	0	0	Count operation disabled	(1
		1	Count uses φ/2	
	1	0	Count uses φ/8	
		1	Count uses φ/32	
1	0	0	Count uses φ/128	
		1	Count uses φ/512	
	1	0	Count uses φ/2048	
		1	Count uses φ/4096	
				-

Rev. 5.00 Sep 14, 2006 page 150 of 1060 REJ09B0331-05000

RTCNT counts up using the internal clock selected by bits CKS2 to CKS0 in DRAMO

When RTCNT matches RTCOR (compare match), the CMF flag in DRAMCR is set to RTCNT is cleared to H'00. If the RFSHE bit in DRAMCR is set to 1 at this time, a restarted. Also, if the CMIE bit in DRAMCR is set to 1, a compare match interrupt (CM generated.

RTCNT is initialized to H'00 by a power-on reset and in hardware standby mode. It is initialized by a manual reset or in software standby mode.

## 6.2.9 Refresh Time Constant Register (RTCOR)

Bit	:	7	6	5	4	3	2	1
Initial value	:	1	1	1	1	1	1	1
R/W	:	R/W						

RTCOR is an 8-bit readable/writable register that sets the period for compare match of with RTCNT.

The values of RTCOR and RTCNT are constantly compared, and if they match, the CDRAMCR is set to 1 and RTCNT is cleared to H'00.

RTCOR is initialized to H'FF by a power-on reset and in hardware standby mode. It is initialized by a manual reset or in software standby mode.

Chip select signals ( $\overline{CS}_0$  to  $\overline{CS}_7$ ) can be output for each area.




Figure 6.2 Overview of Area Partitioning

Rev. 5.00 Sep 14, 2006 page 152 of 1060 REJ09B0331-05000

A bus width of 8 or 16 bits can be selected with ADWCR. An area for which an 8 selected functions as an 8-bit access space, and an area for which a 16-bit bus is se functions as a16-bit access space.

If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is desi 16-bit access, 16-bit bus mode is set. When the burst ROM interface is designated mode is always set.

(2) Number of Access States

Two or three access states can be selected with ASTCR. An area for which 2-state selected functions as a 2-state access space, and an area for which 3-state access is

functions as a 3-state access space.

With the DRAM/PSRAM interface and burst ROM interface, the number of access be determined without regard to ASTCR.

When 2-state access space is designated, wait insertion is disabled.

(3) Number of Program Wait States

can be selected.

When 3-state access space is designated by ASTCR, the number of program wait s inserted automatically is selected with WCRH and WCRL. From 0 to 3 program v

Table 6.3 shows the bus specifications for each basic bus interface area.

		1	0			2
			1			3
1	0	_	_	8	2	0
1	0	0		3	0	
			1			1
		1	0			2
			1			3

#### **6.3.3** Memory Interfaces

The H8S/2655 Group memory interfaces comprise a basic bus interface that allows direct connection of ROM, SRAM, and so on; a DRAM interface that allows direct connection DRAM; a PSRAM interface that allows direct connection of PSRAM; and a burst ROM that allows direct connection of burst ROM. The interface can be selected independent area.

An area for which the basic bus interface is designated functions as normal space, an area which the DRAM interface is designated functions as DRAM space, an area for which PSRAM interface is designated functions as PSRAM space, and an area for which the interface is designated functions as burst ROM space.

Rev. 5.00 Sep 14, 2006 page 154 of 1060

REJ09B0331-05000

Area 0 includes on-chip ROM, and in ROM-disabled expansion mode, all of area 0 is space. In ROM-enabled expansion mode, the space excluding on-chip ROM is external

When area 0 external space is accessed, the CS<sub>0</sub> signal can be output.

Either basic bus interface or burst ROM interface can be selected for area 0.

The size of area 0 is switched between 128 kbytes and 2 Mbytes according to the state bit.

#### Areas 1 and 6

In external expansion mode, all of areas 1 and 6 is external space.

When area 1 and 6 external space is accessed, the  $\overline{CS}_1$  and  $\overline{CS}_2$  pin signals respectively output.

Only the basic bus interface can be used for areas 1 and 6.

The size of areas 1 and 6 is switched between 128 kbytes and 2 Mbytes according to t

the ASS bit.

### Areas 2 to 5

In external expansion mode, all of areas 2 to 5 is external space.

When area 2 to 5 external space is accessed, signals  $\overline{CS}_2$  to  $\overline{CS}_5$  can be output.

Basic bus interface, DRAM interface, or PSRAM interface can be selected for areas 2 the DRAM interface, signals  $\overline{CS}_2$  to  $\overline{CS}_5$  are used as  $\overline{RAS}$  signals.

The size of areas 2 to 5 is switched between 128 kbytes and 2 Mbytes according to the ASS bit.

> Rev. 5.00 Sep 14, 2006 page REJ09



Only the basic bus interface can be used for the area 7 memory interface.

The size of area 7 is switched between 15 Mbytes and 2 Mbytes according to the state obit.

#### 6.3.5 Areas in Normal Mode

In normal mode, a 64-kbyte address space comprising part of area 0 is controlled. Area partitioning is not performed in normal mode. In ROM-disabled expansion mode, the sexcluding the on-chip RAM and internal I/O registers is external space. In ROM-enable expansion mode the space excluding the on-chip ROM, on-chip RAM, and internal I/O external space. The on-chip RAM is enabled when the RAME bit in the system control (SYSCR) is set to 1; when the RAME bit is cleared to 0, the on-chip RAM is disabled a corresponding space becomes external space.

When external space is accessed, the  $\overline{CS}_0$  signal can be output.

The basic bus interface or burst ROM interface can be selected.

Rev. 5.00 Sep 14, 2006 page 156 of 1060

REJ09B0331-05000



for the port corresponding to the particular  $\overline{CS}_n$  pin.

In ROM-disabled expansion mode, the  $\overline{CS}_0$  pin is placed in the output state after a power power of the contract of the co Pins  $\overline{CS}_1$  to  $\overline{CS}_2$  are placed in the input state after a power-on reset, and so the corresponding

should be set to 1 when outputting signals  $\overline{CS}_1$  to  $\overline{CS}_2$ .

In ROM-enabled expansion mode, pins  $\overline{CS}_0$  to  $\overline{CS}_7$  are all placed in the input state after reset, and so the corresponding DDR should be set to 1 when outputting signals  $\overline{CS}_0$  to

For details, see section 9, I/O Ports.

When areas 2 to 5 are designated as DRAM space, outputs  $\overline{CS}_5$  to  $\overline{CS}_5$  are used as  $\overline{RA}$ 




Figure 6.3  $\overline{CS}_n$  Signal Output Timing (n = 0 to 7)

#### 6.4.2 Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The controller has a data alignment function, and when accessing external space, controls we upper data bus ( $D_{15}$  to  $D_{8}$ ) or lower data bus ( $D_{7}$  to  $D_{0}$ ) is used according to the bus spec for the area being accessed (8-bit access space or 16-bit access space) and the data size

#### 8-Bit Access Space

Figure 6.4 illustrates data alignment control for the 8-bit access space. With the 8-bit ac the upper data bus ( $D_{15}$  to  $D_8$ ) is always used for accesses. The amount of data that can at one time is one byte: a word transfer instruction is performed as two byte accesses, a longword transfer instruction, as four byte accesses.




Figure 6.4 Access Sizes and Data Alignment Control (8-Bit Access Space

Rev. 5.00 Sep 14, 2006 page 158 of 1060

REJ09B0331-05000

		Upper data bus D <sub>15</sub>	D <sub>81</sub>	Lower data bus
,	Even address     Odd address	<del>                                    </del>		
Word size	• Odd address			
	Г			
Longword size	1st bus cycle 2nd bus cycle		+	+ + + + + + +

address.

Figure 6.5 Access Sizes and Data Alignment Control (16-Bit Access Spa

Table 6.4 Data Buses Used and Valid Strobes

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D <sub>15</sub> to D <sub>8</sub> )	Lower D
8-bit access	Byte	Read	_	RD	Valid	Invalid
space		Write	_	HWR	_	Undefin
16-bit access	Byte	Read	Even	RD	Valid	Invalid
space			Odd	<del></del>	Invalid	Valid
		Write	Even	HWR	Valid	Undefin
			Odd	LWR	Undefined	Valid
	Word	Read	_	RD	Valid	Valid
		Write	_	HWR, LWR	Valid	Valid

Note: Undefined: Undefined data is output.

Invalid: Input state; input value is ignored.

Rev. 5.00 Sep 14, 2006 page 160 of 1060

REJ09B0331-05000






Figure 6.6 Bus Timing for 8-Bit 2-State Access Space

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 6.7 Bus Timing for 8-Bit 3-State Access Space

Rev. 5.00 Sep 14, 2006 page 162 of 1060

REJ09B0331-05000




Figure 6.8 Bus Timing for 16-Bit 2-State Access Space (1) (Even Address Byte




Figure 6.9 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte




Figure 6.10 Bus Timing for 16-Bit 2-State Access Space (3) (Word Acc




Figure 6.11 Bus Timing for 16-Bit 3-State Access Space (1) (Even Address Byt

Rev. 5.00 Sep 14, 2006 page 166 of 1060 REJ09B0331-05000

5000




Figure 6.12 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address By

Rev. 5.00 Sep 14, 2006 page

REJ0




Figure 6.13 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access

BWCRL.

Pin Wait Insertion

Setting the WAITE bit in BCRH to 1 enables wait insertion by means of the  $\overline{WAI}$  external space is accessed in this state, a program wait is first inserted. If the  $\overline{WAI}$  at the falling edge of  $\phi$  in the last  $T_2$  or  $T_w$  state, another  $T_w$  state is inserted. If the held low,  $T_w$  states are inserted until it goes high.

This is useful when inserting four or more  $T_{\scriptscriptstyle w}$  states, or when changing the number for different external devices.

The WAITE bit setting applies to all areas.

Figure 6.14 shows an example of wait state insertion timing.




Figure 6.14 Example of Wait State Insertion Timing

The settings after a power-on reset are: 3-state access, 3 program wait state insertion, a input disabled. When a manual reset is performed, the contents of bus controller register retained, and the wait control settings remain the same as before the reset.

Rev. 5.00 Sep 14, 2006 page 170 of 1060 REJ09B0331-05000

possible, using fast page mode.

#### 6.5.2 **Setting DRAM Space**

Areas 2 to 5 are designated as DRAM space by setting bits RMTS2 to RMTS0 in BCl relation between the settings of bits RMTS2 to RMTS0 and DRAM space is shown in Possible DRAM space settings are: one area (area 2), two areas (areas 2 and 3), and for (areas 2 to 5).

**Table 6.5** Settings of Bits RMTS2 to RMTS0 and Corresponding DRAM Space

RMTS2	RMTS1	RMTS0	Area 5	Area 4	Area 3		
0	0	1	1		D		
	1	0	Normal	Normal space			
		1	DRAM space				
					•	-	

Rev. 5.00 Sep 14, 2006 page REJ09



	-			23 13	12	11	20	19	18	1/	16	15	14	13	
	1		Setting prohibited	_	_	_	_	_	_	_	_	_	_	_	
Column address		_	_	$A_{23}$ to $A_{13}$	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	$A_9$	A <sub>8</sub>	A,	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	$A_3$	Α
6.5.4	Data E	<b>3us</b>													
If the bi	t in ABV	VCR (	correspond	ing to an	area	desi	gnat	ed a	s DF	₹AM	I spa	ice is	s set	to 1.	, tl

MXC1 MXC0 Shift Size

8 bits

9 bits

10 bits

0

1

0

1

Row

address

designated as 8-bit DRAM space; if the bit is cleared to 0, the area is designated as 16space. In 16-bit DRAM space, ×16-bit configuration DRAM can be connected directly

In 8-bit DRAM space the upper half of the data bus, D<sub>15</sub> to D<sub>87</sub> is enabled, while in 16-b space both the upper and lower halves of the data bus,  $D_{15}$  to  $D_{0}$ , are enabled.

Access sizes and data alignment are the same as for the basic bus interface: see section

A<sub>18</sub>

 $A_{23}$  to  $A_{13}$   $A_{12}$   $A_{20}$   $A_{19}$   $A_{18}$   $A_{17}$   $A_{16}$   $A_{15}$ 

 $A_{17}$ 

 $A_{15}$ 

A<sub>13</sub>

A<sub>11</sub> A

Size and Data Alignment.

REJ09B0331-05000

Rev. 5.00 Sep 14, 2006 page 172 of 1060

				access.
<u>LCAS</u>	LCAS	Lower column address strobe	Output	Lower column address access to 2-CAS type DRAM space.
$\overline{CS}_{\scriptscriptstyle 2}$	RAS <sub>2</sub>	Row address strobe 2	Output	Row address strobe wl designated as DRAM s
$\overline{\text{CS}}_{\scriptscriptstyle 3}$	RAS <sub>3</sub>	Row address strobe 3	Output	Row address strobe wl designated as DRAM s
$\overline{CS}_{\scriptscriptstyle{4}}$	RAS <sub>4</sub>	Row address strobe 4	Output	Row address strobe wl designated as DRAM s
$\overline{CS}_{\scriptscriptstyle{5}}$	RAS <sub>5</sub>	Row address strobe 5	Output	Row address strobe wl designated as DRAM s
CAS	CAS/UCAS	Column address strobe/ upper column address	•	When 2-WE system is address strobe.
		strobe		When 2-CAS system is column address strobe
WAIT	WAIT	Wait	Input	Wait request signal
$A_{12}$ to $A_0$	$A_{12}$ to $A_0$	Address pins	Output	Row address/column a multiplexed output
D <sub>15</sub> to D <sub>0</sub>	$D_{15}$ to $D_0$	Data pins	I/O	Data input/output pins

enable

Lower column address

strobe/lower write enable

LCAS/LWE

LWR



REJ09

enable for DRAM spac When 2-WE system is write enable for DRAM

When 2-CAS system (I

is set, lower column ad

for DRAM space acces When 2-WE system is write enable for DRAM

access.

Output




Figure 6.15 Basic Access Timing (2-WE System)

Rev. 5.00 Sep 14, 2006 page 174 of 1060

REJ09B0331-05000




Figure 6.16 Timing with Two Precharge States (2-WE System)

• Pin Wait Insertion

When the WAITE bit in BCRH is set to 1, wait input by means of the WAIT pin is regardless of the setting of the AST bit in ASTCR. When DRAM space is accessed state, a program wait is first inserted. If the WAIT pin is low at the falling edge of o  $T_{cl}$  or  $T_{w}$  state, another  $T_{w}$  state is inserted. If the  $\overline{WAIT}$  pin is held low,  $T_{w}$  states are until it goes high.

Figure 6.17 shows an example of wait state insertion timing.

Rev. 5.00 Sep 14, 2006 page 176 of 1060

REJ09B0331-05000

	Address bus				
	CS <sub>n</sub> (RAS)				
	CAS				
Read	Data bus				Read dat
	HWR, LWR				
Write	Data bus			Write data	ı
Notes:	indicates the n = 2 to 5	timing of $\overline{\text{WAIT}}$ pin	sampling.		

Figure 6.17 Example of Wait State Insertion Timing

ocho, beho, and wb signals are output. Ose of the bwix pin of the beho pin to signal can be selected by means of the LCASS bit.

(a) When LCASS = 0

Figure 6.18 (a) shows the control timing in the 2-CAS system (LCASS = 0), and 6.19 (a) shows an example of 2-CAS system (LCASS = 0) DRAM connection.

# (b) When LCASS = 1

Figure 6.18 (b) shows the control timing in the 2-CAS system (LCASS = 1), and 6.19 (b) shows an example of 2-CAS system (LCASS = 1) DRAM connection.

In this case, since the  $\overline{LWR}$  pin is used for the  $\overline{LCAS}$  signal, RAS down mode c used.

Regardless of the ICIS1 and ICIS0 bits, when non-DRAM space is accessed fol DRAM space access, an idle cycle (TDI) is inserted after the DRAM space acces Access to another space is not performed during CBR refreshing; access to anot

2-WE System

When the CW2 bit in MCR is set to 1, the 2-WE system is selected. With this syste UWE, and LWE signals are output. Figure 6.20 shows the control timing in the 2-V and figure 6.21 shows an example of DRAM connection using this system.

performed after insertion of an idle cycle (TRI).

Rev. 5.00 Sep 14, 2006 page 178 of 1060

REJ09B0331-05000






Figure 6.18 (a) 2-CAS System (LCASS = 0) Control Timing (Upper Byte Wri




Figure 6.18 (b) 2-CAS System (LCASS = 1) Control Timing (Upper Byte Wri

RENESAS

Rev. 5.00 Sep 14, 2006 page

REJ0




Figure 6.19 (a) Example of 2-CAS System (LCASS = 0) DRAM Connection




Figure 6.19 (b) Example of 2-CAS System (LCASS = 1) DRAM Connect

Rev. 5.00 Sep 14, 2006 page 180 of 1060

REJ09B0331-05000




Figure 6.20 2-WE System Control Timing (Upper Byte Access)




Figure 6.21 Example of 2-WE Type DRAM Connection

Rev. 5.00 Sep 14, 2006 page REJ09



#### (1) Burst Access (Fast Page Mode) Operation Timing

Figure 6.22 shows the operation timing for burst access. When there are consecutive ac for DRAM space, the  $\overline{CAS}$  signal and column address output cycles (two states) contin as the row address is the same for consecutive access cycles. The row address used for comparison is set with bits MXC1 and MXC0 in MCR.




Figure 6.22 Operation Timing in Fast Page Mode (2-WE System)

The bus cycle can also be extended in burst access by inserting wait states. The wait statemethod and timing are the same as for full access. For details, see section 6.5.8, Wait C

Rev. 5.00 Sep 14, 2006 page 182 of 1060 REJ09B0331-05000

**RAS down mode:** To select RAS down mode, set the RCDM bit in MCR to 1. If according to the result of the result o DRAM space is interrupted and another space is accessed, the  $\overline{RAS}$  signal is held low access to the other space, and burst access is performed if the row address of the next space access is the same as the row address of the previous DRAM space access. Figure shows an example of the timing in RAS down mode.

Note, however, that the  $\overline{RAS}$  signal will go high if a refresh operation interrupts RAS




Figure 6.23 Example of Operation Timing in RAS Down Mode

Rev. 5.00 Sep 14, 2006 page

REJ09




Figure 6.24 Example of Operation Timing in RAS Up Mode




Figure 6.25 Idle Cycle Insertion with 2-CAS System (LCASS = 1)

Rev. 5.00 Sep 14, 2006 page

REJ0

With CBR refreshing, RTCNT counts up using the input clock selected by bits CKS2 to DRAMCR, and when the count matches the value set in RTCOR (compare match), refis performed. At the same time, RTCNT is reset and starts counting again from H'00. Rethus repeated at fixed intervals determined by RTCOR and bits CKS2 to CKS0. Set a RTCOR and bits CKS2 to CKS0 that will meet the refreshing interval specification for used.

When bits CKS2 to CKS0 are set, RTCNT starts counting up. RTCNT and RTCOR set should therefore be completed before setting bits CKS2 to CKS0.

Do not clear the CMF flag when refresh control is being performed (RFSHE = 1).

RTCNT operation is shown in figure 6.26, compare match timing in figure 6.27, and 2-CAS system CBR refresh timings in figures 6.28 and 29.

An access to another normal space is performed during the 2-WE system or 2-CAS syst (LCASS = 0) refresh period. An access to another normal space is not performed durin 2-CAS system (LCASS = 1) refresh period, but following insertion of an idle cycle ( $T_R$  refreshing is completed. An idle cycle ( $T_R$ ) is not inserted when an on-chip memory ac DRAM space access follows.




Figure 6.26 RTCNT Operation

Rev. 5.00 Sep 14, 2006 page 186 of 1060

REJ09B0331-05000

Refresh request signal and CMF bit setting signal

Figure 6.27 Compare Match Timing




Figure 6.28 2-WE System or 2-CAS System (LCASS = 0) CBR Refresh T (When RCW = 0 and CW2 = 1; or RCW = 0, CWZ = 0, and LCASS =

Rev. 5.00 Sep 14, 2006 page



Figure 6.29 2-CAS System (LCASS = 1) CBR Refresh Timing (When RCW = 0 and CW2 = 0, LCASS = 1)

When the RCW bit is set to 1,  $\overline{RAS}$  signal output is delayed by one cycle. The width of signal should be adjusted with bits RLW1 and RLW0. These bits are only enabled in reoperations.

Figure 6.30 shows the timing when the RCW bit is set to 1.




Figure 6.30 CBR Refresh Timing (When RCW = 1, RLW1 = 0, RLW0 = 1, C

# (2) Self-Refreshing

A self-refresh mode (battery backup mode) is provided for DRAM as a kind of standby this mode, refresh timing and refresh addresses are generated within the DRAM.

Rev. 5.00 Sep 14, 2006 page 188 of 1060

REJ09B0331-05000




Figure 6.31 (a) Self-Refresh Timing (When CW2 = 1, or CWZ = 1 and LCA




Figure 6.31 (b) Self-Refresh Timing (When CW2 = 0, LCASS = 1)

Rev. 5.00 Sep 14, 2006 page



In the directly connected PSRAM, the refresh signal ( $\overline{\text{RFSH}}$ ) and output enable signal multiplexed. Burst operation is also possible, using static column mode.

# 6.6.2 Setting PSRAM Space

Areas 2 to 5 are designated as PSRAM space by setting bits RMTS2 to RMTS0 in BC relation between the settings of bits RMTS2 to RMTS0 and PSRAM space is shown in Possible PSRAM space settings are: one area (area 2), two areas (areas 2 and 3), and for

(areas 2 to 5).

Table 6.8 Settings of Bits RMTS2 to RMTS0 and Corresponding PSRAM Space

RMTS2	RMTS1	RMTS0	Area 5	Area 4	Area 3	
1	0	1	Normal space			PS
	1	0	Normal space		PSRAN	∕l sp
		1	PSRAM space		1 space	

### **6.6.3** Data Bus

If the bit in ABWCR corresponding to an area designated as PSRAM space is set to 1, designated as 8-bit PSRAM space; if the bit is cleared to 0, the area is designated as 16 PSRAM space.

In 8-bit PSRAM space the upper half of the data bus,  $D_{15}$  to  $D_{8}$ , is enabled, while in 16-space both the upper and lower halves of the data bus,  $D_{15}$  to  $D_{0}$ , are enabled.

Access sizes and data alignment are the same as for the basic bus interface: see section Size and Data Alignment.

Rev. 5.00 Sep 14, 2006 page 190 of 1060

REJ09B0331-05000



$\overline{\text{CS}}_{_3}$	$\overline{CE}_{\scriptscriptstyle{3}}$	Chip enable 3	Output
CS₄	CE₄	Chip enable 4	Output
$\overline{CS}_{\scriptscriptstyle{5}}$	$\overline{CE}_{5}$	Chip enable 5	Output
CAS	OE/RFSH	Output enable/refresh	Output
WAIT	WAIT	Wait	Input
$A_{20}$ to $A_{0}$	A <sub>20</sub> to A <sub>0</sub>	Address pins	Output
D <sub>15</sub> to D <sub>0</sub>	D <sub>15</sub> to D <sub>0</sub>	Data pins	I/O

enable

Lower write enable

Chip enable 2

LWR

CS,

LWE

CE,

PSRAM space is de 16-bit access, or wr when designated fo 8-bit access.

Lower write enable PSRAM space is de 16-bit access.

Chip enable signal v is designated as PS

Chip enable signal v is designated as PS

Chip enable signal v

is designated as PS

Chip enable signal v

is designated as PS

Connected to PSRA

enable/refresh dual-Wait request signal

Address output pins Data input/output pi

Output

Output




Figure 6.32 Basic Access Timing

Rev. 5.00 Sep 14, 2006 page 192 of 1060

REJ09B0331-05000




Figure 6.33 Timing with Two Precharge States

Rev. 5.00 Sep 14, 2006 page REJ0

the settings of WCRH and WCRL.

## (2) Pin Wait Insertion

When the WAITE bit in BCRL is set to 1, wait input by means of the  $\overline{WAIT}$  pin is regardless of the setting of the AST bit in ASTCR. When PSRAM space is accesse state, a program wait is first inserted. If the WAIT pin is low at the falling edge of o  $T_2$  or  $T_w$  state, another  $T_w$  state is inserted. If the  $\overline{WAIT}$  pin is held low,  $T_w$  states are until it goes high.

Figure 6.34 shows an example of wait state insertion timing.

Rev. 5.00 Sep 14, 2006 page 194 of 1060

REJ09B0331-05000

Address bus			
$\overline{CS}_n$ ( $\overline{CE}$ )			
Read {			
Data bus			Read dat
Write			
Data bus		Write data	
Notes: ↓ indicates th n = 2 to 5	e timing of $\overline{WAIT}$ pin sampling.		

Figure 6.34 Example of Wait State Insertion Timing

for PSRAM space, column address output cycles (two states) continue as long as the rois the same for consecutive access cycles. The row address used for the comparison is sMXC1 and MXC0 in MCR.




Figure 6.35 Operation Timing for Burst Access

The bus cycle can also be extended in burst access by inserting wait states. The wait states method and timing are the same as for normal mode. For details, see section 6.6.7, Wait

Rev. 5.00 Sep 14, 2006 page 196 of 1060 REJ09B0331-05000




Figure 6.36 Example of Operation Timing in Burst Access




Figure 6.37 Example of Interrupted Operation Timing in Burst Access

Rev. 5.00 Sep 14, 2006 page 198 of 1060 REJ09B0331-05000

With auto-refreshing, RTCNT counts up using the input clock selected by bits CKS2 DRAMCR, and when the count matches the value set in RTCOR (compare match), re is performed. At the same time, RTCNT is reset and starts counting again from H'00. thus repeated at fixed intervals determined by RTCOR and bits CKS2 to CKS0. Set a RTCOR and bits CKS2 to CKS0 that will meet the refreshing interval specification for PSRAM used.

When bits CKS2 to CKS0 are set, RTCNT starts counting up. RTCNT and RTCOR se should therefore be completed before setting bits CKS2 to CKS0.

Auto-refresh timing is shown in figure 6.38.




Figure 6.38 Auto-Refresh Timing

Rev. 5.00 Sep 14, 2006 page



Figure 6.39 shows self-refresh timing.




Figure 6.39 Self-Refresh Timing

# 6.6.10 Power-On Sequence

A power-on reset initializes the bus controller. If PSRAM is connected, you should che characteristics and perform the necessary processing.

Rev. 5.00 Sep 14, 2006 page 200 of 1060 REJ09B0331-05000

Burst access is performed by determining the address only, irrespective of the bus ma  $\overline{DACK}$  output goes low from the  $T_{CI}$  state in the case of the DRAM interface, and from in the case of the PSRAM interface.

Figure 6.40 shows the  $\overline{DACK}$  output timing for the DRAM interface when DDS = 1.




Figure 6.40 DACK Output Timing when DDS = 1 (Example of DRAM A

Figure 6.41 shows the  $\overline{DACK}$  output timing for the DRAM interface when DDS = 0.




Figure 6.41 DACK Output Timing when DDS = 0 (Example of DRAM Acc

Consecutive burst accesses of a maximum of 4 words or 8 words can be performed fo instruction fetches only. One or two states can be selected for burst access.

Do not select the burst ROM interface and pseudo-SRAM burst operation at the same

# 6.8.2 Basic Timing

The number of states in the initial cycle (full access) of the burst ROM interface is in with the setting of the AST0 bit in ASTCR. Also, when the AST0 bit is set to 1, wait insertion is possible. One or two states can be selected for the burst cycle, according to of the BRSTS1 bit in BCRH. Wait states cannot be inserted. When area 0 is designate

When the BRSTS0 bit in BCRH is cleared to 0, burst access of up to 4 words is performed.

ROM space, it becomes 16-bit access space regardless of the setting of the ABW0 bit

The basic access timing for burst ROM space is shown in figure 6.42 (a) and (b). The shown in figure 6.42 (a) is for the case where the AST0 and BRSTS1 bits are both set that in figure 6.42 (b) is for the case where both these bits are cleared to 0.




Figure 6.42 (a) Example of Burst ROM Access Timing (When AST0 = BRST




Figure 6.42 (b) Example of Burst ROM Access Timing (When AST0 = BRS

#### 6.8.3 **Wait Control**

As with the basic bus interface, either program wait insertion or pin wait insertion usi pin can be used in the initial cycle (full access) of the burst ROM interface. See sectio Control.

Wait states cannot be inserted in a burst cycle.

floating time, and high-speed memory, I/O interfaces, and so on.

#### (1) Consecutive Reads between Different Areas

If consecutive reads between different areas occur while the ICIS1 bit in BCRH is set t cycle is inserted at the start of the second read cycle. This is enabled in advanced mode

Figure 6.43 shows an example of the operation in this case. In this example, bus cycle a cycle from ROM with a long output floating time, and bus cycle B is a read cycle from each being located in a different area. In (a), an idle cycle is not inserted, and a collision cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is and a data collision is prevented.




Figure 6.43 Example of Idle Cycle Operation (1) (When ICIS1 = 1)

Rev. 5.00 Sep 14, 2006 page 206 of 1060 REJ09B0331-05000

the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.




Figure 6.44 Example of Idle Cycle Operation (2) (When ICIS0 = 1)

# (3) Usage Notes

When DRAM space is accessed, the ICIS0 and ICIS1 bit settings are disabled. In the consecutive reads between different areas, for example, if the second access is a DRA only a  $T_p$  cycle is inserted, and a  $T_p$  cycle is not. The timing in this case is shown in fig.

Figure 6.45 Example of DRAM Access after External Read

# 6.9.2 Pin States in Idle Cycle

Table 6.10 shows pin states in an idle cycle.

Table 6.10 Pin States in Idle Cycle

Pins	Pin State
$A_{23}$ to $A_0$	Contents of next bus cycle
D <sub>15</sub> to D <sub>0</sub>	High impedance
$\overline{\text{CS}}_{\scriptscriptstyle n}$	High*1
CAS/OE	High*2
ĀS	High
RD	High
HWR	High
LWR	High
DACK	High

Notes: 1. Remains low in PSRAM space CS down mode. Also remains low in DRAM s down mode or a refresh cycle.

2. Remains low in PSRAM space CS down mode or a refresh cycle.

Rev. 5.00 Sep 14, 2006 page 208 of 1060

REJ09B0331-05000

longer, and there is an internal access next, only an external write is executed in the fi from the next state onward an internal access (on-chip memory or internal I/O register is executed in parallel with the external write rather than waiting until it ends.




Figure 6.46 Example of Timing when Write Data Buffer Function is U

refresh request is generated, it can issue a bus request off-chip.

## 6.11.2 Operation

In external expansion mode, the bus can be released to an external device by setting the in BCRL to 1. Driving the BREQ pin low issues an external bus request to the H8S/263. When the BREQ pin is sampled, at the prescribed timing the BACK pin is driven low, address bus, data bus, and bus control signals are placed in the high-impedance state, exthe external bus-released state.

activation of the bus cycle, and waits for the bus request from the external bus master to dropped. Even if a refresh request is generated in the external bus released state, refresh deferred until the external bus master drops the bus request.

In the external bus released state, an internal bus master can perform accesses using the bus. When an internal bus master wants to make an external access, it temporarily defe

If the BREQOE bit in BCRL is set to 1, when an internal bus master wants to make an access in the external bus released state, or when a refresh request is generated, the  $\overline{BR}$  driven low and a request can be made off-chip to drop the bus request.

When the  $\overline{BREQ}$  pin is driven high, the  $\overline{BACK}$  pin is driven high at the prescribed timi external bus released state is terminated.

In the event of simultaneous external bus release request, refresh request, and external request generation, the order of priority is as follows:

(High) Refresh > External bus release > Internal bus master external access (Lo

Rev. 5.00 Sep 14, 2006 page 210 of 1060

REJ09B0331-05000



13 0	· ·
CS <sub>n</sub>	High impedance
CAS	High impedance
ĀS	High impedance
RD	High impedance
HWR	High impedance
LWR	High impedance
DACK	High




Figure 6.47 Bus-Released State Transition Timing

Rev. 5.00 Sep 14, 2006 page 212 of 1060

REJ09B0331-05000



means of a bus request acknowledge signal. The selected bus master then takes posses bus and begins its operation.

# 6.12.2 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested request acknowledge signal to the bus master making the request. If there are bus requested more than one bus master, the bus request acknowledge signal is sent to the one with priority. When a bus master receives the bus request acknowledge signal, it takes possibus until that signal is canceled.

The order of priority of the bus masters is as follows:

An internal bus access by an internal bus master, external bus release, and refreshing, executed in parallel.

In the event of simultaneous external bus release request, refresh request, and internal external access request generation, the order of priority is as follows:

 $(High)\ Refresh > External\ bus\ release > Internal\ bus\ master\ external\ access$ 

The CPU is the lowest-priority bus master, and if a bus request is received from the DI DMAC, the bus arbiter transfers the bus to the bus master that issued the request. The t transfer of the bus is as follows:

- The bus is transferred at a break between bus cycles. However, if a bus cycle is exe discrete operations, as in the case of a longword-size access, the bus is not transferr the operations. See appendix A.5, Bus States during Instruction Execution, for timing
- If the CPU is in sleep mode, it transfers the bus immediately.

which the bus is not transferred.

### DTC

The DTC sends the bus arbiter a request for the bus when an activation request is generated as the sends of the bus arbiter and the sends of the bus when an activation request is generated as the sends of the bus arbiter and the sends of the bus when an activation request is generated as the sends of the bus when an activation request is generated as the sends of the bus when an activation request is generated as the sends of the bus when an activation request is generated as the sends of the bus when an activation request is generated as the sends of the bus when an activation request is generated as the sends of the bus when an activation request is generated as the sends of the bus when an activation request is generated as the sends of the sends of the bus when an activation request is generated as the sends of the sends

The DTC can release the bus after a vector read, a register information read (3 states), a transfer, or a register information write (3 states). It does not release the bus during a reinformation read (3 states), a single data transfer, or a register information write (3 state

## **DMAC**

The DMAC sends the bus arbiter a request for the bus when an activation request is get

In the case of an external request in short address mode or normal mode, and in cycle s the DMAC releases the bus after a single transfer.

In block transfer mode, it releases the bus after transfer of one block, and in burst mode

completion of a transfer.

Rev. 5.00 Sep 14, 2006 page 214 of 1060 REJ09B0331-05000



In a power-on reset, the H8S/2655, including the bus controller, enters the reset state a and an executing bus cycle is discontinued.

In a manual reset, the bus controller's registers and internal state are maintained, and a external bus cycle is completed. In this case, WAIT input is ignored and write data is guaranteed. Also, since the DMAC is initialized by a manual reset,  $\overline{DACK}$  and  $\overline{TEND}$ disabled and these pins become I/O ports controlled by DDR and DR.

Rev. 5.00 Sep 14, 2006 page

Rev. 5.00 Sep 14, 2006 page 216 of 1060 REJ09B0331-05000

#### 7.1.1 **Features**

The features of the DMAC are listed below.

Choice of short address mode or full address mode

Short address mode:

- Maximum of 4 channels can be used
- Choice of dual address mode or single address mode
- In dual address mode, one of the two addresses, transfer source and transfer de specified as 24 bits and the other as 16 bits
- In single address mode, transfer source or transfer destination address only is s 24 bits
- In single address mode, transfer can be performed in one bus cycle
- Choice of sequential mode, idle mode, or repeat mode for dual address mode a

Full address mode:

address mode

- Maximum of 2 channels can be used
- Transfer source and transfer destination address specified as 24 bits
- Choice of normal mode or block transfer mode
- 16-Mbyte address space can be specified directly
- Byte or word can be set as the transfer unit Activation sources: internal interrupt, external request, auto-request (depending or
- mode) — Six 16-bit timer-pulse unit (TPU) compare match/input capture interrupts
  - Serial communication interface (SCI0, SCI1) transmission complete interrupt,
  - complete interrupt A/D converter conversion end interrupt

  - External request
  - Auto-request

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 7.1 Block Diagram of DMAC

Rev. 5.00 Sep 14, 2006 page 218 of 1060

REJ09B0331-0500



Du	al address mode			24/16	16/
•	Sequential mode  — 1-byte or 1-word transfer executed for one transfer request  — Memory address incremented/ decremented by 1 or 2  — 1 to 65536 transfers  Idle mode  — 1-byte or 1-word transfer executed for one transfer request  — Memory address fixed  — 1 to 65536 transfers  Repeat mode  — 1-byte or 1-word transfer executed for one transfer request  — Memory address incremented/ decremented by 1 or 2  — After specified number of transfers (1 to 256), initial state is restored and operation continues	•	TPU channel 0 to 5 compare match/input capture A interrupt SCI transmission complete interrupt SCI reception complete interrupt A/D converter conversion end interrupt External request		
Sir	and operation continues  ngle address mode  1-byte or 1-word transfer executed for	•	External request	24/DACK	DA
	one transfer request				
•	Transfer in 1 bus cycle using $\overline{DACK}$ pin in place of address specifying I/O				
	Specifiable for modes (1) to (3)				

<ul> <li>Transfers continue for the specified number of times (1 to 65536)</li> </ul>				
<ul> <li>Choice of burst or cycle steal transfer</li> </ul>				
External request	•	External request		
<ul> <li>1-byte or 1-word transfer executed for one transfer request</li> </ul>				
<ul> <li>1 to 65536 transfers</li> </ul>				
Block transfer mode	•	TPU channel	24	24
<ul> <li>Specified block size transfer executed for one transfer request</li> </ul>		0 to 5 compare match/input capture A interrupt		
— 1 to 65536 transfers	•	SCI transmission		
<ul> <li>Either source or destination specifiable as block area</li> </ul>		SCI reception		
Block size: 1 to 256 bytes or	•			
words		A/D converter conversion end interrupt		
	specified number of times (1 to 65536)  Choice of burst or cycle steal transfer  External request  1-byte or 1-word transfer executed for one transfer request  1 to 65536 transfers  Block transfer mode  Specified block size transfer executed for one transfer request  1 to 65536 transfers  Either source or destination specifiable as block area	specified number of times (1 to 65536)  Choice of burst or cycle steal transfer  External request  1-byte or 1-word transfer executed for one transfer request  1 to 65536 transfers  Block transfer mode  Specified block size transfer executed for one transfer request  1 to 65536 transfers  Either source or destination specifiable as block area  Block size: 1 to 256 bytes or	specified number of times (1 to 65536)  Choice of burst or cycle steal transfer  External request  1-byte or 1-word transfer executed for one transfer request  1 to 65536 transfers  Block transfer mode  Specified block size transfer executed for one transfer request  1 to 65536 transfers  Selither source or destination specifiable as block area  Block size: 1 to 256 bytes or words  Selither source or destination complete interrupt  Sci reception complete interrupt  External request  A/D converter conversion end	specified number of times (1 to 65536)  Choice of burst or cycle steal transfer  External request  1-byte or 1-word transfer executed for one transfer request  1 to 65536 transfers  Block transfer mode  Specified block size transfer executed for one transfer request  1 to 65536 transfers  Block size transfer executed for one transfer request  1 to 65536 transfers  Either source or destination specifiable as block area  Block size: 1 to 256 bytes or words  External request  SCI reception complete interrupt  External request  A/D converter conversion end

When the  $\overline{DREQ}$  pin is used, do not designate the corresponding port for output.

With regard to the DACK pins, setting single address transfer automatically sets the c port to output, functioning as a DACK pin.

With regard to the TEND pins, whether or not the corresponding port is used as a TEN be specified by means of a register setting.

**Symbol** 

I/O

**Function** 

**DMAC Pins Table 7.2** 

**Pin Name** 

Channel

0	DMA request 0	$\overline{DREQ}_{\scriptscriptstyle{0}}$	Input	DMAC channel 0 ex
	DMA transfer acknowledge 0	DACK <sub>0</sub>	Output	DMAC channel 0 si transfer acknowledg
	DMA transfer end 0	TEND <sub>0</sub>	Output	DMAC channel 0 tra
1	DMA request 1	DREQ <sub>1</sub>	Input	DMAC channel 1 ex
	DMA transfer acknowledge 1	DACK,	Output	DMAC channel 1 si transfer acknowledg
	DMA transfer end 1	TEND,	Output	DMAC channel 1 tra

H'FEF4 16 bits I/O address register 1A IOAR1A H'FEF6 16 bits Transfer count register 1A ETCR1A H'FEF8 16 bits Memory address register 1B MAR1B H'FEFC 16 bits I/O address register 1B IOAR1B H'FEFE 16 bits Transfer count register 1B ETCR1B  O, 1 H'FF00 8 bits DMA write enable register DMAWER H'FF01 8 bits DMA terminal control register DMATCR H'FF02 16 bits DMA control register 0A DMACR0A H'FF03 16 bits DMA control register 0B DMACR0A H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1A H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR  Note: * Lower 16 bits of the address.					
H'FEF8 16 bits Memory address register 1B MAR1B H'FEFC 16 bits I/O address register 1B IOAR1B H'FEFE 16 bits Transfer count register 1B ETCR1B  O, 1 H'FF00 8 bits DMA write enable register DMAWER H'FF01 8 bits DMA terminal control register DMATCR H'FF02 16 bits DMA control register 0A DMACR0A H'FF03 16 bits DMA control register 0B DMACR0B H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1B H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FEF4	16 bits	I/O address register 1A	IOAR1A
H'FEFC 16 bits I/O address register 1B IOAR1B H'FEFE 16 bits Transfer count register 1B ETCR1B  0, 1 H'FF00 8 bits DMA write enable register DMAWER H'FF01 8 bits DMA terminal control register DMATCR H'FF02 16 bits DMA control register 0A DMACR0A H'FF03 16 bits DMA control register 0B DMACR0B H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1B H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FEF6	16 bits	Transfer count register 1A	ETCR1A
H'FEFE 16 bits Transfer count register 1B ETCR1B  0, 1 H'FF00 8 bits DMA write enable register DMAWER  H'FF01 8 bits DMA terminal control register DMATCR  H'FF02 16 bits DMA control register 0A DMACR0A  H'FF03 16 bits DMA control register 0B DMACR0B  H'FF04 16 bits DMA control register 1A DMACR1A  H'FF05 16 bits DMA control register 1B DMACR1B  H'FF06 16 bits DMA band control register DMABCR  H'FF3C 8 bits Module stop control register MSTPCR		H'FEF8	16 bits	Memory address register 1B	MAR1B
0, 1 H'FF00 8 bits DMA write enable register DMAWER H'FF01 8 bits DMA terminal control register DMATCR H'FF02 16 bits DMA control register 0A DMACR0A H'FF03 16 bits DMA control register 0B DMACR0B H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1B H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FEFC	16 bits	I/O address register 1B	IOAR1B
H'FF01 8 bits DMA terminal control register DMATCR H'FF02 16 bits DMA control register 0A DMACR0A H'FF03 16 bits DMA control register 0B DMACR0B H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1B H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FEFE	16 bits	Transfer count register 1B	ETCR1B
H'FF02 16 bits DMA control register 0A DMACR0A H'FF03 16 bits DMA control register 0B DMACR0B H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1B H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR	0, 1	H'FF00	8 bits	DMA write enable register	DMAWER
H'FF03 16 bits DMA control register 0B DMACR0E H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1B H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FF01	8 bits	DMA terminal control register	DMATCR
H'FF04 16 bits DMA control register 1A DMACR1A H'FF05 16 bits DMA control register 1B DMACR1B H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FF02	16 bits	DMA control register 0A	DMACR0A
H'FF05 16 bits DMA control register 1B DMACR1E H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FF03	16 bits	DMA control register 0B	DMACR0E
H'FF06 16 bits DMA band control register DMABCR H'FF3C 8 bits Module stop control register MSTPCR		H'FF04	16 bits	DMA control register 1A	DMACR1A
H'FF3C 8 bits Module stop control register MSTPCR		H'FF05	16 bits	DMA control register 1B	DMACR1E
		H'FF06	16 bits	DMA band control register	DMABCR
Note: * Lower 16 bits of the address.		H'FF3C	8 bits	Module stop control register	MSTPCR
	Note:	* Lower 10	6 bits of th	e address.	

16 bits

16 bits

16 bits

16 bits

16 bits

16 bits

H'FEE4

H'FEE6

H'FEE8

**H'FEEC** 

**H'FEEE** 

H'FEF0

1

I/O address register 0A

I/O address register 0B

Transfer count register 0B

Memory address register 1A

Transfer count register 0A

Memory address register 0B

IOAR0A

ETCR0A

MAR0B

**IOAR0B** 

ETCR0B

MAR1A

DMACR0B

R/W

R/W

R/W

R/W R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W R/W

R/W

R/W R/W

R/W

R/W

R/W

Rev. 5.00 Sep 14, 2006 page 222 of 1060

REJ09B0331-0500 RENESAS



#### Channel 0)

#### FAE0 Description 0 Short address mode specified (channels A and B operate independently) MAR0A Specifies transfer source/transfer destin Channel 0A Specifies transfer destination/transfer so IOAR0A Specifies number of transfers ETCR0A Specifies transfer size, mode, activation DMACR0A MAR0B Specifies transfer source/transfer destin Channel 0B IOAR0B Specifies transfer destination/transfer so ETCR0B Specifies number of transfers DMACR0B Specifies transfer size, mode, activation 1 Full address mode specified (channels A and B operate in combination) MAR0A Specifies transfer source address Specifies transfer destination address MAR0B Not used Channel 0 **IOAR0A** Not used IOAR0B Specifies number of transfers ETCR0A Specifies number of transfers (used in I ETCR0B mode only)

DMACR0A DMACR0B

Specifies transfer size, mode, activation

 $\mathsf{R/W} \qquad : \quad \mathsf{R/W} \; \mathsf{R/W}$ 

Legend: \*: Undefined

MAR is a 32-bit readable/writable register that specifies the transfer source address or address.

The upper 8 bits of MAR are reserved: they are always read as 0, and cannot be modifi

Whether MAR functions as the source address register or as the destination address registered by means of the DTDIR bit in DMACR.

MAR is incremented or decremented each time a byte or word transfer is executed, so address specified by MAR is constantly updated. For details, see section 7.2.4, DMA CRegister (DMACR).

MAR is not initialized by a reset or in standby mode.

Rev. 5.00 Sep 14, 2006 page 224 of 1060

REJ09B0331-0500

RENESAS

IOAR is a 16-bit readable/writable register that specifies the lower 16 bits of the transaddress or destination address. The upper 8 bits of the transfer address are automatical HFF.

Whether IOAR functions as the source address register or as the destination address rebe selected by means of the DTDIR bit in DMACR.

IOAR is invalid in single address mode.

IOAR is not incremented or decremented each time a transfer is executed, so that the specified by IOAR is fixed.

IOAR is not initialized by a reset or in standby mode.

Bit 15 14 13 12 11 10 9 **ETCR** Initial value: R/W 

In sequential mode and idle mode, ETCR functions as a 16-bit transfer counter (with a of 1 to 65536). ETCR is decremented by 1 each time a transfer is performed, and when reaches H'0000, the DTE bit in DMABCR is cleared, and transfer ends.

#### (2) Repeat Mode

Legend: \*: Undefined

Transfer Number Storage								
Bit	:	15	14	13	12	11	10	9
ETCRH	:							
Initial value	:	*	*	*	*	*	*	*
R/W	:	R/W						
Transfer C	ount	ter						
Bit	:	7	6	5	4	3	2	1
ETCRL	:							
Initial value	:	*	*	*	*	*	*	*
R/W	:	R/W						

Legend: \*: Undefined

transfer number storage register ETCRH. ETCRL is decremented by 1 each time a tran performed, and when the count reaches H'00, ETCRL is loaded with the value in ETCF point, MAR is automatically restored to the value it had when the count was started. The

In repeat mode, ETCR functions as transfer counter ETCRL (with a count range of 1 to

Rev. 5.00 Sep 14, 2006 page 226 of 1060



R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DMACR is	s an 8-1	oit readabl	e/writable	e register	that contro	ls the ope	ration of e	ach DM
DMACR is	DMACR is initialized to H'00 by a reset, and in standby mode.							
Bit 7—Dat	ta Tra	nsfer Size	(DTSZ):	Selects th	ne size of d	lata to be	transferred	d at one t
Bit 7								
DTSZ	Desc	ription						

Bit 6—Data Transfer Increment/Decrement (DTID): Selects incrementing or decre

**RPE** 

0

**DTDIR** 

0

DTF3

0

DTF2

0

DTF1

0

REJ09

)	Byte-size transfer
[	Word-size transfer

DTSZ

0

DTID

0

**DMACR** 

Bit 6

Initial value:

MAR every data transfer in sequential mode or repeat mode.

In idle mode, MAR is neither incremented nor decremented.

DTID	Description
0	MAR is incremented after a data transfer
	• When DTSZ = 0, MAR is incremented by 1 after a transfer
	• When DTSZ = 1, MAR is incremented by 2 after a transfer
1	MAR is decremented after a data transfer
	• When DTSZ = 0, MAR is decremented by 1 after a transfer

Rev. 5.00 Sep 14, 2006 page

When DTSZ = 1, MAR is decremented by 2 after a transfer

RENESAS

1 Transfer in idle mode (with transfer end inte	rrupt)
---	--------

For details of operation in sequential, idle, and repeat mode, see section 7.5.2, Sequenti section 7.5.3, Idle Mode, and section 7.5.4, Repeat Mode.

**Bit 4—Data Transfer Direction (DTDIR):** Used in combination with the SAE bit in to specify the data transfer direction (source or destination). The function of this bit is t different in dual address mode and single address mode.

DMABCR	Bit 4	
SAE	DTDIR	 Description
0	0	Transfer with MAR as source address and IOAR as destination address (
	1	Transfer with IOAR as source address and MAR as destinatio
1	0	Transfer with MAR as source address and DACK pin as write
	1	Transfer with DACK pin as read strobe and MAR as destination

Rev. 5.00 Sep 14, 2006 page 228 of 1060 REJ09B0331-0500

RENESAS

			A interrupt
1	0	0	Activated by TPU channel 4 compare match/ir A interrupt
		1	Activated by TPU channel 5 compare match/ir A interrupt
	1	0	<del>-</del>
		1	_

1

0

0

1

0

0

1

0

1

A interrupt

A interrupt

A interrupt

1

0

1

0

1

1

0

1



Rev. 5.00 Sep 14, 2006 page

REJ09

Activated by A/D converter conversion end into

Activated by SCI channel 0 transmission comp Activated by SCI channel 0 reception complete

Activated by SCI channel 1 transmission comp

Activated by SCI channel 1 reception complete Activated by TPU channel 0 compare match/ir

Activated by TPU channel 1 compare match/ir

Activated by TPU channel 2 compare match/ir

Activated by TPU channel 3 compare match/ir

	1	Activated by SCI channel 1 reception complete
0	0	Activated by TPU channel 0 compare match/inp A interrupt
	1	Activated by TPU channel 1 compare match/inp A interrupt
1	0	Activated by TPU channel 2 compare match/inp A interrupt
	1	Activated by TPU channel 3 compare match/inp A interrupt
0	0	Activated by TPU channel 4 compare match/inp A interrupt
	1	Activated by TPU channel 5 compare match/inp A interrupt
1	0	_
	1	_
	0	1 1 0 1 0 0

0 1

0

1

0

1

The same factor can be selected for more than one channel. In this case, activation start highest-priority channel according to the relative channel priorities. For relative channel

see section 7.5.13, DMAC Multi-Channel Operation.

Activated by SCI channel 0 transmission compl

Activated by SCI channel 0 reception complete

Activated by SCI channel 1 transmission compl

Rev. 5.00 Sep 14, 2006 page 230 of 1060

DMABCR is initialized to H'0000 by a reset, and in standby mode.

address mode or full address mode.

In short address mode, channels 1A and 1B are used as independent channels.

Bit 15			
FAE1	Description		

1	Full address mode

address mode or full address mode.

In short address mode, channels 0A and 0B are used as independent channels.

0

1

**Bit 14** 

Bit 14—Full Address Enable 0 (FAE0): Specifies whether channel 0 is to be used in

Description

FAE0

Short address mode

Full address mode

Short address mode

RENESAS

Rev. 5.00 Sep 14, 2006 page

Bit 15—Full Address Enable 1 (FAE1): Specifies whether channel 1 is to be used in

REJ09

This bit is invalid in full address mode.

Bit 12—Single Address Enable 0 (SAE0): Specifies whether channel 0B is to be used transfer in dual address mode or single address mode.

#### **Bit 12**

SAE0	Description
0	Transfer in dual address mode
1	Transfer in single address mode

This bit is invalid in full address mode.

**Bits 11 to 8—Data Transfer Acknowledge (DTA):** These bits enable or disable clear DMA transfer is performed, of the internal interrupt source selected by the data transfe setting.

When DTE = 1 and DTA = 1, the internal interrupt source selected by the data transfer setting is cleared automatically by DMA transfer. When DTE = 1 and DTA = 1, the intinterrupt source selected by the data transfer factor setting does not issue an interrupt recPU or DTC.

When DTE = 1 and DTA = 0, the internal interrupt source selected by the data transfer setting is not cleared when a transfer is performed, and can issue an interrupt request to or DTC in parallel. In this case, the interrupt source should be cleared by the CPU or D transfer.

When DTE = 0, the internal interrupt source selected by the data transfer factor setting interrupt request to the CPU or DTC regardless of the DTA bit setting.

Rev. 5.00 Sep 14, 2006 page 232 of 1060



1 Clearing of selected internal interrupt source at time of DMA transf	er is	en
--	-------	----

Bit 10—Data Transfer Acknowledge 1A (DTA1A): Enables or disables clearing, w transfer is performed, of the internal interrupt source selected by the channel 1A data factor setting. t 10

В	it

DTA1A	Description
0	Clearing of selected internal interrupt source at time of DMA transfer is dis
1	Clearing of selected internal interrupt source at time of DMA transfer is en

Bit 9—Data Transfer Acknowledge 0B (DTA0B): Enables or disables clearing, who transfer is performed, of the internal interrupt source selected by the channel 0B data

#### Rit Q

factor setting.

טונ ט			
DTA0B	Description		

DIAUB Descriptio	II .
0 Clearing of	selected internal interrupt source at time of DMA transfer is dis

Clearing of selected internal interrupt source at time of DMA transfer is en 1

REJ09

Bits 7 to 4—Data Transfer Enable (DTE): When DTE = 0, data transfer is disabled a activation source selected by the data transfer factor setting is ignored. If the activation an internal interrupt, an interrupt request is issued to the CPU or DTC. If the DTIE bit is when DTE = 0, the DMAC regards this as indicating the end of a transfer, and issues a end interrupt request to the CPU or DTC.

The conditions for the DTE bit being cleared to 0 are as follows:

- When initialization is performed
- When the specified number of transfers have been completed in a transfer mode other repeat mode
  - When 0 is written to the DTE bit to forcibly abort the transfer, or for a similar reason

When DTE = 1, data transfer is enabled and the DMAC waits for a request by the activ source selected by the data transfer factor setting. When a request is issued by the activ source, DMA transfer is executed.

The condition for the DTE bit being set to 1 is as follows:

When 1 is written to the DTE bit after the DTE bit is read as 0

Bit 7—Data Transfer Enable 1B (DTE1B): Enables or disables data transfer on chan

# Bit 7

DTE1B	Description
0	Data transfer disabled
1	Data transfer enabled

Rev. 5.00 Sep 14, 2006 page 234 of 1060



Bit 5		
DTE0B	Description	
0	Data transfer disabled	
1	Data transfer enabled	

## Bit 4—Data Transfer Enable 0A (DTE0A): Enables or disables data transfer on cha

#### Bit 4

DILT	
DTE0A	Description
0	Data transfer disabled
1	Data transfer enabled

**Bits 3 to 0—Data Transfer End Interrupt Enable (DTIE):** These bits enable or dis interrupt to the CPU or DTC when transfer ends. If the DTIE bit is set to 1 when DTE DMAC regards this as indicating the end of a transfer, and issues a transfer end interrupt the CPU or DTC.

A transfer end interrupt can be canceled either by clearing the DTIE bit to 0 in the internal handling routine, or by performing processing to continue transfer by setting the transfer again, and then setting the DTE bit to 1.

Bit 3—Data Transfer Interrupt Enable 1B (DTIE1B): Enables or disables the chartransfer end interrupt.

#### Bit 3

DTIE1B	
0	Transfer end interrupt disabled
1	Transfer end interrupt enabled

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09 Bit 1—Data Transfer Interrupt Enable 0B (DTIE0B): Enables or disables the chann transfer end interrupt.

#### Bit 1

DTIE0B	Description	
0	Transfer end interrupt disabled	(
1	Transfer end interrupt enabled	

Bit 0—Data Transfer Interrupt Enable 0A (DTIE0A): Enables or disables the change transfer end interrupt.

### D:4 0

Bit 0	
DTIE0A	Description
0	Transfer end interrupt disabled
1	Transfer end interrupt enabled

Rev. 5.00 Sep 14, 2006 page 236 of 1060



MAR	:	_	_	_	_	_	_	_	_						
Initial value	:	0	0	0	0	0	0	0	0	*	*	*	*	*	*
R/W	:	_	_	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/V
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
MAR	:														
Initial value		*	*	*	*	*	*	*	*	*	*	*	*	*	*

Legend: \*: Undefined

R/W

MAR is a 32-bit readable/writable register; MARA functions as the transfer source adregister, and MARB as the destination address register.

MAR is composed of two 16-bit registers, MARH and MARL. The upper 8 bits of M. reserved: they are always read as 0, and cannot be modified.

MAR is incremented or decremented each time a byte or word transfer is executed, so source or destination memory address can be updated automatically. For details, see s DMA Control Register (DMACR).

MAR is not initialized by a reset or in standby mode.

ETCR is not initialized by a reset or in standby mode.

#### (1) Normal Mode

#### ETCRA:

#### **Transfer Counter**

 $\mathsf{R/W} \qquad : \quad \mathsf{R/W} \; \mathsf{R/W}$ 

Legend: \*: Undefined

In normal mode, ETCRA functions as a 16-bit transfer counter. ETCRA is decremented time a transfer is performed, and transfer ends when the count reaches H'0000. ETCRB at this time.

ETCRB:

ETCRB is not used in normal mode.

Rev. 5.00 Sep 14, 2006 page 238 of 1060



#### **Block size counter**

Bit 7 6 5 4 3 2 1 **ETCRAL** Initial value: \* \* \* \* \* \* \* R/W R/W R/W R/W R/W R/W R/W R/W

Legend: \*: Undefined

ETCRB:

#### **Block Transfer Counter**

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 **ETCRB** Initial value:

R/W 

In block transfer mode, ETCRAL functions as an 8-bit block size counter and ETCRA block size. ETCRAL is decremented each time a 1-byte or 1-word transfer is performed the count reaches H'00, ETCRAL is loaded with the value in ETCRAH. So by setting size in ETCRAH and ETCRAL, it is possible to repeatedly transfer blocks consisting desired number of bytes or words.

ETCRB functions in block transfer mode, as a 16-bit block transfer counter. ETCRB is decremented by 1 each time a block is transferred, and transfer ends when the count re H'0000.

Rev. 5.00 Sep 14, 2006 page

REJ09



DMACRB:								
Bit	:	7	6	5	4	3	2	1
DMACRB	:	_	DAID	DAIDE	_	DTF3	DTF2	DTF1
Initial value	:	0	0	0	0	0	0	0

R/W

13

SAIDE

0

R/W

12

**BLKDIR** 

0

R/W

R/W

11

BLKE

0

R/W

R/W

10

0

R/W

R/W

9

0

R/W

R/W

(

R/W

Bit

R/W

**DMACRA** 

Initial value:

Bit 15—Data Transfer Size (DTSZ): Selects the size of data to be transferred at one t

**Bit 15** 

**DTSZ** 

Description

0

Byte-size transfer Word-size transfer

15

DTSZ

0

R/W

R/W

14

SAID

0

R/W

R/W

Bit 14—Source Address Increment/Decrement (SAID)

		<ul> <li>When DTSZ = 0, MARA is incremented by 1 after a transf</li> </ul>
		<ul> <li>When DTSZ = 1, MARA is incremented by 2 after a transf</li> </ul>
1	0	MARA is fixed
	1	MARA is decremented after a data transfer

When DTSZ = 0, MARA is decremented by 1 after a trans When DTSZ = 1, MARA is decremented by 2 after a trans

#### Bit 12—Block Direction (BLKDIR)

**Bit 11—Block Enable (BLKE):** These bits specify whether normal mode or block trais to be used. If block transfer mode is specified, the BLKDIR bit specifies whether the or the destination side is to be the block area.

Bit 12	Bit 11	
BLKDIR	BLKE	Description
0	0	Transfer in normal mode
	1	Transfer in block transfer mode, destination side is block area
1	0	Transfer in normal mode
	1	Transfer in block transfer mode, source side is block area

For operation in normal mode and block transfer mode, see section 7.5, Operation.

Bits 10 to 7—Reserved: Can be read or written to.

Bit 6—Destination Address Increment/Decrement (DAID)



		<ul> <li>When DTSZ = 0, MARB is incremented by 1 after a transfer</li> </ul>
		<ul> <li>When DTSZ = 1, MARB is incremented by 2 after a transfer</li> </ul>
1	0	MARB is fixed
	1	MARB is decremented after a data transfer

When DTSZ = 0, MARB is decremented by 1 after a transf
 When DTSZ = 1, MARB is decremented by 2 after a transf

Bit 4—Reserved: Can be read or written to.

Bits 3 to 0—Data Transfer Factor (DTF3 to DTF0): These bits select the data transf (activation source). The factors that can be specified differ between normal mode and by transfer mode.

Normal Mode

Bit 3	Bit 2	Bit 1	Bit 0		
DTF3	DTF2	DTF1	DTF0	Description	
0	0	0	0	_	(
			1	_	
		1	0	Activated by DREQ pin falling edge input	
			1	Activated by DREQ pin low-level input	
	1	0	*	_	
		1	0	Auto-request (cycle steal)	
			1	Auto-request (burst)	
1	*	*	*	_	

Legend: \*: Don't care

Rev. 5.00 Sep 14, 2006 page 242 of 1060 REJ09B0331-0500

₹ENESAS

			1	Activated by
	0	0	0	Activated by A interrupt
			1	Activated by A interrupt
		1	0	Activated by A interrupt
			1	Activated by A interrupt
	1	0	0	Activated by A interrupt
			1	Activated by A interrupt
		1	0	<del>_</del>
			1	<del>_</del>
):	* Dete	cted as a	low level i	n the first transfe

see section 7.5.13, DMAC Multi-Channel Operation.

0

1

0

Activated by SCI channel 0 transmission comp

Activated by SCI channel 0 reception complete

Activated by SCI channel 1 transmission comp

SCI channel 1 reception complete

TPU channel 0 compare match/ir

TPU channel 1 compare match/ir

TPU channel 2 compare match/ir

TPU channel 3 compare match/ir

TPU channel 4 compare match/ir

TPU channel 5 compare match/ir

Rev. 5.00 Sep 14, 2006 page

REJ09

1

1

0

1

Note er after transfer is enabled.

The same factor can be selected for more than one channel. In this case, activation sta

highest-priority channel according to the relative channel priorities. For relative channel

Initial v	/alue :	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DMAB channel		5-bit reada	ble/writab	le register	that contr	ols the op	eration of	each DM
DMAB	CR is init	ialized to I	H'0000 by	a reset, ar	nd in stand	lby mode.		
Bit 15-	–Full Ado	dress Ena	ble 1 (FA)	E1): Spec	ifies whetl	her channe	el 1 is to b	e used in

DTME0

DTE<sub>0</sub>

DTIE1B

DTIE1A

DTIE0B

DTE1

DTME1

address mode or full address mode.

DMABCRL:

In full address mode, channels 1A and 1B are used together as a single channel.

Bit 15			
FAE1	Description		

U	Short address mode
1	Full address mode

Bit 14—Full Address Enable 0 (FAE0): Specifies whether channel 0 is to be used in

address mode or full address mode.

In full address mode, channels 0A and 0B are used together as a single channel.

Bit 14	
FAE0	Description

Short address mode Full address mode

0

1

Rev. 5.00 Sep 14, 2006 page 244 of 1060 REJ09B0331-0500

RENESAS

#### CPU or DTC.

factor setting is not cleared when a transfer is performed, and can issue an interrupt re CPU or DTC in parallel. In this case, the interrupt source should be cleared by the CP transfer.

When the DTE = 1 and the DTA = 0, the internal interrupt source selected by the data

When the DTE = 0, the internal interrupt source selected by the data transfer factor se an interrupt request to the CPU or DTC regardless of the DTA bit setting.

The state of the DTME bit does not affect the above operations.

Bit 11—Data Transfer Acknowledge 1 (DTA1): Enables or disables clearing, when transfer is performed, of the internal interrupt source selected by the channel 1 data transfer is performed. setting.

#### **Bit 11**

DTA1	Description
0	Clearing of selected internal interrupt source at time of DMA transfer is dis

1 Clearing of selected internal interrupt source at time of DMA transfer is en

Bit 9—Data Transfer Acknowledge 0 (DTA0): Enables or disables clearing, when I transfer is performed, of the internal interrupt source selected by the channel 0 data tra

setting. Bit 9

#### DTA<sub>0</sub> Description

0 Clearing of selected internal interrupt source at time of DMA transfer is dis

Clearing of selected internal interrupt source at time of DMA transfer is en 1

Rev. 5.00 Sep 14, 2006 page

REJ09



block transfer mode, however, the DTME bit is not cleared by an NMI interrupt, and tr not interrupted.

Bit 7—Data Transfer Master Enable 1 (DTME1): Enables or disables data transfer of

The conditions for the DTME bit being cleared to 0 are as follows:

- When initialization is performed
- When NMI is input in burst mode
- When 0 is written to the DTME bit

The condition for DTME being set to 1 is as follows:

• When 1 is written to DTME after DTME is read as 0

......

# 1.

## Bit 7

#### DTME1 Description

#### - Description

#### O Data transfer disabled. In burst mode, cleared to 0 by an NMI interrupt

#### 1 Data transfer enabled

# **Bit 5—Data Transfer Master Enable 0 (DTME0):** Enables or disables data transfer 0.

# DTME0 Description

### 0 Data transfer disabled. In normal mode, cleared to 0 by an NMI interrupt (

### 1 Data transfer enabled

Data transfer enabled

Rev. 5.00 Sep 14, 2006 page 246 of 1060 REJ09B0331-0500

RENESAS

- When the specified number of transfers have been completed
  - When 0 is written to the DTE bit to forcibly abort the transfer, or for a similar reas

When DTE = 1 and DTME = 1, data transfer is enabled and the DMAC waits for a reactivation source selected by the data transfer factor setting. When a request is issued activation source, DMA transfer is executed.

The condition for the DTE bit being set to 1 is as follows:

• When 1 is written to the DTE bit after the DTE bit is read as 0

Bit 6—Data Transfer Enable 1 (DTE1): Enables or disables data transfer on channel

Bit 6	
DTE1	Description
0	Data transfer disabled
1	Data transfer enabled

Bit 4—Data Transfer Enable 0 (DTE0): Enables or disables data transfer on channel

Bit 4	
DTE0	 Description
0	Data transfer disabled
1	Data transfer enabled

transfer break interrupt.

#### Bit 3

DTIE1B	Description	
0	Transfer break interrupt disabled	(
1	Transfer break interrupt enabled	

Bit 1—Data Transfer Interrupt Enable 0B (DTIE0B): Enables or disables the chann transfer break interrupt.

#### Bit 1

DTIE0B	 Description	
0	Transfer break interrupt disabled	(
1	Transfer break interrupt enabled	

Rev. 5.00 Sep 14, 2006 page 248 of 1060 REJ09B0331-0500



Bit 2—Data Transfer Interrupt Enable 1A (DTIE1A): Enables or disables the chartransfer end interrupt.

### Bit 2

errupt disabled
errupt enabled
:

Bit 0—Data Transfer Interrupt Enable 0A (DTIE0A): Enables or disables the chartransfer end interrupt.

#### Bit (

Bit 0	
DTIE0A	Description
0	Transfer end interrupt disabled
1	Transfer end interrupt enabled

concerned, The restrictions applied by DMAWER are valid for the DTC.

Figure 7.2 shows the transfer areas for activating the DTC with a channel 0A transfer e interrupt, and reactivating channel 0A. The address register and count register area is refirst DTC transfer, then the control register area is re-set by the second DTC chain transfer.

When re-setting the control register area, perform masking by setting bits in DMAWEI modification of the contents of the other channels.




Figure 7.2 Areas for Register Re-Setting by DTC (Example: Channel 0.4)

Rev. 5.00 Sep 14, 2006 page 250 of 1060



DMAWER is initialized to H'00 by a reset, and in standby mode.

**Bits 7 to 4—Reserved:** Read-only bits, always read as 0.

and 3 in DMABCR, and bit 5 in DMATCR by the DTC.

Bit 3—Write Enable 1B (WE1B): Enables or disables writes to all bits in DMACR1

#### Bit 3

WE1B	Description		
0	Writes to all bits in DMACR1B, bits 11, 7, and 3 in DMABCR, and bit 5 in I are disabled		
1	Writes to all bits in DMACR1B, bits 11, 7, and 3 in DMABCR, and bit 5 in I		

**Bit 2—Write Enable 1A (WE1A):** Enables or disables writes to all bits in DMACR1 10, 6, and 2 in DMABCR by the DTC.

#### Bit 2

WE1A	Description
0	Writes to all bits in DMACR1A, and bits 10, 6, and 2 in DMABCR are disal
1	Writes to all bits in DMACR1A, and bits 10, 6, and 2 in DMABCR are enabled

Rev. 5.00 Sep 14, 2006 page

REJ09

are enabled

Dagarintian

Bit 0—Write Enable 0A (WE0A): Enables or disables writes to all bits in DMACROA 8, 4, and 0 in DMABCR.

#### Bit 0

WEUA	Description		
0	Writes to all bits in DMACR0A, and bits 8, 4, and 0 in DMABCR are disable		
1	Writes to all bits in DMACR0A, and bits 8, 4, and 0 in DMABCR are enable		

Writes by the DTC to bits 15 to 12 (FAE and SAE) in DMABCR are invalid regardless DMAWER settings. These bits should be changed, if necessary, by CPU processing.

In writes by the DTC to bits 7 to 4 (DTE) in DMABCR, 1 can be written without first 1 To reactivate a channel set to full address mode, write 1 to both Write Enable A and W B for the channel to be reactivated.

MAR, IOAR, and ETCR are always write-enabled regardless of the DMAWER setting modifying these registers, the channel for which the modification is to be made should transfer end pin output. A port can be set for output automatically, and a transfer end by setting the appropriate bit.

DMATCR is initialized to H'00 by a reset, and in standby mode.

**Bits 7 and 6—Reserved:** Read-only bits, always read as 0.

# Bit 5—Transfer End Enable 1 (TEE1): Enables or disables transfer end pin 1 (TEN

Bit 5		
TEE1	Description	
0	TEND₁ pin output disabled	
1	TEND₁ pin output enabled	

# Bit 4—Transfer End Enable 0 (TEE0): Enables or disables transfer end pin 0 (TEN

Bit 4		
TEE0	Description	
0	TEND₀ pin output disabled	
1	TEND, pin output enabled	

The TEND pins are assigned only to channel B in short address mode. The transfer end signal indicates the transfer cycle in which the transfer counter reach

regardless of the transfer source. An exception is block transfer mode, in which the tra signal indicates the transfer cycle in which the block counter reached 0.

**Bits 3 to 0—Reserved:** Read-only bits, always read as 0.

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP15 bit in MSTPCR is set to 1, the DMAC operation stops at the end of cycle and a transition is made to module stop mode. For details, see section 21.5, Modu Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

#### Bit 15—Module Stop (MSTP15): Specifies the DMAC module stop mode.

#### Bits 15

Dita 10		
MSTP15	 Description	
0	DMAC module stop mode cleared	(
1	DMAC module stop mode set	

Rev. 5.00 Sep 14, 2006 page 254 of 1060



(4) Single address mode  Full address mode  (5) Normal mode  (6) Block transfer mode  (6) Block transfer mode  • External request • Auto-request • TPU channel 0 to 5 compare match/input capture A interrupt • SCI transmission complete interrupt • SCI reception complete interrupt • A/D converter conversion end interrupt		(3) repeat mode	complete interrupt
Conversion end interrupt  External request  (4) Single address mode  (5) Normal mode  (6) Block transfer mode  (6) Block transfer mode  • External request • Auto-request • TPU channel 0 to 5 compare match/input capture A interrupt • SCI transmission complete interrupt • SCI reception complete interrupt • A/D converter conversion end interrupt			1
(4) Single address mode  Full (5) Normal mode			A/D converter conversion end interrupt
Full address mode  (5) Normal mode  • External request • Auto-request  • TPU channel 0 to 5 compare match/input capture A interrupt • SCI transmission complete interrupt • SCI reception complete interrupt • A/D converter conversion end interrupt			<ul> <li>External request</li> </ul>
address mode  (6) Block transfer mode  (6) Block transfer mode  • TPU channel 0 to 5 compare match/input capture A interrupt  • SCI transmission complete interrupt  • SCI reception complete interrupt  • A/D converter conversion end interrupt		· · · · · · · · · · · · · · · · · · ·	
mode  (6) Block transfer mode  • TPU channel 0 to 5 compare match/input capture A interrupt  • SCI transmission complete interrupt  • SCI reception complete interrupt  • A/D converter conversion end interrupt		(5) Normal mode	External request
(6) Block transfer mode  TPU channel 0 to 5 compare match/input capture A interrupt  SCI transmission complete interrupt  SCI reception complete interrupt  A/D converter conversion end interrupt			Auto-request
complete interrupt  • SCI reception complete interrupt  • A/D converter conversion end interrupt		` ,	compare match/input
interrupt  • A/D converter conversion end interrupt			
conversion end interrupt			-
External request			A/D converter conversion end interrupt
			<ul> <li>External request</li> </ul>

(1) Sequential

mode

(2) Idle mode

(3) repeat mode

Short

mode

address

Dual

mode

address

REJ09

• Up to 4 chan

External requ

Single addre

applies to ch only • Modes (1), (2

> can also be single addres

· Max. 2-chan

operation, co

channels A a

· With auto-re-

mode transfe

steal transfe

selected

operate inde

to channel B

• TPU channel 0 to 5

capture A interrupt

SCI transmission

compare match/input

#### (2) Idle mode

In response to a single transfer request, the specified number of transfers are carried ou or one word at a time. An interrupt request can be sent to the CPU or DTC when the sp number of transfers have been completed. One address is specified as 24 bits, and the obits. The transfer source address and transfer destination address are fixed. The transfer is programmable.

#### (3) Repeat mode

In response to a single transfer request, the specified number of transfers are carried ou or one word at a time. When the specified number of transfers have been completed, th and transfer counter are restored to their original settings, and operation is continued. No request is sent to the CPU or DTC. One address is specified as 24 bits, and the other as The transfer direction is programmable.

#### (4) Single address mode

In response to a single transfer request, the specified number of transfers are carried ou external memory and an external device, one byte or one word at a time. Unlike dual at mode, source and destination accesses are performed in parallel. Therefore, either the s destination is an external device which can be accessed with a strobe alone, using the  $\overline{L}$ . One address is specified as 24 bits, and for the other, the pin is set automatically. The transfers are carried out external device which can be accessed with a strobe alone, using the  $\overline{L}$ .

Modes (1), (2) and (3) can also be specified for single address mode.

Rev. 5.00 Sep 14, 2006 page 256 of 1060

REJ09B0331-0500

RENESAS

External request: In response to a single transfer request, the specified number of tra carried out, one byte or one word at a time. An interrupt request can be sent to the CP when the specified number of transfers have been completed. Both addresses are spec bits.

#### (6) Block transfer mode

In response to a single transfer request, a block transfer of the specified block size is c This is repeated the specified number of times, once each time there is a transfer reque end of each single block transfer, one address is restored to its original setting. An into request can be sent to the CPU or DTC when the specified number of block transfers l completed. Both addresses are specified as 24 bits.

Table 7.6 summarizes register functions in sequential mode.

**Table 7.6** Register Functions in Sequential Mode

	Function			
Register	DTDIR = 0	DTDIR = 1	Initial Setting	Oper
23 0 MAR	Source address register	Destination address register	Start address of transfer destination or transfer source	Increi decre every
23 15 0 H'FF IOAR	Destination address register	Source address register	Start address of transfer source or transfer destination	Fixed
15 0 ETCR	Transfer cou	ınter	Number of transfers	Decre every transf when reach

Legend:

MAR : Memory address register
IOAR : I/O address register
ETCR : Transfer count register
DTDIR : Data transfer direction bit

MAR specifies the start address of the transfer source or transfer destination as 24 bits. incremented or decremented by 1 or 2 each time a byte or word is transferred.

IOAR specifies the lower 16 bits of the other address. The 8 bits above IOAR have a value H'FF.

Rev. 5.00 Sep 14, 2006 page 258 of 1060






Figure 7.3 Operation in Sequential Mode

The number of transfers is specified as 16 bits in ETCR. ETCR is decremented by 1 e transfer is executed, and when its value reaches H'0000, the DTE bit is cleared and tra If the DTIE bit is set to 1 at this time, an interrupt request is sent to the CPU or DTC.

The maximum number of transfers, when H'0000 is set in ETCR, is 65,536.

Transfer requests (activation sources) consist of A/D converter conversion end interrured requests, SCI transmission complete and reception complete interrupts, and TPU characompare match/input capture A interrupts. External requests can be set for channel B

Rev. 5.00 Sep 14, 2006 page REJ09






Figure 7.4 Example of Sequential Mode Setting Procedure

Table 7.7 summarizes register functions in idle mode.

**Table 7.7** Register Functions in Idle Mode

Register DTD		Fu	nction		Op
		DTDIR = 0	DTDIR = 1	Initial Setting	
23	MAR	Source address register	Destination address register	Start address of transfer destination or transfer source	Fix
23 1 H'FF	5 IOAR	Destination address register	Source address register	Start address of transfer source or transfer destination	Fix
1:	5 ETCR	0 Transfer co	unter	Number of transfers	De eve trar

Legend:

MAR : Memory address register
IOAR : I/O address register
ETCR : Transfer count register
DTDIR : Data transfer direction bit

MAR specifies the start address of the transfer source or transfer destination as 24 bits neither incremented nor decremented each time a byte or word is transferred.

IOAR specifies the lower 16 bits of the other address. The 8 bits above IOAR have a vHFF.

who rea

### Figure 7.5 Operation in Idle Mode

The number of transfers is specified as 16 bits in ETCR. ETCR is decremented by 1 ea transfer is executed, and when its value reaches H'0000, the DTE bit is cleared and transfer is executed. If the DTIE bit is set to 1 at this time, an interrupt request is sent to the CPU or DTC.


The maximum number of transfers, when H'0000 is set in ETCR, is 65,536.

Transfer requests (activation sources) consist of A/D converter conversion end interrup requests, SCI transmission complete and reception complete interrupts, and TPU channels compare match/input capture A interrupts. External requests can be set for channel B o

When the DMAC is used in single address mode, only channel B can be set.

Rev. 5.00 Sep 14, 2006 page 262 of 1060

REJ09B0331-0500



**8** 

Rev. 5.00 Sep 14, 2006 page

by the DTDIR bit in DMACR.

Table 7.8 summarizes register functions in repeat mode.

**Table 7.8 Register Functions in Repeat Mode** 

### **Function** DTDIR = 0DTDIR = 1Register **Initial Setting** Opera 23 Source Destination Start address of Increr MAR address address transfer destination decre register register or transfer source every Initial restor value H'000 23 15 Start address of Destination Source Fixed H'FF address address transfer source or **IOAR** register register transfer destination 7 Holds number Number of Fixed of transfers transfers **ETCRH** Transfer counter Decre 7 Number of every **ETCRL** transfers Loade **ETCR** when reach Legend: : Memory address register

IOAR : I/O address register ETCR: Transfer count register

DTDIR: Data transfer direction bit

Rev. 5.00 Sep 14, 2006 page 264 of 1060

REJ09B0331-0500

In repeat mode, ETCRL functions as the transfer counter, and ETCRH is used to hold of transfers. ETCRL is decremented by 1 each time a transfer is executed, and when it reaches H'00, it is loaded with the value in ETCRH. At the same time, the value set in restored in accordance with the values of the DTSZ and DTID bits in DMACR. The M restoration operation is as shown below.

$$MAR = MAR - (-1)^{^{DTID} \cdot 2DTSZ} \cdot ETCRH$$

The same value should be set in ETCRH and ETCRL.

In repeat mode, operation continues until the DTE bit is cleared. To end the transfer of therefore, you should clear the DTE bit to 0. A transfer end interrupt request is not serfor DTC.

By setting the DTE bit to 1 again after it has been cleared, the operation can be restart transfer after that terminated when the DTE bit was cleared.




Figure 7.7 Operation in Repeat mode

Transfer requests (activation sources) consist of A/D converter conversion end interrupt requests, SCI transmission complete and reception complete interrupts, and TPU channe compare match/input capture A interrupts. External requests can be set for channel B or

Rev. 5.00 Sep 14, 2006 page 266 of 1060 REJ09B0331-0500




Figure 7.8 Example of Repeat Mode Setting Procedure

Rev. 5.00 Sep 14, 2006 page

**Table 7.9** Register Functions in Single Address Mode

Register	DTDIR = 0	DTDIR = 1	Initial Setting	Ope	
23 0 MAR	Source address register	Destination address register	Start address of transfer destination or transfer source	*	
DACK pin	Write strobe	Read strobe	(Set automatically by SAE bit; IOAR is invalid)	Stro	
15 0 ETCR	Transfer co	unter	Number of transfers	*	

**Function** 

Legend:

MAR : Memory address register
IOAR : I/O address register
ETCR : Transfer count register
DTDIR : Data transfer direction bit
DACK : Data transfer acknowledge

Note: \* See the operation descriptions in sections 7.5.2, Sequential Mode, 7.5.3, Idl and 7.5.4, Repeat Mode.

MAR specifies the start address of the transfer source or transfer destination as 24 bits.

IOAR is invalid; in its place the strobe for external devices  $(\overline{DACK})$  is output.

Rev. 5.00 Sep 14, 2006 page 268 of 1060

REJ09B0331-0500







Figure 7.9 Operation in Single Address Mode (When Sequential Mode Is S



Rev. 5.00 Sep 14, 2006 page 270 of 1060

REJ09B0331-0500

(When Sequential Mode Is Specified)

Table 7.10 summarizes register functions in normal mode.

**Table 7.10 Register Functions in Normal Mode** 

Register		Function	Initial Setting	Operation
23 MARA	0	Source address register	Start address of transfer source	Incremented/o every transfer
23 MARB	0	Destination address register	Start address of transfer destination	Incremented/o every transfer
15 ETÇF	O RA	Transfer counter	Number of transfers	Decremented transfer; trans when count re H'0000
Legend:				

MARA: Memory address register A MARB: Memory address register B ETCRA: Transfer count register A


MARA and MARB specify the start addresses of the transfer source and transfer desti respectively, as 24 bits. MAR can be incremented or decremented by 1 or 2 each time word is transferred, or can be fixed.

Incrementing, decrementing, or holding a fixed value can be set separately for MARA MARB.

The number of transfers is specified by ETCRA as 16 bits. ETCRA is decremented ea transfer is performed, and when its value reaches H'0000 the DTE bit is cleared and tr If the DTIE bit is set to 1 at this time, an interrupt request is sent to the CPU or DTC.

The maximum number of transfers, when H'0000 is set in ETCRA, is 65,536.

Rev. 5.00 Sep 14, 2006 page









Figure 7.11 Operation in Normal Mode

Transfer requests (activation sources) are external requests and auto-requests.

With auto-request, the DMAC is only activated by register setting, and the specified nu transfers are performed automatically. With auto-request, cycle steal mode or burst mo selected. In cycle steal mode, the bus is released to another bus master each time a transfermed. In burst mode, the bus is held continuously until transfer ends.

Rev. 5.00 Sep 14, 2006 page 272 of 1060 REJ09B0331-0500





Rev. 5.00 Sep 14, 2006 page

transfer destination can be selected as a block area (an area composed of a number of b words).

Table 7.11 summarizes register functions in block transfer mode.

**Table 7.11 Register Functions in Block Transfer Mode** 

Register	Function	Initial Setting	Operation
23 0 MARA	Source address register	Start address of transfer source	Incremented/de every transfer,
23 0 MARB	Destination address register	Start address of transfer destination	Incremented/de every transfer,
7 0 ETCRAH	Holds block size	Block size	Fixed
7 ▼ 0 ETCRAL	Block size counter	Block size	Decremented of transfer; ETCR copied when coreaches H'00
15 0 ETCRB	Block transfer counter	Number of block transfers	Decremented of transfer; transf when count rea H'0000
Legend:			

Legend:

MARA: Memory address register A MARB: Memory address register B ETCRA: Transfer count register A

ETCRB: Transfer count register B



To specify the number of transfers, if M is the size of one block (where M = 1 to 256) transfers are to be performed (where N = 1 to 65,536), M is set in both ETCRAH and and N in ETCRB.

Figure 7.13 illustrates operation in block transfer mode when MARB is designated as

Rev. 5.00 Sep 14, 2006 page




Figure 7.13 Operation in Block Transfer Mode (BLKDIR = 0)

Figure 7.14 illustrates operation in block transfer mode when MARA is designated as a

Rev. 5.00 Sep 14, 2006 page 276 of 1060 REJ09B0331-0500




Figure 7.14 Operation in Block Transfer Mode (BLKDIR = 1)

ETCRAL is decremented by 1 each time a byte or word transfer is performed. In responsingle transfer request, burst transfer is performed until the value in ETCRAL reachest ETCRAL is then loaded with the value in ETCRAH. At this time, the value in the MA for which a block designation has been given by the BLKDIR bit in DMACRA is rest

accordance with the DTSZ, SAID/DAID, and SAIDE/DAIDE bits in DMACR.

ETCRB is decremented by 1 every block transfer, and when the count reaches H'0000 is cleared and transfer ends. If the DTIE bit is set to 1 at this point, an interrupt request the CPU or DTC.

Rev. 5.00 Sep 14, 2006 page REJ09







Figure 7.15 Operation Flow in Block Transfer Mode

Rev. 5.00 Sep 14, 2006 page 278 of 1060 REJ09B0331-0500



Block transfer

mode setting

REJ09

[1] Set each bit in DMABCRH.

mode.

Set the FAE bit to 1 to select full address

· Specify enabling or disabling of internal



Activation Source		Channels 0A and 1A	Channels 0B and 1B	Normal Mode
Internal Interrupts	ADI	0	0	Χ
	TXI0	0	0	Х
	RXI0	0	0	Х
	TXI1	0	0	Х
	RXI1	0	0	Х
	TGI0A	0	0	Х
	TGI1A	0	0	Х
	TGI2A	0	0	Х
	TGI3A	0	0	Х
	TGI4A	0	0	Х
	TGI5A	0	0	Х
External	DREQ pin falling edge input	Х	0	0
Requests	DREQ pin low-level input	Χ	0	0

Χ

Χ

В Tı M

0

0

0

Χ

0

Auto-request

Legend: ○: Can be specified

X: Cannot be specified



DTC activation source (DTA = 1), the interrupt source flag is cleared automatically by transfer. With ADI, TXI, and RXI interrupts, however, the interrupt source flag is not unless the prescribed register is accessed in a DMA transfer. If the same interrupt is us activation source for more than one channel, the interrupt request flag is cleared when priority channel is activated first. Transfer requests for other channels are held pendin DMAC, and activation is carried out in order of priority.

When DTE = 0, such as after completion of a transfer, a request from the selected acti source is not sent to the DMAC, regardless of the DTA bit. In this case, the relevant in request is sent to the CPU or DTC.

In case of overlap with a CPU interrupt source or DTC activation source (DTA = 0), t

If an external request (DREQ pin) is specified as an activation source, the relevant por

request flag is not cleared by the DMAC.

# **Activation by External Request**

set to input mode in advance.

Level sensing or edge sensing can be used for external requests.

below.

External request operation in normal mode (short address mode or full address mode)

input before transfer is completed.

When edge sensing is selected, a 1-byte or 1-word transfer is executed each time a high

transition is detected on the DREQ pin. The next transfer may not be performed if the

When level sensing is selected, the DMAC stands by for a transfer request while the I held high. While the DREQ pin is held low, transfers continue in succession, with the

released each time a byte or word is transferred. If the DREQ pin goes high in the mid transfer, the transfer is interrupted and the DMAC stands by for a transfer request.

Rev. 5.00 Sep 14, 2006 page REJ09

In burst mode, the DMAC keeps possession of the bus until the end of the transfer, and performed continuously.

## Single Address Mode

The DMAC can operate in dual address mode in which read cycles and write cycles are cycles, or single address mode in which read and write cycles are executed in parallel.

In dual address mode, transfer is performed with the source address and destination add specified separately.

In single address mode, on the other hand, transfer is performed between external space either the transfer source or the transfer destination is specified by an address, and an e device for which selection is performed by means of the  $\overline{DACK}$  strobe, without regard address. Figure 7.17 shows the data bus in single address mode.




Figure 7.17 Data Bus in Single Address Mode

Rev. 5.00 Sep 14, 2006 page 282 of 1060

REJ09B0331-0500



address strobe. For details of bus cycles, see section 7.5.11, DMAC Bus Cycles (Sing Mode).

Do not specify internal space for transfer addresses in single address mode.

### 7.5.9 **Basic DMAC Bus Cycles**

size transfer is performed from 16-bit, 2-state access space to 8-bit, 3-state access space bus is transferred from the CPU to the DMAC, a source address read and destination a are performed. The bus is not released in response to another bus request, etc., betwee and write operations. As with CPU cycles, DMA cycles conform to the bus controller

An example of the basic DMAC bus cycle timing is shown in figure 7.18. In this example of the basic DMAC bus cycle timing is shown in figure 7.18.




Figure 7.18 Example of DMA Transfer Bus Timing

The address is not output to the external address bus in an access to on-chip memory of I/O register.

Rev. 5.00 Sep 14, 2006 page






Figure 7.19 Example of Short Address Mode Transfer

A 1-byte or 1-word transfer is performed for one transfer request, and after the transfer released. While the bus is released one or more bus cycles are inserted by the CPU or I

In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-state cycle is inserted after the DMA write cycle.

In repeat mode, when  $\overline{\text{TEND}}$  output is enabled,  $\overline{\text{TEND}}$  output goes low in the transfer of which the transfer counter reaches 0.

Rev. 5.00 Sep 14, 2006 page 284 of 1060 REJ09B0331-0500




Figure 7.20 Example of Full Address Mode (Cycle Steal) Transfer

A one-byte or one-word transfer is performed, and after the transfer the bus is released bus is released one bus cycle is inserted by the CPU or DTC.

In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-stat cycle is inserted after the DMA write cycle.

Rev. 5.00 Sep 14, 2006 page




Figure 7.21 Example of Full Address Mode (Burst Mode) Transfer

In burst mode, one-byte or one-word transfers are executed consecutively until transfer

In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-state cycle is inserted after the DMA write cycle.

If a request from another higher-priority channel is generated after burst transfer starts, channel has to wait until the burst transfer ends.

If an NMI is generated while a channel designated for burst transfer is in the transfer en the DTME bit is cleared and the channel is placed in the transfer disabled state. If burst has already been activated inside the DMAC, the bus is released on completion of a one-word transfer within the burst transfer, and burst transfer is suspended. If the last to cycle of the burst transfer has already been activated inside the DMAC, execution contend of the transfer even if the DTME bit is cleared.

Rev. 5.00 Sep 14, 2006 page 286 of 1060 REJ09B0331-0500





Figure 7.22 Example of Full Address Mode (Block Transfer Mode) Transfer Mode)

A one-block transfer is performed for one transfer request, and after the transfer the breleased. While the bus is released, one or more bus cycles are inserted by the CPU or

In the transfer end cycle of each block (the cycle in which the transfer counter reaches state DMA dead cycle is inserted after the DMA write cycle.

One block is transmitted without interruption. NMI generation does not affect block to operation.



[3] [6] Start of DMA cycle; DREQ pin high level sampling on the rising edge of φ starts.
 [4] [7] When the DREQ pin high level has been sampled, acceptance is resumed after t write cycle is completed.

write cycle is completed.
(As in [1], the DREQ pin low level is sampled on the rising edge of φ, and the requise held.)

Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visib


Figure 7.23 Example of DREQ Pin Falling Edge Activated Normal Mode Tr

 $\overline{DREQ}$  pin sampling is performed every cycle, with the rising edge of the next  $\phi$  cycle and of the DMABCR write cycle for setting the transfer enabled state as the starting po

When the DREQ pin low level is sampled while acceptance by means of the DREQ pin

possible, the request is held in the DMAC. Then, when activation is initiated in the DM request is cleared, and  $\overline{DREQ}$  pin high level sampling for edge detection is started. If  $\overline{D}$  high level sampling has been completed by the time the DMA write cycle ends, accepta resumes after the end of the write cycle,  $\overline{DREQ}$  pin low level sampling is performed agonthis operation is repeated until the transfer ends.

Rev. 5.00 Sep 14, 2006 page 288 of 1060 REJ09B0331-0500




- [2] [5] The request is cleared at the next bus break, and activation is started in the DMAC.
   [3] [6] Start of DMA cycle; DREQ pin high level sampling on the rising edge of φ starts.
   [4] [7] When the DREQ pin high level has been sampled, acceptance is resumed after the de
  - 4] [7] When the DREQ pin high level has been sampled, acceptance is resumed after the de is completed.
    (As in [1], the DREQ pin low level is sampled on the rising edge of φ, and the request is

Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visible.

Figure 7.24 Example of DREQ Pin Falling Edge Activated Block Transfer Mod

 $\overline{DREQ}$  pin sampling is performed every cycle, with the rising edge of the next  $\phi$  cycle end of the DMABCR write cycle for setting the transfer enabled state as the starting p When the  $\overline{DREQ}$  pin low level is sampled while acceptance by means of the  $\overline{DREQ}$  p possible, the request is held in the DMAC. Then, when activation is initiated in the DMAC.

possible, the request is held in the DMAC. Then, when activation is initiated in the DI request is cleared, and  $\overline{DREQ}$  pin high level sampling for edge detection is started. If high level sampling has been completed by the time the DMA dead cycle ends, accept resumes after the end of the dead cycle,  $\overline{DREQ}$  pin low level sampling is performed a operation is repeated until the transfer ends.



- [1] Acceptance after transfer enabling; the DREQ pin low level is sampled on the rising edge of φ, and the request is held.
- [2] [5] The request is cleared at the next bus break, and activation is started in the DMAC.
- [3] [6] The DMA cycle is started.[4] [7] Acceptance is resumed after the write cycle is completed.

(As in [1], the  $\overline{DREQ}$  pin low level is sampled on the rising edge of  $\phi$ , and the request Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visible.


Figure 7.25 Example of DREQ Level Activated Normal Mode Transfer

 $\overline{DREQ}$  pin sampling is performed every cycle, with the rising edge of the next  $\phi$  cycle a

end of the DMABCR write cycle for setting the transfer enabled state as the starting po

When the DREQ pin low level is sampled while acceptance by means of the DREQ pin possible, the request is held in the DMAC. Then, when activation is initiated in the DM request is cleared. After the end of the write cycle, acceptance resumes,  $\overline{DREQ}$  pin low sampling is performed again, and this operation is repeated until the transfer ends.

Rev. 5.00 Sep 14, 2006 page 290 of 1060 REJ09B0331-0500



- [1] Acceptance after transfer enabling; the DREQ pin low level is sampled on the rising edge of φ, and the request is held.
- [2] [5] The request is cleared at the next bus break, and activation is started in the DMAC.
- [3] [6] The DMA cycle is started.
   [4] [7] Acceptance is resumed after the dead cycle is completed.
   (As in [1], the DREQ pin low level is sampled on the rising edge of φ, and the request in the properties of 
Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visible.

Figure 7.26 Example of DREQ Level Activated Block Transfer Mode Tra

 $\overline{DREQ}$  pin sampling is performed every cycle, with the rising edge of the next  $\phi$  cycle end of the DMABCR write cycle for setting the transfer enabled state as the starting p

When the DREQ pin low level is sampled while acceptance by means of the DREQ p possible, the request is held in the DMAC. Then, when activation is initiated in the DI request is cleared. After the end of the dead cycle, acceptance resumes,  $\overline{DREQ}$  pin low sampling is performed again, and this operation is repeated until the transfer ends.

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 7.27 Example of Single Address Mode (Byte Read) Transfer




Figure 7.28 Example of Single Address Mode (Word Read) Transfer

A one-byte or one-word transfer is performed for one transfer request, and after the transfer is bus is released. While the bus is released, one or more bus cycles are inserted by the C

In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-stat cycle is inserted after the DMA write cycle.




Figure 7.29 Example of Single Address Mode (Byte Write) Transfer

Rev. 5.00 Sep 14, 2006 page 294 of 1060 REJ09B0331-0500




Figure 7.30 Example of Single Address Mode (Word Write) Transfe


A one-byte or one-word transfer is performed for one transfer request, and after the trabus is released. While the bus is released one or more bus cycles are inserted by the C

In the transfer end cycle (the cycle in which the transfer counter reaches 0), a one-stat cycle is inserted after the DMA write cycle.

Rev. 5.00 Sep 14, 2006 page

REJO:





- [2] [5] The request is cleared at the next bus break, and activation is started in the DMAC.
- [3] [6] Start of DMA cycle; DREQ pin high level sampling on the rising edge of  $\phi$  starts. [4] [7] When the DREQ pin high level has been sampled, acceptance is resumed after the single
  - cycle is completed. (As in [1], the  $\overline{DREQ}$  pin low level is sampled on the rising edge of  $\phi$ , and the request is held

Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visible.

Figure 7.31 Example of DREQ Pin Falling Edge Activated Single Address Mode


 $\overline{\text{DREQ}}$  pin sampling is performed every cycle, with the rising edge of the next  $\phi$  cycle is end of the DMABCR write cycle for setting the transfer enabled state as the starting po

When the DREQ pin low level is sampled while acceptance by means of the DREQ pin

possible, the request is held in the DMAC. Then, when activation is initiated in the DM request is cleared, and  $\overline{DREQ}$  pin high level sampling for edge detection is started. If  $\overline{D}$ high level sampling has been completed by the time the DMA single cycle ends, accept resumes after the end of the single cycle, DREQ pin low level sampling is performed a this operation is repeated until the transfer ends.

Rev. 5.00 Sep 14, 2006 page 296 of 1060 REJ09B0331-0500





- edge of φ, and the request is held.
   [2] [5] The request is cleared at the next bus break, and activation is started in the DMAC.
- [3] [6] The DMAC cycle is started.
- [4] [7] Acceptance is resumed after the single cycle is completed.
  (As in [1], the DREQ pin low level is sampled on the rising edge of φ, and the reques

Note: In write data buffer mode, bus breaks from [2] to [7] may be hidden, and not visible.

Figure 7.32 Example of DREQ Pin Low Level Activated Single Address Mode

DREQ pin sampling is performed every cycle, with the rising edge of the next  $\phi$  cycle

end of the DMABCR write cycle for setting the transfer enabled state as the starting p When the  $\overline{DREQ}$  pin low level is sampled while acceptance by means of the  $\overline{DREQ}$  p

possible, the request is held in the DMAC. Then, when activation is initiated in the DI

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09

When the WDDE off of DCKE in the bus controlled is set to 1, chaoling the write data t function, dual address transfer external write cycles or single address transfers and inte accesses (on-chip memory or internal I/O registers) are executed in parallel. Internal ac independent of the bus master, and DMAC dead cycles are regarded as internal accesses

A low level can always be output from the TEND pin if the bus cycle in which a low le output is an external bus cycle. However, a low level is not output from the TEND pin cycle in which a low level is to be output from the TEND pin is an internal bus cycle, a external write cycle is executed in parallel with this cycle.

Figure 7.33 shows an example of burst mode transfer from on-chip RAM to external m using the write data buffer function.




Figure 7.33 Example of Dual Address Transfer Using Write Data Buffer Fu

Figure 7.34 shows an example of single address transfer using the write data buffer fun this example, the CPU program area is in on-chip memory.

Rev. 5.00 Sep 14, 2006 page 298 of 1060

REJ09B0331-0500






Figure 7.34 Example of Single Address Transfer Using Write Data Buffer I

When the write data buffer function is activated, the DMAC recognizes that the bus concerned has ended, and starts the next operation. Therefore,  $\overline{DREQ}$  pin sampling is state after the start of the DMA write cycle or single address transfer.

# 7.5.13 DMAC Multi-Channel Operation

The DMAC channel priority order is: channel 0 > channel 1, and channel A > channel 7.13 summarizes the priority order for DMAC channels.

Table 7.13 DMAC Channel Priority Order

Short Address Mode	Full Address Mode	Priority	
Channel 0A	Channel 0	High	
Channel 0B		<b>↑</b>	
Channel 1A	Channel 1		
Channel 1B		Low	

If transfer requests are issued simultaneously for more than one channel, or if a transfer another channel is issued during a transfer, when the bus is released the DMAC select highest-priority channel from among those issuing a request according to the priority in table 7.13.

Rev. 5.00 Sep 14, 2006 page REJ0






Figure 7.35 Example of Multi-Channel Transfer

# 7.5.14 Relation between External Bus Requests, Refresh Cycles, the DTC, and

There can be no break between a DMA cycle read and a DMA cycle write. This means refresh cycle, external bus release cycle, or DTC cycle is not generated between the external write in a DMA cycle.

In the case of successive read and write cycles, such as in burst transfer or block transfer or external bus released state may be inserted after a write cycle. Since the DTC has a lapriority than the DMAC, the DTC does not operate until the DMAC releases the bus.

When DMA cycle reads or writes are accesses to on-chip memory or internal I/O regist DMA cycles may be executed at the same time as refresh cycles or external bus release

Rev. 5.00 Sep 14, 2006 page 300 of 1060 REJ09B0331-0500



completion of the 1-byte or 1-word transfer in progress, then releases the bus, which p CPU.

The channel on which transfer was interrupted can be restarted by setting the DTME I Figure 7.36 shows the procedure for continuing transfer when it has been interrupted interrupt on a channel designated for burst mode transfer.




Figure 7.36 Example of Procedure for Continuing Transfer on Channel Inter NMI Interrupt




Figure 7.37 Example of Procedure for Forcibly Terminating DMAC Operation




Figure 7.38 Example of Procedure for Clearing Full Address Mode

REJ0

DEND0A	Interrupt due to end of transfer on channel 0A	Interrupt due to end of transfer on channel 0	High <b>↑</b>	
DEND0B	Interrupt due to end of transfer on channel 0B	Interrupt due to break in transfer on channel 0		
DEND1A	Interrupt due to end of transfer on channel 1A	Interrupt due to end of transfer on channel 1		
DEND1B	Interrupt due to end of transfer on channel 1B	Interrupt due to break in transfer on channel 1	Low	

Enabling or disabling of each interrupt source is set by means of the DTIE bit for the corresponding channel in DMABCR, and interrupts from each source are sent to the in controller independently.

The relative priority of transfer end interrupts on each channel is decided by the interruct controller, as shown in table 7.13.

Figure 7.39 shows a block diagram of a transfer end/transfer break interrupt. An interrulal always generated when the DTIE bit is set to 1 while DTE bit is cleared to 0.




Figure 7.39 Block Diagram of Transfer End/Transfer Break Interrup

In full address mode, a transfer break interrupt is generated when the DTME bit is clear while DTIEB bit is set to 1.

In both short address mode and full address mode, DMABCR should be set so as to preoccurrence of a combination that constitutes a condition for interrupt generation during

Rev. 5.00 Sep 14, 2006 page 304 of 1060 REJ09B0331-0500



#### **Module Stop**

When the MSTP15 bit in MSTPCR is set to 1, the DMAC clock stops, and the module entered. However, 1 cannot be written to the MSTP15 bit if any of the DMAC channel This setting should therefore be made when DMAC operation is stopped.

When the DMAC clock stops, DMAC register accesses can no longer be made. Since following DMAC register settings are valid even in the module stop state, they should invalidated, if necessary, before a module stop.

- Transfer end/suspend interrupt (DTE = 0 and DTIE = 1)
- TEND pin enable (TEE = 1)
- $\overline{DACK}$  pin enable (FAE = 0 and SAE = 1)

#### **Medium-Speed Mode**

When the DTA bit is 0, internal interrupt signals specified as DMAC transfer sources detected.

In medium-speed mode, the DMAC operates on a medium-speed clock, while on-chip modules operate on a high-speed clock. Consequently, if the period in which the relev source is cleared by the CPU, DTC, or another DMAC channel, and the next interrupt generated, is less than one state with respect to the DMAC clock (bus master clock), edetection may not be possible and the interrupt may be ignored.

Also, in medium-speed mode,  $\overline{DREQ}$  pin sampling is performed on the rising edge of speed clock.

Rev. 5.00 Sep 14, 2006 page

REJ0



external accesses should only be manipulated when external reads, etc., are used with I operation disabled, and the operation is not performed in parallel with external access.

#### (b) Write Data Buffer Function and DMAC Operation Timing

The DMAC can start its next operation during external access using the write data buff Consequently, the DREQ pin sampling timing, TEND output timing, etc., are different case in which the write data buffer function is disabled. Also, internal bus cycles maybe and not visible.

## (c) Write Data Buffer Function and TEND Output

A low level is not output from the TEND pin if the bus cycle in which a low level is to from the TEND pin is an internal bus cycle, and an external write cycle is executed in It this cycle. Note, for example, that a low level may not be output from the TEND pin if data buffer function is used when data transfer is performed between an internal I/O regon-chip memory.

If at least one of the DMAC transfer addresses is an external address, a low level is out the  $\overline{\text{TEND}}$  pin.

Rev. 5.00 Sep 14, 2006 page 306 of 1060

REJ09B0331-0500

RENESAS




Figure 7.40 Example in Which Low Level Is Not Output at TEND Pi

# Activation by Falling Edge on DREQ Pin

DREQ pin falling edge detection is performed in synchronization with DMAC internation of the operation is as follows:

- [1] Activation request wait state: Waits for detection of a low level on the DREQ pin, switches to [2].
  - [2] Transfer wait state: Waits for DMAC data transfer to become possible, and switch [3] Activation request disabled state: Waits for detection of a high level on the DREQ
- switches to [1].

After DMAC transfer is enabled, a transition is made to [1]. Thus, initial activation af enabled is performed by detection of a low level.

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ0

#### **Internal Interrupt after End of Transfer**

When the DTE bit is cleared to 0 by the end of transfer or an abort, the selected internal request will be sent to the CPU or DTC even if DTA is set to 1.

Also, if internal DMAC activation has already been initiated when operation is aborted transfer is executed but flag clearing is not performed for the selected internal interrupt DTA is set to 1.

An internal interrupt request following the end of transfer or an abort should be handled CPU as necessary.

#### **Channel Re-Setting**

To reactivate a number of channels when multiple channels are enabled, use exclusive transfer end interrupts, and perform DMABCR control bit operations exclusively.

Note, in particular, that in cases where multiple interrupts are generated between readir writing of DMABCR, and a DMABCR operation is performed during new interrupt had DMABCR write data in the original interrupt handling routine will be incorrect, and the invalidate the results of the operations by the multiple interrupts. Ensure that overlapping DMABCR operations are not performed by multiple interrupts, and that there is no sep

between read and write operations by the use of a bit-manipulation instruction.

Also, when the DTE and DTME bits are cleared by the DMAC or are written with 0, the first be read while cleared to 0 before the CPU can write a 1 to them.

Rev. 5.00 Sep 14, 2006 page 308 of 1060 REJ09B0331-0500

RENESAS

#### 8.1.1 Features

The features of the DTC are:

- Transfer possible over any number of channels
  - Transfer information is stored in memory
  - One activation source can trigger a number of data transfers (chain transfer)
- Wide range of transfer modes
  - Normal, repeat, and block transfer modes available
  - Incrementing, decrementing, and fixing of source and destination addresses car
- Direct specification of 16-Mbyte address space possible
   24-bit transfer source and destination addresses can be specified
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
  - An interrupt request can be issued to the CPU after one data transfer ends
  - An interrupt request can be issued to the CPU after the specified data transfers
- Activation by software is possible

completely ended

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 8.1 Block Diagram of DTC

Rev. 5.00 Sep 14, 2006 page 310 of 1060

REJ09B0331-0500



DTC source address register
DTC destination address register
DTC transfer count register A
DTC transfer count register B
DTC enable registers
DTC vector register
Module stop control register

Notes: 1. Lower 16 bits of the address.

3. Addresses H'F800 to H'FBFF contain register information. When the DTC i

RENESAS

SAR

DAR

CRA

CRB

2. Registers within the DTC cannot be read or written to directly.

not clear the RAME bit in SYSCR to 0.

**DTCER** 

**DTVECR** 

**MSTPCR** 

\_\_\*2

\_\_\*2

\_\_\*2

R/W

R/W

R/W

Undefined

Undefined

Undefined

Undefined

H'00

H'00

H'3FFF

Rev. 5.00 Sep 14, 2006 page

REJ09

\_\_\*3

\_\_\*3

\_\_\*3

\*3

H'FF30

H'FF37

H'FF30

Initial value:	Unde-						
	fined						
R/W :	_	_	_	_	_	_	_

Bits 7 and 6—Source Address Mode 1 and 0 (SM1, SM0): These bits specify whether to be incremented, decremented, or left fixed after a data transfer.

Bit 7 Bit 6

Bit 7	Bit 6	
SM1	SM0	Description
0	_	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

Bits 5 and 4—Destination Address Mode 1 and 0 (DM1, DM0): These bits specify v

DAR is	DAR is to be incremented, decremented, or left fixed after a data transfer.					
Bit 5	Bit 4					
DM1	DM0	Description				
0	_	DAR is fixed				
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)				
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)				

Rev. 5.00 Sep 14, 2006 page 312 of 1060

**Bit 1—DTC Transfer Mode Select (DTS):** Specifies whether the source side or the side is set to be a repeat area or block area, in repeat mode or block transfer mode.

# Bit 1

DTS	Description
0	Destination side is repeat area or block area
1	Source side is repeat area or block area

Bit 0—DTC Data Transfer Size (Sz): Specifies the size of data to be transferred.

## Bit 0

Sz	 Description	
0	Byte-size transfer	
1	Word-size transfer	

MRB is an 8-bit register that controls the DTC operating mode.

Bit 7—DTC Chain Transfer Enable (CHNE): Specifies chain transfer. With chain tr number of data transfers can be performed consecutively in response to a single transfe

In data transfer with CHNE set to 1, determination of the end of the specified number of clearing of the interrupt source flag, and clearing of DTCER is not performed.

#### Bit 7

CHNE	Description
0	End of DTC data transfer (activation waiting state is entered)
1	DTC chain transfer (new register information is read, then data is transferre

Bit 6—DTC Interrupt Select (DISEL): Specifies whether interrupt requests to the CF disabled or enabled after a data transfer.

## Bit 6

DISEL	Description
0	After a data transfer ends, the CPU interrupt is disabled unless the transfe 0 (the DTC clears the interrupt source flag of the activating interrupt to 0)
1	After a data transfer ends, the CPU interrupt is enabled (the DTC does not interrupt source flag of the activating interrupt to 0)

Bits 5 to 0—Reserved: These bits have no effect on DTC operation in the H8S/2655 C should always be written with 0.

Rev. 5.00 Sep 14, 2006 page 314 of 1060 REJ09B0331-0500



SAR is a 24-bit register that designates the source address of data to be transferred by For word-size transfer, specify an even source address.

# 8.2.4 DTC Destination Address Register (DAR)

Bit	:	_23	22	21	20	19	=	4	3	2
Initial value	:	Unde-	Unde-	Unde-	Unde-	Unde-		Unde-	Unde-	Und
		fined	fined	fined	fined	fined		fined	fined	fine
R/W	:	_	_	_	_	_		_	_	_

DAR is a 24-bit register that designates the destination address of data to be transferred DTC. For word-size transfer, specify an even destination address.

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65536). It i decremented by 1 every time data is transferred, and transfer ends when the count reach

In repeat mode or block transfer mode, the CRA is divided into two parts: the upper 8 t (CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CRA functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time transferred, and the contents of CRAH are sent when the count reaches H'00. This oper repeated.

#### 8.2.6 **DTC Transfer Count Register B (CRB)**

Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
																ĺ
																L
Initial value	<del>)</del> :	Unde-	ı													
		fined														
R/W						_		_	_		_	_		_		

CRB is a 16-bit register that designates the number of times data is to be transferred by block transfer mode. It functions as a 16-bit transfer counter (1 to 65536) that is decren every time data is transferred, and transfer ends when the count reaches H'0000.

Rev. 5.00 Sep 14, 2006 page 316 of 1060

REJ09B0331-0500



with bits corresponding to the interrupt sources that can activate the DTC. These bits disable DTC service for the corresponding interrupt sources.

The DTC enable registers are initialized to H'00 by a reset and in hardware standby m

#### Bit n—DTC Activation Enable (DTCEn)

Bit n	
DTCEn	Description
0	DTC activation by this interrupt is disabled
	[Clearing conditions]
	<ul> <li>When the DISEL bit is 1 and the data transfer has ended</li> </ul>
	<ul> <li>When the specified number of transfers have ended</li> </ul>
1	DTC activation by this interrupt is enabled
	[Holding condition]

Note: n = 7 to 0

A DTCE bit can be set for each interrupt source that can activate the DTC. The correst between interrupt sources and DTCE bits is shown in table 8.4, together with the vector generated for each interrupt controller.

When the DISEL bit is 0 and the specified number of transfers have not en

For DTCE bit setting, read/write operations must be performed using bit-manipulation such as BSET and BCLR. For the initial setting only, however, when multiple activate are set at one time, it is possible to disable interrups and write after executing a dummi relevant register.

is read.

DTVECR is an 8-bit readable/writable register that enables or disables DTC activation software, and sets a vector number for the software activation interrupt.

DTVECR is initialized to H'00 by a reset and in hardware standby mode.

**Bit 7—DTC Software Activation Enable (SWDTE):** Enables or disables DTC activation software.

When clearing the SWDTE bit to 0 by software, write 0 to SWDTE after reading SWD

#### Bit 7

D.C. /	
SWDTE	Description
0	DTC software activation is disabled
	[Clearing condition]
	When the DISEL bit is 0 and the specified number of transfers have not en
1	DTC software activation is enabled
	[Holding conditions]
	When the DISEL bit is 1 and data transfer has ended
	When the specified number of transfers have ended
	During data transfer due to software activation

specify a vector number for DTC software activation.

The vector address is expressed as H'0400 + ((vector number) < < 1) < < 1 indicates as

Bits 6 to 0—DTC Software Activation Vectors 6 to 0 (DTVEC6 to DTVEC0): The

The vector address is expressed as H'0400 + ((vector number) << 1). <<1 indicates a or shift. For example, when DTVEC6 to DTVEC0 = H'10, the vector address is H'0420.

Rev. 5.00 Sep 14, 2006 page 318 of 1060

REJ09B0331-0500

RENESAS

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP14 bit in MSTPCR is set to 1, the DTC operation stops at the end of t and a transition is made to module stop mode. However, 1 cannot be written in the Ms while the DTC is operating. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 14—Module Stop (MSTP14): Specifies the DTC module stop mode.

#### Rit 14

Description
DTC module stop mode cleared
DTC module stop mode set

# 8.3 Operation

#### 8.3.1 Overview

When activated, the DTC reads register information that is already stored in memory data on the basis of that register information. After the data transfer, it writes updated information back to memory. Pre-storage of register information in memory makes it transfer data over any required number of channels. Setting the CHNE bit to 1 makes perform a number of transfers with a single activation.

Figure 8.2 shows a flowchart of DTC operation.






Figure 8.2 Flowchart of DTC Operation

The DTC transfer mode can be normal mode, repeat mode, or block transfer mode.

The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR design transfer destination address. After each transfer, SAR and DAR are independently incredecremented, or left fixed.

Table 8.2 outlines the functions of the DTC.

Rev. 5.00 Sep 14, 2006 page 320 of 1060 REJ09B0331-0500

RENESAS

- Memory addresses are incremented or decremented by 1 or 2 Up to 65,536 transfers possible
  - Repeat mode
- DMAC DEND

SCI TXI or RXI

A/D converter ADI

Software

- - One transfer request transfers one byte or one word
  - Memory addresses are incremented or
  - decremented by 1 or 2 After the specified number of transfers
  - (1 to 256), the initial state resumes and operation continues
- Block transfer mode
  - One transfer request transfers a block of the specified size
  - Block size is from 1 to 256 bytes or words
  - Up to 65,536 transfers possible
  - A block area can be designated at either the source or destination

#### 8.3.2 **Activation Sources**

of SCIO.

bit. An interrupt becomes a DTC activation source when the corresponding bit is set to CPU interrupt source when the bit is cleared to 0.

The DTC operates when activated by an interrupt or by a write to DTVECR by software interrupt request can be directed to the CPU or DTC, as designated by the correspond

At the end of a data transfer (or the last consecutive transfer in the case of chain transf activation source or corresponding DTCER bit is cleared. Table 8.3 shows activation DTCER clearance. The activation source flag, in the case of RXIO, for example, is the

RENESAS

REJ09

Figure 8.3 shows a block diagram of activation source control. For details see section 5 Controller.




Figure 8.3 Block Diagram of DTC Activation Source Control

When an interrupt has been designated a DTC activation source, existing CPU mask lead interrupt controller priorities have no effect. If there is more than one activation source time, the DTC operates in accordance with the default priorities.

Rev. 5.00 Sep 14, 2006 page 322 of 1060

REJ09B0331-0500



The DTC reads the start address of the register information from the vector address se activation source, and then reads the register information from that start address. The information can be placed at predetermined addresses in the on-chip RAM. The start a the register information should be an integral multiple of four.

The configuration of the vector address is the same in both normal and advanced mod unit being used in both cases. These two bytes specify the lower bits of the address in RAM.

		. •
IRQ4		20
IRQ5		21
IRQ6		22
IRQ7		23
ADI (A/D conversion end)	A/D	28
TGI0A (GR0A compare match/ input capture)	TPU channel 0	32
TGI0B (GR0B compare match/ input capture)		33
TGI0C (GR0C compare match/ input capture)	compare match/	34
TGI0D (GR0D compare match/ input capture)		35
TGI1A (GR1A compare match/ input capture)	TPU channel 1	40
TGI1B (GR1B compare match/ input capture)		41
TGI2A (GR2A compare match/ input capture)	TPU channel 2	44
TGI2B (GR2B compare match/ input capture)		45

17

18

19

H'0422

H'0424

H'0426

H'0428

H'042A

H'042C

H'042E

H'0438

H'0440

H'0442

H'0444

H'0446

H'0450

H'0452

H'0458

H'045A

DTCEA6

DTCEA4

DTCEA3

DTCEA2

DTCEA1

DTCEA0

DTCEB6

DTCEB5

DTCEB4

DTCEB3

DTCEB2

DTCEB1

DTCEB0

DTCEC7

DTCEC6

IRQ1

IRQ2

IRQ3

input capture)							
TGI5A (GR5A compare match/input capture)	TPU channel 5	60	H'0478	DTCED			
TGI5B (GR5B compare match/input capture)	=	61	H'047A	DTCED4			
CMIA0	8-bit timer channel 0	64	H'0480	DTCED			
CMIB0		65	H'0482	DTCED2			
CMIA1	8-bit timer channel 1	68	H'0488	DTCED1			
CMIB1		69	H'048A	DTCED			
DMTEND0A (DMAC transfer end 0)	DMAC -	72	H'0490	DTCEE7			
DMTEND0B (DMAC transfer end 1)		73	H'0492	DTCEE			
DMTEND1A (DMAC transfer end 2)		74	H'0494	DTCEE			
DMTEND1B (DMAC transfer end 3)	<del>-</del>	75	H'0496	DTCEE4			
RXI0 (reception complete 0)	SCI	81	H'04A2	DTCEE			
TXI0 (transmit data empty 0)	channel 0	82	H'04A4	DTCEE2			
RXI1 (reception complete 1)	SCI	85	H'04AA	DTCEE			
TXI1 (transmit data empty 1)	channel 1	86	H'04AC	DTCEE			

TGI3D (GR3D compare match/

TGI4A (GR4A compare match/

TGI4B (GR4B compare match/

RXI2 (reception complete 2)

TXI2 (transmit data empty 2)

input capture)

input capture)

89

90

51

56

57

TPU

SCI

channel 2

channel 4

DTCEC2

DTCEC<sup>2</sup>

DTCEC

H'0466

H'0470

H'0472

H'04B2

H'04B4

DTCEF7

DTCEF6

Chain transfer

Figure 8.4 Correspondence between DTC Vector Address and Register Infor

# 8.3.4 Location of Register Information in Address Space

Figure 8.5 shows how the register information should be located in the address space.

Locate the MRA, SAR, MRB, DAR, CRA, and CRB registers, in that order, from the s of the register information (contents of the vector address). In the case of chain transfer information should be located in consecutive areas.

Locate the register information in the on-chip RAM (addresses: H'FFF800 to H'FFFBF




Figure 8.5 Location of Register Information in Address Space

Rev. 5.00 Sep 14, 2006 page 326 of 1060

REJ09B0331-0500



**Table 8.5 Register Information in Normal Mode** 

Name	Abbreviation	Function
DTC source address register	SAR	Designates source addre
DTC destination address register	DAR	Designates destination a
DTC transfer count register A	CRA	Designates transfer cour
DTC transfer count register B	CRB	Not used




Figure 8.6 Memory Mapping in Normal Mode

Rev. 5.00 Sep 14, 2006 page REJ09

Table 8.6 lists the register information in repeat mode and figure 8.7 shows memory marepeat mode.

**Table 8.6** Register Information in Repeat Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates source addres
DTC destination address register	DAR	Designates destination ad
DTC transfer count register AH	CRAH	Holds number of transfers
DTC transfer count register AL	CRAL	Designates transfer count
DTC transfer count register B	CRB	Not used
· ·		




Figure 8.7 Memory Mapping in Repeat Mode

Rev. 5.00 Sep 14, 2006 page 328 of 1060 REJ09B0331-0500

RENESAS

CPU interrupt is requested.

Table 8.7 lists the register information in block transfer mode and figure 8.8 shows mapping in block transfer mode.

**Table 8.7** Register Information in Block Transfer Mode

Name	Abbreviation	Function
DTC source address register	SAR	Designates transfer sour
DTC destination address register	DAR	Designates destination a
DTC transfer count register AH	CRAH	Holds block size
DTC transfer count register AL	CRAL	Designates block size co
DTC transfer count register B	CRB	Transfer count




Figure 8.8 Memory Mapping in Block Transfer Mode

Rev. 5.00 Sep 14, 2006 page 330 of 1060 REJ09B0331-0500

RENESAS




Figure 8.9 Chain Transfer Memory Map

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not gene end of the specified number of transfers or by setting of the DISEL bit to 1, and the in source flag for the activation source is not affected.

Rev. 5.00 Sep 14, 2006 page REJ09






Figure 8.10 DTC Operation Timing (Example in Normal Mode or Repeat M




Figure 8.11 DTC Operation Timing (Example of Block Transfer Mode with Block Size of 2)

Rev. 5.00 Sep 14, 2006 page 332 of 1060 REJ09B0331-0500

Transfer Transfer Transfer information information read write read

Figure 8.12 DTC Operation Timing (Example of Chain Transfer)

# 8.3.10 Number of DTC Execution States

Table 8.8 lists execution statuses for a single DTC data transfer, and table 8.9 shows t states required for each execution status.

**Table 8.8 DTC Execution Statuses** 

Mode	Vector Read I	Register Information Read/Write J	Data Read K	Data Write L
Normal	1	6	1	1
Repeat	1	6	1	1
Block transfer	1	6	N	N

N: Block size (initial setting of CRA

Rev. 5.00 Sep 14, 2006 page

REJ09

read/write	S	-		_	_	1	_	_
Byte data read	$S_{\kappa}$	1	1	2	2	2	3 + m	:
Word data read	$S_{\kappa}$	1	1	4	2	4	6 + 2m	:
Byte data write	S <sub>L</sub>	1	1	2	2	2	3 + m	:
Word data write	S <sub>L</sub>	1	1	4	2	4	6 + 2m	:
Internal operation	S <sub>M</sub>					1	•	•

The number of execution states is calculated from the formula below. Note that  $\Sigma$  mean of all transfers activated by one activation event (the number in which the CHNE bit is plus 1).

Number of execution states = 
$$I \cdot S_{_{I}} + \Sigma (J \cdot S_{_{J}} + K \cdot S_{_{K}} + L \cdot S_{_{L}}) + M \cdot S_{_{M}}$$

For example, when the DTC vector address table is located in on-chip ROM, normal m and data is transferred from the on-chip ROM to an internal I/O register, the time requi DTC operation is 13 states. The time from activation to the end of the data write is 10 s



- [3] Set the corresponding bit in DTCER to 1.
  - [4] Set the enable bits for the interrupt sources to be used as the activation sources to is activated when an interrupt used as an activation source is generated.
  - [5] After the end of one data transfer, or after the specified number of data transfers he the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to cortransferring data, set the DTCE bit to 1.

#### **Activation by Software**

The procedure for using the DTC with software activation is as follows:

- [1] Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in the on-ch
- [2] Set the start address of the register information in the DTC vector address.
- [3] Check that the SWDTE bit is 0.
- [4] Write 1 to SWDTE bit and the vector number to DTVECR.
- [5] Check the vector number written to DTVECR.
- [6] After the end of one data transfer, if the DISEL bit is 0 and a CPU interrupt is not the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the to 1. When the DISEL bit is 1, or after the specified number of data transfers have SWDTE bit is held at 1 and a CPU interrupt is requested.

SCI RDR address in SAR, the start address of the RAM area where the data will be DAR, and 128 (H'0080) in CRA. CRB can be set to any value.

- [2] Set the start address of the register information at the DTC vector address.
- [3] Set the corresponding bit in DTCER to 1.
- [4] Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the complete (RXI) interrupt. Since the generation of a receive error during the SCI rec operation will disable subsequent reception, the CPU should be enabled to accept re interrupts.

[5] Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is s

- RXI interrupt is generated, and the DTC is activated. The receive data is transferred to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF fla automatically cleared to 0.
  - [6] When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is he DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The inter handling routine should perform wrap-up processing.

Rev. 5.00 Sep 14, 2006 page 336 of 1060 REJ09B0331-0500

- [1] Set transfer to the PPG's NDR. Set MRA to incrementing source address (SM1 = fixed destination address (DM1 = DM0 = 0), repeat mode (MD1 = 0, MD0 = 1), a (Sz = 1). Set the source side as a repeat area (DTS = 1). Set MRB to chain mode (
  - table size in CRAH and CRAL. CRB can be set to any value. [2] Set transfer to the TPU's TGR. Set MRA to incrementing source address (SM1 = fixed destination address (DM1 = DM0 = 0), normal mode (MD1 = MD0 = 0), and
- (Sz = 1). Set the data table start address in SAR, the TGRA address in DAR, and t size in CRA. CRB can be set to any value. [3] Locate the TPU transfer register information consecutively after the NDR transfer

DISEL = 0). Set the data table start address in SAR, the NDRH address in DAR, a

- information. [4] Set the start address of the NDR transfer register information at the DTC vector ad
- [5] Set the bit corresponding to TGIA in DTCER to 1.
- [6] Set TGRA as an output compare register (output disabled) with TIOR, and enable

interrupt with TIER.

flag is cleared.

- [7] Set the initial output value in PODR, and the next output value in NDR. Set bits in NDER for which output is to be performed to 1. Using PCR, select the TPU comp be used as the output trigger.
- [8] Set the CST bit in TSTR to 1, and start the TCNT count operation.
- [9] Each time a TGRA compare match occurs, the next output value is transferred to I set value of the next output trigger period is transferred to TGRA. The activation s
- [10] When the specified number of transfers are completed (the TPU transfer CRA va
- TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request CPU. The interrupt handling routine should perform wrap-up processing.



- 0). Set the transfer source address (H'1000) in SAR, the destination address (H'2000 and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
- [2] Set the start address of the register information at the DTC vector address (H'04C0)
  - [3] Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transf by software.
  - [4] Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write description [5] Read DTVECR again and check that it is set to the vector number (H'60). If it is not
- indicates that the write failed. This is presumably because an interrupt occurred bet 3 and 4 and led to a different software activation. To activate this transfer, go back
- [6] If the write was successful, the DTC is activated and a block of 128 bytes of data is
  - [7] After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine states the SWDTE bit to 0 and perform other wrap-up processing.

When the DISEL bit is 1 and one data transfer has ended, or the specified number of thave ended, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND in generated. The interrupt handling routine should clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated dur transfer wait or during data transfer even if the SWDTE bit is set to 1.

# 8.5 Usage Notes

# **Module Stop**

When the MSTP14 bit in MSTPCR is set to 1, the DTC clock stops, and the DTC entermodule stop state. However, 1 cannot be written in the MSTP14 bit while the DTC is

## **On-Chip RAM**

The MRA, MRB, SAR, DAR, CRA, and CRB registers are all located in on-chip RAI DTC is used, the RAME bit in SYSCR must not be cleared to 0.

### **DMAC Transfer End Interrupt**

When DTC transfer is activated by a DMAC transfer end interrupt, regardless of the t counter and DISEL bit, the DMAC's DTE bit is not subject to DTC control, and the w priority. Consequently, an interrupt request is not sent to the CPU when the DTC tran reaches 0.

Rev. 5.00 Sep 14, 2006 page 340 of 1060 REJ09B0331-0500

Each port includes a data direction register (DDR) that controls input/output (not provinput-only port), a data register (DR) that stores output data, and a port register (POR)

Ports A to E have a built-in MOS input pull-up function, and in addition to DR and D MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-up control register (PCR) to c

MOS input pull-up control register (PCR) to control the on/off state of MOS input pull-Ports 3 and A include an open-drain control register (ODR) that controls the on/off state

Ports A to E can drive a single TTL load and 90 pF capacitive load, and ports 1 to 3, 5 can drive a single TTL load and 30 pF capacitive load. All the I/O ports can drive a D transistor when in output mode. Ports 1, and A to C can drive an LED (10 mA sink cut)

Port 2, and ports  $6_4$  to  $6_7$  and  $A_4$  to  $A_7$ , are Schmitt-triggered inputs.

read the pin states.

output buffer PMOS.

For block diagrams of the ports see appendix C, I/O Port Block Diagrams.

REJ09

Pins	P17/PO <sub>15</sub> /TIOCB <sub>2</sub> /TCLKD P16/PO <sub>14</sub> /TIOCA <sub>2</sub> P15/PO <sub>13</sub> /TIOCB <sub>4</sub> /TCLKC P14/PO <sub>12</sub> /TIOCB <sub>4</sub> /TCLKB P13/PO <sub>14</sub> /TIOCD <sub>6</sub> /TCLKB P12/PO <sub>14</sub> /TIOCB <sub>6</sub> /DCKA P11/PO <sub>9</sub> /TIOCB <sub>6</sub> /DACK <sub>1</sub> P10/PO <sub>8</sub> /TIOCA <sub>6</sub> /DACK <sub>1</sub>	P2 <sub>7</sub> /PO <sub>7</sub> /TIOCB <sub>5</sub> /TMO <sub>1</sub> P2 <sub>6</sub> /PO <sub>6</sub> /TIOCA <sub>5</sub> /TMO <sub>0</sub> P2 <sub>5</sub> /PO <sub>6</sub> /TIOCA <sub>4</sub> /TMC1, P2 <sub>4</sub> /PO <sub>4</sub> /TIOCA <sub>4</sub> /TMR1, P2 <sub>2</sub> /PO <sub>2</sub> /TIOCC <sub>3</sub> /TMR1 <sub>0</sub> P2 <sub>2</sub> /PO <sub>1</sub> /TIOCB <sub>3</sub> P2 <sub>0</sub> /PO <sub>0</sub> /TIOCB <sub>3</sub>	P3₅/SCK₁ P3₄/SCK₀ P3₃/RxD₁ P3₃/RxD₀
Description	8-bit I/O port	8-bit I/O port     Schmitt- triggered input	6-bit I/O port     Open-drain     output     capability
Port	Port 1	Port 2	Port 3
	ev. 5.00 Sep 14, 2006 EJ09B0331-0500	page 342 of 1060 ■ <b>₹€</b> N	IESAS

8-bit I/O port also functioning as TPU I/O pins (TI  $\mathsf{TIOCC}_3$ ,  $\mathsf{TIOCD}_3$ ,  $\mathsf{TIOCA}_4$ ,  $\mathsf{TIOCB}_4$ ,  $\mathsf{TIOCA}_5$ ,  $\mathsf{TIC}$ (channels 0 and 1) I/O pins (TMRI $_0$ , TMCI $_0$ , TMO

TMO<sub>1</sub>) and PPG output pins (PO<sub>7</sub> to PO<sub>0</sub>)

Mode 1 Mode 2 Mode 3 Mode 4 Mode 8-bit I/O port also functioning as DMA controller or and DACK<sub>1</sub>), TPU I/O pins (TCLKA, TCLKB, TCl TIOCA<sub>0</sub>, TIOCB<sub>0</sub>, TIOCC<sub>0</sub>, TIOCD<sub>0</sub>, TIOCA<sub>1</sub>, TIC

TIOCB<sub>2</sub>) and PPG output pins (PO<sub>15</sub> to PO<sub>8</sub>)

capability

8-bit input

Port 4

port

P3<sub>2</sub>/RXD<sub>0</sub> P3<sub>1</sub>/TxD<sub>1</sub> P3<sub>0</sub>/TxD<sub>0</sub>

P4<sub>6</sub>/AN<sub>6</sub>/DA<sub>0</sub> P47/AN7/DA1

 $P4_5/AN_5$ P44/AN4 P4<sub>3</sub>/AN<sub>3</sub>  $P4_2/AN_2$ P4<sub>1</sub>/AN<sub>1</sub> P4<sub>0</sub>/AN<sub>0</sub>

6-bit I/O port also functioning as SCI (channels 0 (TxD<sub>0</sub>, RxD<sub>0</sub>, SCK<sub>0</sub>, TxD<sub>1</sub>, RxD<sub>1</sub>, SCK<sub>1</sub>)

8-bit input port also functioning as A/D converter to  $\mathsf{AN}_0$ ) and  $\mathsf{D/A}$  converter analog outputs ( $\mathsf{DA}_1$  a

Port	Description	Pins	Mode 1 Mode 2 Mode 3 Mode 4	Mode 4
Port 5	4-bit I/O port	P5 <sub>3</sub> /ADTRG	4-bit I/O port also functioning as SCI (chai	as SCI (cha
		P5 <sub>2</sub> /SCK <sub>2</sub>	RxD <sub>2</sub> , SCK <sub>2</sub> ) and A/D converter input pin	er input pin
		$P5_1/RxD_2$	i	
		$P5_o/TxD_2$		
Port 6	8-bit I/O port	P6 <sub>7</sub> /IRQ <sub>3</sub> /CS <sub>7</sub>	8-bit I/O port also functioning	8-bit I/O po
	Schmitt-	P6e/IRQ2/CSe	as DMA controller I/O pins	as DMA co
	triggered	$P6_5/\overline{IRQ}_1$	(DREQ, TEND, DREQ,	(DREQ <sub>0</sub> , 1
	input	P64/IRQ₀	TEND <sub>1</sub> ) and interrupt input	$TEND_1$ ), b
	$(P6_4 \text{ to } P6_7)$	P6 <sub>3</sub> /TEND <sub>1</sub>	pins $(\overline{\text{IRQ}}_0 \text{ to } \overline{\text{IRQ}}_3)$	pins $(\overline{CS}_4)$
		P6 <sub>2</sub> / <u>DREQ</u> 1		interrupt ir
		P6 <sub>1</sub> /TEND <sub>0</sub> /CS <sub>5</sub>		(IRQ <sub>0</sub> to IF
		P6 <sub>0</sub> / <u>DREQ</u> <sub>0</sub> /CS <sub>4</sub>		

Pins Mode1 Mode2 Mode3 Mode4	tion as I/O ports and interrupt WI (IR $\overline{\Omega}_7$ to IR $\overline{\Omega}_4$ ) (af duple property to IR $\overline{\Omega}_4$ ) (af property to IR $\overline{\Omega}_4$ ) (af duple property) and additional additional additional and additional a	$PA_4/A_{2\mathcal{O}}/$ Address output $\overline{IRQ_4}$	$PA_3/A_{16}$ I/O ports Address output to $PA_0/A_{16}$	PB <sub>7</sub> /A <sub>15</sub> Address When DDR I/O port Address output to PB <sub>0</sub> /A <sub>8</sub> output = 0 (after reset): input port When DDR = 1: address
Description	8-bit I/O     port     Built-in MOS     input pull-up     Open-drain     output     capability	• Schmitt- triggered input (PA <sub>4</sub> to PA <sub>7</sub> )		8-bit I/O     port         Built-in MOS     input pull-up
Port	_			Port B

Port	Description	Pins	Mode 1	Mode 2	Mode 3	Mode 4 Mode 5
Port C	8-bit I/O     port     Built-in MOS     input pull-up	PC <sub>7</sub> /A <sub>7</sub> to PC <sub>0</sub> /A <sub>0</sub>	Address output	When DDR = 0 (after reset): input port When DDR = 1: address	I/O port	Address output
Port D	8-bit I/O port     Built-in MOS input pull-up	PD <sub>7</sub> /D <sub>15</sub> to PD <sub>0</sub> /D <sub>8</sub>	Data bus input/output	ut/output	I/O port	Data bus input/output
Port E	8-bit I/O port     Built-in MOS input pull-up	PE <sub>7</sub> /D <sub>7</sub> to PE <sub>0</sub> /D <sub>0</sub>	In 8-bit bus mod In 16-bit bus mo bus input/output	In 8-bit bus mode: I/O port In 16-bit bus mode: data bus input/output	I/O port	In 8-bit bus mode: I/O por In 16-bit bus mode: data t output
Port F	• 8-bit I/O port	PF <sub>7</sub> /¢	When DDR = 0: input port When DDR = 1 (after reset): \$\phi\$ output	= 0: = 1 (after out	When DDR = 0 (after reset): input port When DDR = 1: \$\phi\$ output	When DDR = 0: input por When DDR = 1 (after rese
		PF <sub>6</sub> /ĀS PF <sub>5</sub> /RD PF <sub>4</sub> /HWR PF <sub>2</sub> /LWR	AS, RD, HWR, LWR output	R, <u>LWR</u>	I/O port	AS, RD, HWR, LWR outp

Rev. REJ0	Port	Description	Pins	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5
5.00 9B033	Port F	• 8-bit I/O port	PF <sub>2</sub> /LCAS/ WAIT/	When WAITE = 0 and BREQOE = 0 (after res	When WAITE = 0 and BREQOE = 0 (after reset):	I/O port	When WAITE = 0 and BR (after reset): I/O port	= 0 and BR O port
Sep 31-		-	BREGO	I/O port	•		When WAITE = 1 and BR	= 1 and BR
o 1 05				When WAITE = 1 and	= 1 and		WAIT input	
4, 2 00				BREQOE = C	BREQOE = 0: WAIT input		When WAITE = 0 and BR	= 0 and BR
2006 p				BREQOE = 1: BREQO	BREQO		When RMTS2 to RMTS0= CW2= 0, and LCASS= 0:	to RMTS0= LCASS= 0:
age			PF <sub>1</sub> /	When BRLE = 0 (after	= 0 (after		When BRLE = 0 (after res	0 (after res
346			BACK PF./	reset): I/O port	Ā ا . '		When BRLE = 1: BREQ in	: 1: <u>BREQ</u> ir
of 1			BREQ	BREQ input, BACK	BACK			
				output				
REN	Port G	• 5-bit I/O port	PG <u>√CS</u> 0	When DDR= 0*1; i When DDR= 1*2; GS <sub>0</sub> output	nput port	I/O port	When DDR = $0^{*1}$ ; input p When DDR = $1^{*2}$ ; $\overline{\text{CS}}_0$ ou	0*1: input p 1*2: CS <sub>0</sub> ou
E				-				
SAS			PG <u>3/CS</u> 1 PG <u>2/CS</u> 2 PG <sub>1</sub> / <u>CS</u> 3	I/O port			When DDR = 0 (after resolven DDR = 1: $\overline{CS}_1$ , $\overline{CS}_2$	0 (after rese 1: <del>CS<sub>1</sub>, CS</del>
			PG <sub>0</sub> / CAS/OE				DRAM space set: <u>CAS</u> or PSRAM space set: <u>OE</u> or	set: <u>CAS</u> ou set: <u>OE</u> ou

Otherwise (after reset): I/o

Notes: 1. After a reset in mode 2 or 6 2. After a reset in mode 1, 4 or 5

R R

Figure 9.1 shows the port 1 pin configuration.




Figure 9.1 Port 1 Pin Functions

#### 9.2.2 **Register Configuration**

Table 9.2 shows the port 1 register configuration.

**Port 1 Registers Table 9.2** 

Name	Abbreviation	R/W	Initial Value	A
Port 1 data direction register	P1DDR	W	H'00	Ţ,
Port 1 data register	P1DR	R/W	H'00	H'
Port 1 register	PORT1	R	Undefined	H'
Note: * Lower 16 bits of the	address.			

Rev. 5.00 Sep 14, 2006 page

REJ09



pins of port 1. P1DDR cannot be read; if it is, an undefined value will be read.

to 0 makes the pin an input pin.

P1DDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode. As the PPG, TPU, and I initialized by a manual reset, the pin states are determined by the P1DDR and P1DR

Setting a P1DDR bit to 1 makes the corresponding port 1 pin an output pin, while clear

specifications.

#### Port 1 Data Register (P1DR)

Bit	:	7	6	5	4	3	2	1
		P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W						

P1DR is an 8-bit readable/writable register that stores output data for the port 1 pins (P

P1DR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retainstate after a manual reset, and in software standby mode.

Rev. 5.00 Sep 14, 2006 page 348 of 1060 REJ09B0331-0500

PORT1 is an 8-bit read-only register that shows the pin states. It cannot be written to. output data for the port 1 pins ( $P1_7$  to  $P1_9$ ) must always be performed on P1DR.

If a port 1 read is performed while P1DDR bits are set to 1, the P1DR values are read read is performed while P1DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT1 contents are determine states, as P1DDR and P1DR are initialized. PORT1 retains its prior state after a manu in software standby mode.

Pin	Selection Meth	od and Pi	n Functior	ıs				
P1/PO <sub>15</sub> /TIOCB <sub>2</sub> / TCLKD	The pin function the TPU channe TIOR2, bits CCL TCR5, bit NDER	el 2 setting LR1 and C	by bits MD CLR0 in T0	3 to MD0 i CR2, bits T	in TMDR2, PSC2 to T	bits IOB3		
	TPU Channel 2 Setting	Та	ble Below	(1)	Та	ble Belov		
	P17DDR		_		0	1		
	NDER15		_		_	0		
	Pin function	TI	OCB, outp	ut	P1,	P1,		
			_		input	output		
						OCB <sub>2</sub> inp		
		TCLKD input **2						
	Notes: 1. TIOCB <sub>2</sub> input when MD3 to MD0 = B'0000, B'01xx, and							
	to TF	PSC0 = B'						
			hen chann	els 2 and 4	4 are set to	phase c		
	mod	e.						
	TPU Channel 2 Setting	(2)	(1)	(2)	(2)	(1)		
	MD3 to MD0	B'0000	B'01xx		B'0011			
	IOB3 to IOB0	B'0000 B'0100	B'0001 to B'0011	_	B'xx00	Other th		
		B'1xxx	B'0101 to B'0111					
	CCLR1,	_	_	_	_	Other		

than B'10 PWM

mode 2

output

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 350 of 1060

CCLR0

Output

function



Output

compare

output

Note: 1. TIO	CA, input w	hen MD3 t	o MD0 = E	3'0000, B'0	1xx, and
TPU Channel					
2 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000,	, B'01xx	B'001x	B'0010	Е
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR2 to	_	_	_	_	Other
CCLR0					than B'
Output	_	Output	_	PWM	PWM
function		compare		mode 1	mode
		output		output*2	outpu

TIOCA, output

U

P1<sub>6</sub>

outpu

TIOCA, in

P1<sub>6</sub> input

2. TIOCB, output is disabled.

NDER14

Note:

Pin function

Rev. 5.00 Sep 14, 2006 page REJ09

Pin function	TIOCB, output	P1 <sub>5</sub>	P1,	
	'	input	output	
		TI	OCB₁ inp	
	TCLKC	input*2		
	otes: 1. $TIOCB_1$ input when MD3 to MD0 = B'0000, B'01xx			
IOBO	30 = B'10xx.			
2. TCL	KC input when the setting for either TCR0 or TC			
to TF	PSC0 = B'110; or when the setting for either TCI			
TPS	C2 to TPSC0 = B'101.			
TCL	KC input when channels 2 and	4 are set to	phase co	

(1)

(2)

B'0010

U

(1)

B'0011

Other th

Other than B'10 PWM

mode 2 output

(2)

B'xx00

to I i	<sup>2</sup> SC0 =
TPS	C2 to T
TCLI	KC inpu
mode	е.
TPU Channel	
1 Setting	(2)

B'0000, B'01xx

B'0000 B'0001 to

NDEK13

MD3 to MD0

IOB3 to IOB0

	B'0100 B'1xxx	B'0011 B'0101 to B'0111
CCLR1, CCLR0	_	_
Output function	_	Output compare output

RENESAS

Rev. 5.00 Sep 14, 2006 page 352 of 1060

		B'0111	
CCLR1, CCLR0		_	
		Output	
Output	_	Output compare	
Turicuon		output	
		,	_
Note: 2. TIOC	CB₁ output	is disabled	
Note: 2. TIOC	CB₁ output	is disabled	_
Note: 2. TIOC	CB₁ output	is disabled	
Note: 2. TIOC	CB₁ output	is disabled	
Note: 2. TIOC	CB <sub>1</sub> output	is disabled	

B'10xx.

(2)

B'0000

B'0100

B'1xxx

B'0000, B'01xx

NDER12

Note:

Pin function

TPU Channel

MD3 to MD0

IOA3 to IOA0

1 Setting

TIOCA, output

(1)

B'0001 to

B'0101 to

B'0011

1. TIOCA, input when MD3 to MD0 = B'0000, B'01xx, IOA

(2)

B'001x

B'xx00

P1<sub>4</sub>

output

(1)

Other

Other

**PWM** 

mode

outpu

REJ09

Е

 $P1_4$ 

input

(1)

B'0010

Other

than

B'xx00

PWM

mode 1

output\*2

Rev. 5.00 Sep 14, 2006 page

						TI	OCD <sub>0</sub> inp
			TCLKB input*2				
Notes:	1.	TIO	CD <sub>0</sub> input w	hen MD3	to $MD0 = E$	3'0000, IOI	D3 to IOD
	2.	TPS	KB input w C0 = B'101 KB input w e.	<b>;</b>	J		
TDLLO	L						

TIOCD<sub>0</sub> output

NDERTI

CCLR0

Output

function

Pin function

mou	Ե.				
TPU Channel					
0 Setting	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0000		B'0010		B'0011
IOD3 to IOD0	B'0000	B'0001 to		B'xx00	Other th
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR2 to	_	_	_	_	Other

Output PWM compare mode 2 output output

U

P1<sub>3</sub> output

than B'110

Х

P1<sub>3</sub>

input

CCLR2 to	_	_			Otner		
CCLR0					than		
					B'101		
Output	_	Output	_	PWM	PWM		
function		compare		mode 1	mode :		
		output		output*3	output		
Note: 3. TIOCD₀ output is disabled.  When BFA = 1 or BFB = 1 in TMDR0, output is disable setting (2) applies.							

NDER10

Pin function

**TPU Channel** 

MD3 to MD0

IOC3 to IOC0

0 Setting

B'10xx.

phase counting mode.

(2)

B'0000

B'0100

B'1xxx

B'0000

TIOCC<sub>o</sub> output

Notes: 1. TIOCC input when MD3 to MD0 = B'0000, and IOC3 to

(1)

B'0001 to

B'0101 to

B'0011

B'0111

RENESAS

2. TCLKA input when the setting for TCR0 to TCR5 is: TF TPSC0 = B'100; TCLKA input when channels 1 and 5

(2)

B'001x

B'xx00

U

P1,

(1)

Other than B'101

REJ09

Other than I

Е

output TIOCC<sub>o</sub> in

P1,

input

(1)

B'0010

Rev. 5.00 Sep 14, 2006 page

TCLKA input\*2

NDER9	_	_	0	1
Pin function	TIOCB <sub>0</sub> output	P1₁ input	P1₁ output	PO <sub>9</sub> output
	•		TIOCBO	) input <sup>*1</sup>
Noto: 1 TIOC	'B innut who	on MD3 to M	DO - BIOCOO	and IOB3 to

PTTDDR

Note: 1. TIOCB<sub>0</sub> input when MD3 to MD0 = B'0000, and IOB3 to B'10xx.

TPU Channel					
0 Setting	(2)	(1)	(2)	(2)	(1)
MD3 to MD0	B'0	000	B'0010		B'0011
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	_	B'xx00	Other th
CCLR2 to CCLR0	_	_	_	_	Other than B'010
Output function	_	Output compare	_	_	PWM mode 2

output

output

	1						
NDER8	_	_		C	)		1
Pin function	TIOCA₀	P1 <sub>o</sub>			10		PO <sub>8</sub>
	output	input	t	out	put	0	utput
				Т	IOCA <sub>0</sub>	inp	ut <sup>*1</sup>
Note: 1. TIOC	CA, input whe	en MD3 t	ο ΜΕ	00 = B	3'0000,	anc	IOA3 to
B'10:	xx.						
TPU Channel							
0 Setting	(2)	(1)	(	(2)	(1)	)	(1)
MD3 to MD0	MD3 to MD0 B'000			01x	B'00	10	E

B'xx00

Other than B'001

**PWM** 

mode

outpu

Other than I

**PWM** 

mode 1

output\*2

IOA3 to IOA0	B'0000	B'0001 to				
	B'0100	B'0011				
	B'1xxx	B'0101 to				
		B'0111				
CCLR2 to	_	_				
CCLR0						
Output	_	Output				
function		compare				
		output				
Note: 2. TIOCB <sub>0</sub> output is disabled.						

PTUDDR

Figure 9.2 shows the port 2 pin configuration.




Figure 9.2 Port 2 Pin Functions

# 9.3.2 Register Configuration

Table 9.4 shows the port 2 register configuration.

**Table 9.4** Port 2 Registers

Name	Abbreviation	R/W	Initial Value	A
Port 2 data direction register	P2DDR	W	H'00	H'
Port 2 data register	P2DR	R/W	H'00	H'
Port 2 register	PORT2	R	Undefined	H'

Note: \* Lower 16 bits of the address.

Rev. 5.00 Sep 14, 2006 page 358 of 1060

REJ09B0331-0500

pins of port 2. P2DDR cannot be read; if it is, an undefined value will be read.

Setting a P2DDR bit to 1 makes the corresponding port 2 pin an output pin, while cleat to 0 makes the pin an input pin.

P2DDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It reprior state after a manual reset, and in software standby mode. As the PPG, TPU, and are initialized by a manual reset, the pin states are determined by the P2DDR and P2D specifications.

# Port 2 Data Register (P2DR)

Bit

	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR
Initial value:	0	0	0	0	0	0	0
R/W :	R/W						

5

P2DR is an 8-bit readable/writable register that stores output data for the port 2 pins (

P2DR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retastate after a manual reset, and in software standby mode.

REJ09

2

3

PORT2 is an 8-bit read-only register that shows the pin states. It cannot be written to. V

output data for the port 2 pins (P2, to P2) must always be performed on P2DR.

If a port 2 read is performed while P2DDR bits are set to 1, the P2DR values are read. read is performed while P2DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT2 contents are determined states, as P2DDR and P2DR are initialized. PORT2 retains its prior state after a manua in software standby mode.

Rev. 5.00 Sep 14, 2006 page 360 of 1060

REJ09B0331-0500

P2 <sub>7</sub> /PO <sub>7</sub> /TIOCB <sub>5</sub> / TMO <sub>1</sub>
TMO₁

the TPU channel 5 setting by bits MD3 to MD0 in TMDR5, bits IOE TIOR5, bits CCLR1 and CCLR0 in TCR5, bit NDER7 in NDERL, b

The pin function is switched as shown below according to the com

OS0 in TCSR1, and bit P27DDR.					
OS3 to OS0	All 0				
TPU Channel 5 Setting	Table Below (1)	Table Below (2)			
P27DDR	_	0	1	1	
NDER7	-		0	1	
Pin function	5 /		P2 <sub>7</sub> output	PO <sub>7</sub> output	
		TIOCB₅ input*			
Note: * TIOCR input when MD3 to MD0 - B'0000 B'01vy ar					

mode

outpu

REJ0

			٦	ΓIOCB₅ inp	out*			
Note: * TIOC	Note: * TIOCB <sub>5</sub> input when MD3 to MD0 = B'0000, B'01xx, and							
TPU Channel								
5 Setting	(2)	(1)	(2)	(2)	(1)			
MD3 to MD0	B'0000,	B'01xx	B'0010		B'0011			
IOB3 to IOB0	B'0000	B'0001 to	_	B'xx00	Other t			
	B'0100	B'0011						
	B'1xxx	B'0101 to						
		B'0111						
CCLR1,	_	_	-	_	Other			
CCLR0					than B'			
Output	_	Output	_	_	PWM			

compare

output

function

Rev. 5.00 Sep 14, 2006 page

NDER6		_	0	1
Pin function	TIOCA₅ output	P2 <sub>6</sub> input	P2 <sub>6</sub> output	PO <sub>6</sub> output
			TIOCA	input*1
Note: 1. TIOCA <sub>s</sub> input when MD3 to MD0 = B'0000, B'01xx, a				

PWM

mode 2

output Х

mode 1

output\*2

TPU Channel					
5 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000,	B'01xx	B'001x	B'0010	B'
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than B
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR1,	_	_	_	_	Other
CCLR0					than B'0
Output	_	Output	_	PWM	PWM

compare

output

Note: 2. TIOCB<sub>5</sub> output is disabled.

P26DDR

function

Rev. 5.00 Sep 14, 2006 page 362 of 1060 REJ09B0331-0500

TPU Channel 4 Setting	(2)	(1)	(2)
MD3 to MD0	B'0000,	B'01xx	B'0010
IOB3 to IOB0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	_
CCLR1, CCLR0	_	_	_
Output	_	Output	_

IOB0 = B'10xx.

TIOCB, output

compare

output

1. TIOCB<sub>4</sub> input when MD3 to MD0 = B'0000, B'01xx, and

P25DDR

NDER5

Note:

function

Pin function

1

0

P2<sub>5</sub>

(1)

B'001

Other

Other

PWM

mode

outpu

than B'

TIOCB₄ in

0

P2<sub>5</sub>

input

(2)

B'xx00

TMCI, input

Pin function	TIOCA₄ output	P2 <sub>4</sub>	P2 <sub>4</sub>
		input	outpu
		TI	OCA₄ in
	TMRI	input	
Note: 1. TIOC	$CA_4$ input when MD3 to MD0 = E	3'0000, B'0	1xx, and

IOA0 = B'10xx.

TPU Channel					
4 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0000,	B'01xx	B'001x	B'0010	B'(
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than B
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR1,	_	_	_	_	Other
CCLR0					than B'0
Output	_	Output	_	PWM	PWM
function		compare		mode 1	mode 2

output

output Χ

output\*2

1

0

0

Note: 2. TIOCB<sub>4</sub> output is disabled.

P24DDR

NDER4

Rev. 5.00 Sep 14, 2006 page 364 of 1060 REJ09B0331-0500

IOD3 to IOD0	B'0000	B'0001 to
	B'0100	B'0011
	B'1xxx	B'0101 to
		B'0111
CCLR2 to	_	_
CCLR0		
Output	_	Output
function		compare
		output

(2)

B'0000

B'10xx.

TIOCD, output

(1)

1. TIOCD, input when MD3 to MD0 = B'0000, and IOD3 to

P23DDR

NDER3

Note:

Pin function

TPU Channel 3 Setting

MD3 to MD0

Rev. 5.00 Sep 14, 2006 page

1

0

P2<sub>3</sub>

(1)

B'001

Other

Other

than B'110

PWM mode

outpu

REJ0

output

0

P2<sub>3</sub>

input

(2)

B'xx00

TMCI<sub>o</sub> input

(2)

B'0010

NDER2	_	_	0
Pin function	TIOCC₃ output	P2 <sub>2</sub>	P2 <sub>2</sub>
		input	output
		TI	OCC <sub>3</sub> inp
	TMRI	input	
Note: 1. TIO	$CC_3$ input when MD3 to MD0 = E	3'0000, and	d IOC3 to

B'10xx.

TPU Channel					
3 Setting	(2)	(1)	(2)	(1)	(1)
MD3 to MD0	B'0	000	B'001x	B'0010	B'(
IOC3 to IOC0	B'0000	B'0001 to	B'xx00	Oth	er than B
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR2 to	_	_	_	_	Other
CCLR0					than
					B'101
Output	_	Output	_	PWM	PWM

compare

output

output Х

1

mode 2

mode 1

output\*2

0

Note:

P22DDR

function

2. TIOCD<sub>3</sub> output is disabled.

When BFA = 1 or BFB = 1 in TMDR3, output is disabled setting (2) applies.

Rev. 5.00 Sep 14, 2006 page 366 of 1060 REJ09B0331-0500

TPU Channel					
3 Setting	(2)	(1)	(2)	(2)	(1
MD3 to MD0	B'0	000	B'0010		B'00
IOB3 to IOB0	B'0000	B'0001 to	_	B'xx00	Othe
	B'0100	B'0011			
	B'1xxx	B'0101 to			
		B'0111			
CCLR2 to	_	_	_	_	Oth
CCLR0					tha
					B'0
Output	_	Output	_	_	PΨ
function		compare			mod
		output			out

TIOCB<sub>3</sub> output

NDEKT

Pin function

P2<sub>1</sub> output

TIOCB<sub>3</sub> in

P2<sub>1</sub> input

Pin function	TIOCA <sub>3</sub> output			P2 <sub>0</sub>	P2 <sub>0</sub>	
				input	output	
				TI	OCA₃ inp	
Note: 1. TIOCA <sub>3</sub> input when MD3 to MD0 = B'0000, and IOA3 to B'10xx.						
TPU Channel						
3 Setting	(2)	(1)	(2)	(1)	(1)	
MD3 to MD0	B'0	000	B'001x	B'0010	B'(	
IOA3 to IOA0	B'0000	B'0001 to	B'xx00	Oth	er than B'	

U

Other

than B'001

PWM

mode 2

output

3 Setting	(2)	(1)	(2)	(1)
MD3 to MD0	B'0	000	B'001x	B'0010
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to	B'xx00	Oth
		B'0111		
CCLR2 to CCLR0	_	_	_	_
Output function	_	Output compare output	_	PWM mode 1 output*2

Note: 2. TIOCB<sub>3</sub> output is disabled.

NDERO

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 368 of 1060




Figure 9.3 Port 3 Pin Functions

# 9.4.2 Register Configuration

Table 9.6 shows the port 3 register configuration.

Table 9.6 Port 3 Registers

Name	Abbreviation	R/W	Initial Value	4
Port 3 data direction register	P3DDR	W	H'C0	H
Port 3 data register	P3DR	R/W	H'C0	H
Port 3 register	PORT3	R	Undefined	H
Port 3 open drain control register	P3ODR	R/W	H'C0	H

Note: \* Lower 16 bits of the address.

Rev. 5.00 Sep 14, 2006 page

, 2006 page REJ0!



pins of port 3. Bits 7 and 6 are reserved. P3DDR cannot be read; if it is, an undefined v read.

Setting a P3DDR bit to 1 makes the corresponding port 3 pin an output pin, while clear to 0 makes the pin an input pin.

P3DDR is initialized to H'C0 by a power-on reset, and in hardware standby mode. It re prior state after a manual reset, and in software standby mode. As the SCI is initialized states are determined by the P3DDR and P3DR specifications.

# Port 3 Data Register (P3DR)

Bit	:	7	6	5	4	3	2	1
		_	_	P35DR	P34DR	P33DR	P32DR	P31DR
Initial value	:	1	1	0	0	0	0	0
R/W	:	_	_	R/W	R/W	R/W	R/W	R/W

P3DR is an 8-bit readable/writable register that stores output data for the port 3 pins (P

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be mod

P3DR is initialized to H'C0 by a power-on reset, and in hardware standby mode. It reta state after a manual reset, and in software standby mode.

PORT3 is an 8-bit read-only register that shows the pin states. Writing of output data pins (P3<sub>5</sub> to P3<sub>0</sub>) must always be performed on P3DR.

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be me

If a port 3 read is performed while P3DDR bits are set to 1, the P3DR values are read. read is performed while P3DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT3 contents are determine states, as P3DDR and P3DR are initialized. PORT3 retains its prior state after a manu in software standby mode.

### Port 3 Open Drain Control Register (P3ODR)

Bit	:	7	6	5	4	3	2	1
		_	_	P35ODR	P34ODR	P33ODR	P32ODR	P310D
Initial value	:	1	1	0	0	0	0	0
R/W	:	_	_	R/W	R/W	R/W	R/W	R/W

P3ODR is an 8-bit readable/writable register that controls the PMOS on/off status for pin (P3, to P3<sub>0</sub>).

Bits 7 and 6 are reserved; they return an undetermined value if read, and cannot be me

Setting a P3ODR bit to 1 makes the corresponding port 3 pin an NMOS open-drain or while clearing the bit to 0 makes the pin a CMOS output pin.

P3ODR is initialized to H'C0 by a power-on reset, and in hardware standby mode. It r prior state after a manual reset, and in software standby mode.

Rev. 5.00 Sep 14, 2006 page

REJ09



bit $C/\overline{A}$ in the $SC$	CI1 SMR, bits CKE0 and CKE1 in SCR	R, and bit P35
CKE1	0	
C/A	0	1

	•			•		
CKE1		(	)			
C/A		1				
CKE0	(	0		_		
P35DDR	0	1	_	_		
Pin function	P3 <sub>5</sub>	P3 <sub>5</sub>	SCK,	SCK <sub>1</sub> output pin*		
	input pin	output pin*	output pin*	output pin*		
Note: * When P35ODR - 1 the nin becomes an NMOS open-						

The pin function is switched as shown below according to the comb bit C/A in the SCI0 SMR, bits CKE0 and CKE1 in SCR, and bit P34 CKE1 0 C/A 0 1 CKE<sub>0</sub> 0 P34DDR 0 1 SCK<sub>0</sub> P3<sub>4</sub> SCK<sub>0</sub> Pin function P3,

Note:

input pin

output pin\*

output pin\* output pin\*

When P34ODR = 1, the pin becomes an NMOS open-d

P3<sub>4</sub>/SCK<sub>0</sub>

Note: * When P32ODR = 1, the pin becomes an NMOS open P3,/TxD,  The pin function is switched as shown below according to the cobit TE in the SCI1 SCR, and bit P31DDR.  TE  0  P31DDR  0  1					
Pin function P32 input pin P32 output pin* R  Note: * When P32ODR = 1, the pin becomes an NMOS ope  P31/TxD4  The pin function is switched as shown below according to the orbit TE in the SCI1 SCR, and bit P31DDR.  TE 0  P31DDR 0 1		RE	(	)	
Note: * When P32ODR = 1, the pin becomes an NMOS open P3,/TxD,  The pin function is switched as shown below according to the country bit TE in the SCI1 SCR, and bit P31DDR.  TE 0 P31DDR 0 1		P32DDR	0	1	
P3,/TxD,  The pin function is switched as shown below according to the orbit TE in the SCI1 SCR, and bit P31DDR.  TE  0  P31DDR  0  1		Pin function	P3 <sub>2</sub> input pin	P3 <sub>2</sub> output pin*	RxD
bit TE in the SCI1 SCR, and bit P31DDR.  TE 0 P31DDR 0 1		Note: * Whe	n P32ODR = 1, the p	in becomes an NMO	S open
P31DDR 0 1	P3 <sub>1</sub> /TxD <sub>1</sub>	•		•	the cor
		TE	(	)	
Pin function P3, input pin P3, output pin* Txl		P31DDR	0	1	
		Pin function	P3_input pin	P3_output pin*	TxD,

bit TE in the SCI0 SCR, and bit P30DDR.

bit RE in the SCI0 SCR, and bit P32DDR.

The pin function is switched as shown below according to the com

When P31ODR = 1, the pin becomes an NMOS open-

0

P3<sub>o</sub> output pin\*

the pin becomes an NMOS open-

Rev. 5.00 Sep 14, 2006 page

TxD<sub>o</sub> o

REJ0

The pin function is switched as shown below according to the com

TE	
P30DDR	0
Pin function	P3₀ input pi
Note: * W	hen P30ODR = 1,

P3<sub>2</sub>/RxD<sub>0</sub>

P3<sub>0</sub>/TxD<sub>0</sub>




Figure 9.4 Port 4 Pin Functions

# 9.5.2 Register Configuration

Table 9.8 shows the port 4 register configuration. Port 4 is an input-only port, and does data direction register or data register.

**Table 9.8 Port 4 Registers** 

Name		Abbreviation	R/W	Initial Value	A
Port 4 register		PORT4	R	Undefined	H'
N. t. d. I	4012 64	1.1			

Note: \* Lower 16 bits of the address.

Rev. 5.00 Sep 14, 2006 page 374 of 1060 REJ09B0331-0500

Note: \* Determined by state of pins P47 to P40.

#### **Pin Functions** 9.5.3

Port 4 pins also function as A/D converter analog input pins (AN<sub>0</sub> to AN<sub>7</sub>) and D/A co analog output pins (DA<sub>0</sub> and DA<sub>1</sub>).

Rev. 5.00 Sep 14, 2006 page

REJ0




Figure 9.5 Port 5 Pin Functions

## 9.6.2 Register Configuration

Table 9.9 shows the port 5 register configuration.

**Table 9.9** Port 5 Registers

Name	Abbreviation	R/W	Initial Value	Α
Port 5 data direction register	P5DDR	W	H'F0	Н
Port 5 data register	P5DR	R/W	H'F0	Н
Port 5 register	PORT5	R	Undefined	Н
N				

Note: \* Lower 16 bits of the address.

Rev. 5.00 Sep 14, 2006 page 376 of 1060 REJ09B0331-0500

pins of port 5. Bits 7 to 4 are reserved. P5DDR cannot be read; if it is, an undefined varied.

Setting a P5DDR bit to 1 makes the corresponding port 5 pin an output pin, while cleat to 0 makes the pin an input pin.

P5DDR is initialized to H'F0 by a power-on reset, and in hardware standby mode. It reprior state after a manual reset, and in software standby mode. As the SCI is initialized states are determined by the P5DDR and P5DR specifications.

# Port 5 Data Register (P5DR)

Bit	:	7	6	5	4	3	2	1
		_	_	_	_	P53DR	P52DR	P51DI
Initial value	:	1	1	1	1	0	0	0
R/W						R/W	R/W	R/W

P5DR is an 8-bit readable/writable register that stores output data for the port 5 pins (

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be mod

P5DR is initialized to H'F0 by a power-on reset, and in hardware standby mode. It retastate after a manual reset, and in software standby mode.

PORT5 is an 8-bit read-only register that shows the pin states. It cannot be written to. V

output data for the port 5 pins (P5<sub>3</sub> to P5<sub>0</sub>) must always be performed on P5DR.

Bits 7 to 4 are reserved; they return an undetermined value if read, and cannot be modi-If a port 5 read is performed while P5DDR bits are set to 1, the P5DR values are read.

read is performed while P5DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT5 contents are determined states, as P5DDR and P5DR are initialized. PORT5 retains its prior state after a manua in software standby mode.

Rev. 5.00 Sep 14, 2006 page 378 of 1060

REJ09B0331-0500

bits TRGS1 and TRGS0 in the A/D converter ADCR, and bit P53D						
P53DDR		0			1	
Pin function	P5 <sub>3</sub>	input pin		P5 <sub>3</sub> outpu		
		ADTRG input pin*				
Note: * ADT	Note: * ADTRG input when TRGS0 = TRGS1 = 1.					
The pin function is switched as shown below according to the combit $C/\overline{A}$ in the SCI2 SMR, bits CKE0 and CKE1 in SCR, and bit P5						
CKE1		(	)			
C/A		0			1	
CKE0	0		1		_	
P52DDR	0	1			_	
Pin function	P5 <sub>2</sub> input pin	P5 <sub>2</sub> output pin	SCI output	4	SCK <sub>2</sub> output pin	

1

P5<sub>0</sub> output pin

 $TxD_2$ 

REJ0

P5 <sub>1</sub> /RxD <sub>2</sub>	The pin function is switched as shown below according to the com bit RE in the SCI2 SCR, and bit P51DDR.				
	RE	0			
	P51DDR	0	1		
	Pin function	P5₁ input pin	P5₁ output pin	RxD	

bit TE in the SCI2 SCR, and bit P50DDR.

0

P5<sub>0</sub> input pin

P5,/SCK,

P5<sub>0</sub>/TxD<sub>2</sub>

Rev. 5.00 Sep 14, 2006 pag
DE IC

Pin function

ΤE P50DDR

The pin function is switched as shown below according to the com

inputs. Figure 9.6 shows the port 6 pin configuration.




Figure 9.6 Port 6 Pin Functions



Port 6 r	egis	ster			POR
Note:	*	Lower	16 bits	of the	address.

R/W

R

W

W

Undefined

0

W

P61DDR

0

W

# Port 6 Data Direction Register (P6DDR)

W

to 0 makes the pin an input pin.

Bit :	7	6	5	4	3	2
	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR
Initial value:	0	0	0	0	0	0

W

P6DDR is an 8-bit write-only register, the individual bits of which specify input or ou

W

pins of port 6. P6DDR cannot be read; if it is, an undefined value will be read. Setting a P6DDR bit to 1 makes the corresponding port 6 pin an output pin, while clea

P6DDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It re prior state after a manual reset, and in software standby mode. As the DMAC is initial

manual reset, the pin states are determined by the P6DDR and P6DR specifications.

Rev. 5.00 Sep 14, 2006 page REJ09 P6DR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retainstate after a manual reset, and in software standby mode.

## Port 6 Register (PORT6)

Bit	:	7	6	5	4	3	2	1
		P67	P66	P65	P64	P63	P62	P61
Initial value	:	*	*	*	*	*	*	*
RW	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins P67 to P60.

PORT6 is an 8-bit read-only register that shows the pin states. It cannot be written to. Volume output data for the port 6 pins  $(P6_7 \text{ to } P6_0)$  must always be performed on P6DR.

If a port 6 read is performed while P6DDR bits are set to 1, the P6DR values are read. Tread is performed while P6DDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORT6 contents are determined states, as P6DDR and P6DR are initialized. PORT6 retains its prior state after a manual in software standby mode.

Rev. 5.00 Sep 14, 2006 page 382 of 1060 REJ09B0331-0500

P6 <sub>/</sub> /IRQ <sub>3</sub> /CS <sub>7</sub>	The pin function	n is switched as shown below according to bit P6			
	Mode	Modes	1 to 3, 7	Modes 4	
	P67DDR	0	1	0	
	Pin function	P6, input pin	P6, output pin	P6, input pin	CS
			ĪRQ₃ interru		
P6 <sub>6</sub> /IRQ <sub>2</sub> /CS <sub>6</sub>	The pin function	is switched as	shown below ac	cording to bit Pf	66E
	Mode	Modes	1 to 3, 7	Modes	s 4
	P66DDR	0	1	0	
	Pin function	P6 <sub>6</sub> input pin	P6 <sub>6</sub> output pin	P6 <sub>6</sub> input pin	C
			IRQ, interru	upt input pin	

The pin function is switched as shown below according to bit P65D

0

P6, input pin

The pin function is switched as shown below according to bit P64D

0

P6, input pin

P6<sub>5</sub> outpu

P6₄ outpu

REJ0

IRQ, interrupt input pin

ĪRQ₀ interrupt input pin

Rev. 5.00 Sep 14, 2006 page

P65DDR

P64DDR

Pin function

Pin function

P6<sub>s</sub>/IRQ<sub>1</sub>

P6<sub>4</sub>/IRQ<sub>0</sub>

The pin function is switched as shown below according to bit 1 oz					
	P62DDR	0	1		
	Pin function	P6 <sub>2</sub> input pin	P6 <sub>2</sub> output		
		DERQ, input			
	The pin function is switched as shown below according to the comb				

Modes 1 to 3, 7 TEE0 0 P61DDR 0 1

Pin function	P6₁ input pin	P6, output pin
Modes 4 to 6		
TEEO		`

TENE

TENE

DREQ input

P6<sub>1</sub>/TEND<sub>0</sub>/CS<sub>5</sub>

TEE0	(	)
P61DDR	0	1
Pin function	P6₁ input pin	CS <sub>₅</sub> output pin

Pi	n function	P6 <sub>1</sub> input pin	CS₅ output pin

P6 <sub>0</sub> /DREQ <sub>0</sub> /CS <sub>4</sub>	The pin function is switched as shown below according to bit P60DI							
	Mode	Modes	Modes 1 to 3, 7		s 4 to			
	P60DDR	0	1	0				
	Pin function	P6, input pin	P6 <sub>o</sub> output pin	P6, input pin	CS			

U	0 -	•			•	
		Mode	Modes 1 to 3, 7		Modes 4	
		P60DDR	0	1	0	
		Pin function	P6 <sub>o</sub> input pin	P6 <sub>o</sub> output pin	P6 <sub>0</sub> input pin	C

Rev. 5.00 Sep 14, 2006 page 384 of 1060 REJ09B0331-0500 RENESAS

PA<sub>4</sub> are schmitt-triggered inputs.

Figure 9.7 shows the port A pin configuration.

	Port A pins	Pin functions in modes 1 to 3, a
	► PA <sub>7</sub> /A <sub>23</sub> /ĪRQ <sub>7</sub>	$PA_7 (I/O)/\overline{IRQ}_7 (input)$
-	$\rightarrow$ PA <sub>6</sub> /A <sub>22</sub> / $\overline{IRQ}_6$	PA <sub>6</sub> (I/O)/IRQ <sub>6</sub> (input)
-	$ ightharpoonup$ PA <sub>5</sub> /A <sub>21</sub> / $\overline{IRQ}_5$	$PA_5 (I/O)/\overline{IRQ}_5 $ (input)
Port A	$ ightharpoonup$ PA <sub>4</sub> /A <sub>20</sub> / $\overline{IRQ}_4$	PA <sub>4</sub> (I/O)/IRQ <sub>4</sub> (input)
T OIL A	► PA <sub>3</sub> /A <sub>19</sub>	PA <sub>3</sub> (I/O)
-	$PA_2/A_{18}$ $PA_1/A_{17}$ $PA_0/A_{16}$	PA <sub>2</sub> (I/O)
-	► PA <sub>1</sub> /A <sub>17</sub>	PA <sub>1</sub> (I/O)
	► PA <sub>0</sub> /A <sub>16</sub>	PA <sub>0</sub> (I/O)
Pin functions in	modes 4 and 5	Pin functions in mode 6
PA <sub>7</sub> (input)/A <sub>23</sub> (	output)/IRQ <sub>7</sub> (input)	PA <sub>7</sub> (input)/A <sub>23</sub> (output)/IRQ <sub>7</sub> (inpu
PA <sub>6</sub> (input)/A <sub>22</sub> (	output)/IRQ <sub>6</sub> (input)	$PA_6$ (input)/ $A_{22}$ (output)/ $\overline{IRQ}_6$ (input)
PA <sub>5</sub> (input)/A <sub>21</sub> (	output)/IRQ <sub>5</sub> (input)	$PA_5$ (input)/ $A_{21}$ (output)/ $\overline{IRQ}_5$ (input)
A <sub>20</sub> (output)		$PA_4$ (input)/ $A_{20}$ (output)/ $\overline{IRQ}_4$ (input)
A <sub>19</sub> (output)		PA <sub>3</sub> (input)/A <sub>19</sub> (output)
A <sub>18</sub> (output)		PA <sub>2</sub> (input)/A <sub>18</sub> (output)
A <sub>17</sub> (output)		PA <sub>1</sub> (input)/A <sub>17</sub> (output)
A <sub>16</sub> (output)		PA <sub>0</sub> (input)/A <sub>16</sub> (output)

**Figure 9.7 Port A Pin Functions** 

Rev. 5.00 Sep 14, 2006 page REJ0

Port A register	PORTA
Port A MOS pull-up contro	ol register PAPCR
Port A open-drain control	register PAODR

Note:

Bit

Port A Data Direction Register (PADDR)

Lower 16 bits of the address.

Port A Data	Direction	Register	(PADD

	ı	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR
Initial value	:	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W
PADDR is an 8-	-bit v	vrite-only	register,	the indivi	dual bits	of which	specify ir	iput or out

PADDR is initialized to H'00 by a power-on reset and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode. The OPE bit in SBYCR

R

R/W

R/W

Undefined

H'00

H'00

H

H

H

PADDR is an 8-bit write-only register, the individual bits of which specify inpu pins of port A. PADDR cannot be read; if it is, an undefined value will be read.

select whether the address output pins retain their output state or become high-impedar transition is made to software standby mode.

• Modes 1 to 3, and 7

- Setting a PADDR bit to 1 makes the corresponding port A pin an output port, while
- the bit to 0 makes the pin an input port.
- Modes 4 and 5

The corresponding port A pins are address outputs irrespective of the value of bits I PA0DDR.

Setting one of bits PA7DDR to PA5DDR to 1 makes the corresponding port A pin a output, while clearing the bit to 0 makes the pin an input port.

Rev. 5.00 Sep 14, 2006 page 386 of 1060 REJ09B0331-0500

Initial value 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W

PADR is an 8-bit readable/writable register that stores output data for the port A pins

PADR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret state after a manual reset, and in software standby mode.

# **Port A Register (PORTA)**

Bit	:	7	6	5	4	3	2	1
		PA7	PA6	PA5	PA4	PA3	PA2	PA1
Initial va	lue :	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PA<sub>7</sub> to PA<sub>0</sub>.

PORTA is an 8-bit read-only register that shows the pin states. It cannot be written to

If a port A read is performed while PADDR bits are set to 1, the PADR values are rea

output data for the port A pins (PA<sub>7</sub> to PA<sub>0</sub>) must always be performed on PADR.

read is performed while PADDR bits are set to 1, the PADR value read is performed while PADDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTA contents are determine states, as PADDR and PADR are initialized. PORTA retains its prior state after a man and in software standby mode.

incorporated into port A on an individual bit basis.

the MOS input pull-up for the corresponding pin.

All the bits are valid in modes 1 to 3, 6, and 7, and bits 7 to 5 are valid in modes 4 and PADDR bit is cleared to 0 (input port setting), setting the corresponding PAPCR bit to

PAPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It ret prior state after a manual reset, and in software standby mode.

## Port A Open Drain Control Register (PAODR)

Bit	:	7	6	5	4	3	2	1
		PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA10DR
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/W						

PAODR is an 8-bit readable/writable register that controls whether PMOS is on or off

port A pin (PA<sub>7</sub> to PA<sub>0</sub>).

All bits are valid in modes 1 to 3, and 7.

Setting a PAODR bit to 1 makes the corresponding port A pin an NMOS open-drain or clearing the bit to 0 makes the pin a CMOS output.

PAODR is initialized to H'00 by a power-on reset, and in hardware standby mode. It re prior state after a manual reset, and in software standby mode.




Figure 9.8 Port A Pin Functions (Modes 1 to 3, and 7)

### Modes 4 and 5

In modes 4 and 5, the lower 5 bits of port A are designated as address outputs automa the upper 3 bits function as address outputs or input ports and interrupt input pins. Inp can be specified individually for the upper 3 bits. Setting one of bits PA7DDR to PA5 makes the corresponding port A pin an address output, while clearing the bit to 0 mak input port.

Port A pin functions in modes 4 and 5 are shown in figure 9.9.

Rev. 5.00 Sep 14, 2006 page

REJ09






Figure 9.9 Port A Pin Functions (Modes 4 and 5)

### Mode 6

In mode 6, port A pins function as address outputs or input ports and interrupt input pin output can be specified on an individual bit basis. Setting a PADDR bit to 1 makes the corresponding port A pin an address output, while clearing the bit to 0 makes the pin an

Port A pin functions in mode 6 are shown in figure 9.10.




Figure 9.10 Port A Pin Functions (Mode 6)

Rev. 5.00 Sep 14, 2006 page 390 of 1060 REJ09B0331-0500

The MOS input pull-up function is in the off state after a power-on reset, and in hardw mode. The prior state is retained after a manual reset, and in software standby mode.

Table 9.14 summarizes the MOS input pull-up states.

Table 9.14 MOS Input Pull-Up States (Port A)

Мо	Modes		Hardware Standby Mode	Manual Reset	Software Standby Mode
1 to 3, 6, 7	PA, to PA		OFF		ON/OFF
4, 5	PA, to PA,				ON/OFF
	PA <sub>4</sub> to PA <sub>0</sub>				OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PADDR = 0 and PAPCR = 1; otherwise off.

Figure 9.11 shows the port B pin configuration.




Figure 9.11 Port B Pin Functions

Rev. 5.00 Sep 14, 2006 page 392 of 1060 REJ09B0331-0500



Port B	МО	S pull-up control register
Note:	*	Lower 16 bits of the addres

Port B register

Initial value

0

SS.

**PORTB** 

**PBPCR** 

R/W H'00

3

PB4DDR PB3DDR PB2DDR

0

Undefined

2

0

R

1

PB1DDF

0

W

# Port B Data Direction Register (PBDDR)

Bit	:	7	6	5
		PB7DDR	PB6DDR	PB5DDR

0

the bit to 0 makes the pin an input port.

R/W W W W W W W PBDDR is an 8-bit write-only register, the individual bits of which specify input or ou

The corresponding port B pins are address outputs irrespective of the value of the

0

4

0

pins of port B. PBDDR cannot be read; if it is, an undefined value will be read. PBDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It re

prior state after a manual reset, and in software standby mode. The OPE bit in SBYCI select whether the address output pins retain their output state or become high-impeda transition is made to software standby mode.

- Modes 1, 4, and 5
- Modes 2 and 6
- Setting a PBDDR bit to 1 makes the corresponding port B pin an address output,
  - clearing the bit to 0 makes the pin an input port.
- Modes 3 and 7

Setting a PBDDR bit to 1 makes the corresponding port B pin an output port, whil

Rev. 5.00 Sep 14, 2006 page

RENESAS

REJ09

PBDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It reta state after a manual reset, and in software standby mode.

### **Port B Register (PORTB)**

Bit	:	7	6	5	4	3	2	1
		PB7	PB6	PB5	PB4	PB3	PB2	PB1
Initial value	:	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PB7 to PB0.

PORTB is an 8-bit read-only register that shows the pin states. It cannot be written to. output data for the port B pins (PB<sub>2</sub> to PB<sub>0</sub>) must always be performed on PBDR.

If a port B read is performed while PBDDR bits are set to 1, the PBDR values are read. read is performed while PBDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTB contents are determined states, as PBDDR and PBDR are initialized. PORTB retains its prior state after a manu in software standby mode.

incorporated into port B on an individual bit basis.

When a PBDDR bit is cleared to 0 (input port setting) in mode 2, 3, 6, or 7, setting the corresponding PBPCR bit to 1 turns on the MOS input pull-up for the corresponding

PBPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It reprior state after a manual reset, and in software standby mode.

### 9.9.3 Pin Functions

### Modes 1, 4, and 5

In modes 1, 4, and 5, port B pins are automatically designated as address outputs.

Port B pin functions in modes 1, 4, and 5 are shown in figure 9.12.




Figure 9.12 Port B Pin Functions (Modes 1, 4, and 5)




Figure 9.13 Port B Pin Functions (Modes 2 and 6)

### Modes 3 and 7

In modes 3 and 7, port B pins function as I/O ports. Input or output can be specified for on an individual bit basis. Setting a PBDDR bit to 1 makes the corresponding port B pi port, while clearing the bit to 0 makes the pin an input port.

Port B pin functions in modes 3 and 7 are shown in figure 9.14.

Rev. 5.00 Sep 14, 2006 page 396 of 1060 REJ09B0331-0500



Figure 9.14 Port B Pin Functions (Modes 3 and 7)

#### 9.9.4 **MOS Input Pull-Up Function**

Port B has a built-in MOS input pull-up function that can be controlled by software. T input pull-up function can be used in modes 2, 3, 6, and 7, and can be specified as on individual bit basis.

When a PBDDR bit is cleared to 0 in mode 2, 3, 6, or 7, setting the corresponding PB turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset, and in hardy mode. The prior state is retained after a manual reset, and in software standby mode.

Table 9.16 summarizes the MOS input pull-up states.

**Table 9.16** MOS Input Pull-Up States (Port B)

Modes	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode
1, 4, 5		OFF		OFF
2, 3, 6, 7				ON/OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PBDDR = 0 and PBPCR = 1; otherwise off.

Rev. 5.00 Sep 14, 2006 page

REJ09



Figure 9.15 shows the port C pin configuration.




Figure 9.15 Port C Pin Functions

Rev. 5.00 Sep 14, 2006 page 398 of 1060 REJ09B0331-0500



Port C	МО	S pull-up control register	Р
Note:	*	Lower 16 bits of the addre	SS.

Port C register

Initial value

R/W

# Port C Data Direction Register (PCDDR)

Bit	:	7	6	5	4	3	2	
		PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	

0

W

transition is made to software standby mode.

PCDDR is an 8-bit write-only register, the individual bits of which specify input or ou

**PORTC** 

**PCPCR** 

0

W

R

0

W

R/W

0

W

Undefined

0

W

1

0

W

PC1DE

H'00

pins of port C. PCDDR cannot be read; if it is, an undefined value will be read.

PCDDR is initialized to H'00 by a power-on reset and in hardware standby mode. It re prior state after a manual reset, and in software standby mode. The OPE bit in SBYCI select whether the address output pins retain their output state or become high-impeda

0

W

- The corresponding port C pins are address outputs irrespective of the value of the
  - Modes 2 and 6

Modes 1, 4, and 5

- Setting a PCDDR bit to 1 makes the corresponding port C pin an address output, clearing the bit to 0 makes the pin an input port.
- Modes 3 and 7

Setting a PCDDR bit to 1 makes the corresponding port C pin an output port, whil

the bit to 0 makes the pin an input port.

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09 PCDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It reta state after a manual reset, and in software standby mode.

### **Port C Register (PORTC)**

Bit :	_	7	6	5	4	3	2	1
		PC7	PC6	PC5	PC4	PC3	PC2	PC1
Initial value:	Ī	*	*	*	*	*	*	*
R/W :		R	R	R	R	R	R	R

Note: \* Determined by state of pins PC<sub>7</sub> to PC<sub>0</sub>.

PORTC is an 8-bit read-only register that shows the pin states. It cannot be written to. Volume output data for the port C pins ( $PC_7$  to  $PC_0$ ) must always be performed on PCDR.

If a port C read is performed while PCDDR bits are set to 1, the PCDR values are read read is performed while PCDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTC contents are determined states, as PCDDR and PCDR are initialized. PORTC retains its prior state after a manu in software standby mode.

Rev. 5.00 Sep 14, 2006 page 400 of 1060

REJ09B0331-0500



incorporated into port C on an individual bit basis.

When a PCDDR bit is cleared to 0 (input port setting) in mode 2, 3, 6, or 7, setting the corresponding PCPCR bit to 1 turns on the MOS input pull-up for the corresponding

PCPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It re prior state after a manual reset, and in software standby mode.

#### 9.10.3 **Pin Functions**

### Modes 1, 4, and 5

In modes 1, 4, and 5, port C pins are automatically designated as address outputs.

Port C pin functions in modes 1, 4, and 5 are shown in figure 9.16.




Figure 9.16 Port C Pin Functions (Modes 1, 4, and 5)




Figure 9.17 Port C Pin Functions (Modes 2 and 6)

### Modes 3 and 7

In modes 3 and 7, port C pins function as I/O ports. Input or output can be specified for on an individual bit basis. Setting a PCDDR bit to 1 makes the corresponding port C pi port, while clearing the bit to 0 makes the pin an input port.

Port C pin functions in modes 3 and 7 are shown in figure 9.18.

Rev. 5.00 Sep 14, 2006 page 402 of 1060 REJ09B0331-0500




Figure 9.18 Port C Pin Functions (Modes 3 and 7)

#### 9.10.4 **MOS Input Pull-Up Function**

Port C has a built-in MOS input pull-up function that can be controlled by software. T input pull-up function can be used in modes 2, 3, 6, and 7, and can be specified as on individual bit basis.

When a PCDDR bit is cleared to 0 in mode 2, 3, 6, or 7, setting the corresponding PC turns on the MOS input pull-up for that pin.

The MOS input pull-up function is in the off state after a power-on reset, and in hardy mode. The prior state is retained after a manual reset, and in software standby mode.

Table 9.18 summarizes the MOS input pull-up states.

Table 9.18 MOS Input Pull-Up States (Port C)

Modes	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode
1, 4, 5	OFF			OFF
2, 3, 6, 7			ON/OFF	

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PCDDR = 0 and PCPCR = 1; otherwise off.

Rev. 5.00 Sep 14, 2006 page

REJ09



Figure 9.19 shows the port D pin configuration.




Figure 9.19 Port D Pin Functions

Rev. 5.00 Sep 14, 2006 page 404 of 1060

REJ09B0331-0500

Port D	МС	S pull-up control register
Note:	*	Lower 16 bits of the address

Port D register

ss.

0

W

0

W

**PORTD** 

**PDPCR** 

R/W

0

W

R

1

0

W

Undefined

2

0

W

PD2DDR PD1DDF

H'00

Port D Data Direction Register (PDDDR)

Bit	:	7	6	5	4	3	
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	

0

W

PDDDR is an 8-bit write-only register, the individual bits of which specify input or or pins of port D. PDDDR cannot be read; if it is, an undefined value will be read..

W

PDDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It r prior state after a manual reset, and in software standby mode.

designated for data I/O.

Initial value:

R/W

- Modes 1, 2, 4 to 6 The input/output direction specification by PDDDR is ignored, and port D is autor
- Modes 3 and 7 Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while the bit to 0 makes the pin an input port.

Rev. 5.00 Sep 14, 2006 page

REJ09

PDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It reta state after a manual reset, and in software standby mode.

### Port D Register (PORTD)

Bit	:	7	6	5	4	3	2	1
		PD7	PD6	PD5	PD4	PD3	PD2	PD1
Initial value	:	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PD<sub>7</sub> to PD<sub>0</sub>.

PORTD is an 8-bit read-only register that shows the pin states. It cannot be written to. Output data for the port D pins ( $PD_7$  to  $PD_0$ ) must always be performed on PDDR.

If a port D read is performed while PDDDR bits are set to 1, the PDDR values are read read is performed while PDDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTD contents are determined states, as PDDDR and PDDR are initialized. PORTD retains its prior state after a manual and in software standby mode.

Rev. 5.00 Sep 14, 2006 page 406 of 1060 REJ09B0331-0500

331-0500



incorporated into port D on an individual bit basis.

When a PDDDR bit is cleared to 0 (input port setting) in mode 3 or 7, setting the corresponding pin.

PDPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It reprior state after a manual reset, and in software standby mode.

### 9.11.3 Pin Functions

## Modes 1, 2, 4 to 6

In modes 1, 2, 4 to 6, port D pins are automatically designated as data I/O pins.

Port D pin functions in modes 1, 2, 4 to 6 are shown in figure 9.20.




Figure 9.20 Port D Pin Functions (Modes 1, 2, 4 to 6)




Figure 9.21 Port D Pin Functions (Modes 3 and 7)

The MOS input pull-up function is in the off state after a power-on reset, and in hardy mode. The prior state is retained after a manual reset, and in software standby mode.

Table 9.20 summarizes the MOS input pull-up states.

Table 9.20 MOS Input Pull-Up States (Port D)

Modes	Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode	
1, 2, 4 to 6		OFF		OFF	
3, 7				ON/OFF	

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PDDDR = 0 and PDPCR = 1; otherwise off.

Figure 9.22 shows the port E pin configuration.




Figure 9.22 Port E Pin Functions

Rev. 5.00 Sep 14, 2006 page 410 of 1060

REJ09B0331-0500



F	Port E	MOS	S pull-up control register	Р
١	lote:	*	Lower 16 bits of the addre	ess.

Port E register

Initial value

R/W

# Port E Data Direction Register (PEDDR)

Bit :		7	6	5
		PE7DDR	PE6DDR	PE5DDR

0

W

bit to 0 makes the pin an input port.

0

W

**PORTE** 

**PEPCR** 

R

4

PE4DDR

0

W

R/W

3

PE3DDR

0

W

Undefined

2

PE2DDR

0

W

1

PE1DDF

0

W

H'00

PEDDR is an 8-bit write-only register, the individual bits of which specify input or ou pins of port E. PEDDR cannot be read; if it is, an undefined value will be read.

PEDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It r prior state after a manual reset, and in software standby mode.

0

W

- Modes 1, 2, 4 to 6
- When 8-bit bus mode has been selected, port E pins function as I/O ports. Setting

to 1 makes the corresponding port E pin an output port, while clearing the bit to 0

pin an input port.

When 16-bit bus mode has been selected, the input/output direction specification by ignored, and port E is designated for data I/O.

For details of 8-bit and 16-bit bus modes, see section 6, Bus Controller.

- Modes 3 and 7
  - Setting a PEDDR bit to 1 makes the corresponding port E pin an output port, while

PEDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retainstate after a manual reset, and in software standby mode.

### **Port E Register (PORTE)**

Bit	:	7	6	5	4	3	2	1
		PE7	PE6	PE5	PE4	PE3	PE2	PE1
Initial valu	ue :	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PE<sub>7</sub> to PE<sub>0</sub>.

PORTE is an 8-bit read-only register that shows the pin states. It cannot be written to. Volume output data for the port E pins ( $PE_7$  to  $PE_0$ ) must always be performed on PEDR.

If a port E read is performed while PEDDR bits are set to 1, the PEDR values are read. read is performed while PEDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTE contents are determined states, as PEDDR and PEDR are initialized. PORTE retains its prior state after a manual in software standby mode.

Rev. 5.00 Sep 14, 2006 page 412 of 1060

REJ09B0331-0500



incorporated into port E on an individual bit basis.

When a PEDDR bit is cleared to 0 (input port setting) when 8-bit bus mode is selected 2, 4 to 6, or in mode 3 or 7, setting the corresponding PEPCR bit to 1 turns on the MC

up for the corresponding pin.

PEPCR is initialized to H'00 by a power-on reset, and in hardware standby mode. It reprior state after a manual reset, and in software standby mode.

#### 9.12.3 Pin Functions

#### Modes 1, 2, 4 to 6

In modes 1, 2, 4 to 6, when 8-bit access is designated and 8-bit bus mode is selected, 1 are automatically designated as I/O ports. Setting a PEDDR bit to 1 makes the corresp E pin an output port, while clearing the bit to 0 makes the pin an input port.

When 16-bit bus mode is selected, the input/output direction specification by PEDDR and port E is designated for data I/O.

Port E pin functions in modes 1, 2, 4 to 6 are shown in figure 9.23.




Figure 9.23 Port E Pin Functions (Modes 1, 2, 4 to 6)

#### Modes 3 and 7

In modes 3 and 7, port E pins function as I/O ports. Input or output can be specified for on a bit-by-bit basis. Setting a PEDDR bit to 1 makes the corresponding port E pin an owhile clearing the bit to 0 makes the pin an input port.

Port E pin functions in modes 3 and 7 are shown in figure 9.24.




Figure 9.24 Port E Pin Functions (Modes 3 and 7)

Rev. 5.00 Sep 14, 2006 page 414 of 1060

REJ09B0331-0500

The MOS input pull-up function is in the off state after a power-on reset, and in hardy mode. The prior state is retained after a manual reset, and in software standby mode.

Table 9.22 summarizes the MOS input pull-up states.

**Table 9.22** MOS Input Pull-Up States (Port E)


Modes		Power-On Reset	Hardware Standby Mode	Manual Reset	Software Standby Mode
3, 7		OFF			ON/OFF
1, 2, 4 to 6	8-bit bus				
	16-bit bus				OFF

Legend:

OFF: MOS input pull-up is always off.

ON/OFF: On when PEDDR = 0 and PEPCR = 1; otherwise off.

Figure 9.25 snows the port F pin configuration.



Pin functions in modes 3 and 7	Pin functions in modes 4 to 6
PF <sub>7</sub> (input)/ φ (output)	PF <sub>7</sub> (input) / $\phi$ (output)
PF <sub>6</sub> (I/O)	AS (output)
PF <sub>5</sub> (I/O)	RD (output)
PF <sub>4</sub> (I/O)	HWR (output)
PF <sub>3</sub> (I/O)	TWR (output)
PF <sub>2</sub> (I/O)	$PF_2 \ (I/O) / \overline{LCAS} \ (output) / \overline{WAIT} \ (input) / \overline{BRE}$
PF <sub>1</sub> (I/O)	PF <sub>1</sub> (I/O)/ BACK (output)
PF <sub>0</sub> (I/O)	PF <sub>0</sub> (I/O)/ BREQ (input)

**Figure 9.25 Port F Pin Functions** 

Rev. 5.00 Sep 14, 2006 page 416 of 1060 REJ09B0331-0500



Notes:	1.	Lower 16 bits of the address.
	2.	Initial value depends on the mode.

## Port F Data Direction Register (PFDDR)

Bit	:	7	6	5	4				
		PF7DDR	PF6DDR	PF5DDR	PF4DDR				
Modes	Modes 1, 2, 4 to 6								

Modes 3 and 7 Initial value:

Initial value:

Port F register

W

0 W

0 W

0 W

R

W

3

0

0 W

0

2

0

PF1DDI

0

W

R/W PFDDR is an 8-bit write-only register, the individual bits of which specify input or ou

0 W

0 W

0 W

0 W 0

R/W

PF3DDR PF2DDR

Undefined

W

pins of port F. PFDDR cannot be read; if it is, an undefined value will be read.

**PORTF** 

W

W

PFDDR is initialized by a power-on reset, and in hardware standby mode, to H'80 in 4 to 6, and to H'00 in modes 3 and 7. It retains its prior state after a manual reset, and standby mode. The OPE bit in SBYCR is used to select whether the bus control output

input port when the bit is cleared to 0.

Pin PF<sub>7</sub> functions as the  $\phi$  output pin when the corresponding PFDDR bit is set to

Modes 1, 2, 4 to 6

their output state or become high-impedance when a transition is made to software sta

The input/output direction specified by PFDDR is ignored for pins PF<sub>6</sub> to PF<sub>3</sub>, whi automatically designated as bus control outputs (AS, RD, HWR, and LWR).

Pins  $PF_2$  to  $PF_0$  are designated as bus control input/output pins ( $\overline{LCAS}$ ,  $\overline{WAIT}$ ,  $\overline{BR}$ BACK, BREQ) by means of bus controller settings. At other times, setting a PFDI

REJ09

Rev. 5.00 Sep 14, 2006 page



BIT		/	ь	5	4	3		1
		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR
Initial value	:	0	0	0	0	0	0	0
R/W		R/W						

PFDR is an 8-bit readable/writable register that stores output data for the port F pins (P

PFDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retainstate after a manual reset, and in software standby mode.

## **Port F Register (PORTF)**

Bit	:	7	6	5	4	3	2	1
		PF7	PF6	PF5	PF4	PF3	PF2	PF1
Initial valu	ue:	*	*	*	*	*	*	*
R/W	:	R	R	R	R	R	R	R

Note: \* Determined by state of pins PF<sub>7</sub> to PF<sub>0</sub>.

F pins  $(PF_7 \text{ to } PF_0)$  must always be performed on PFDR.

PORTF is an 8-bit read-only register that shows the pin states. Writing of output data for

If a port F read is performed while PFDDR bits are set to 1, the PFDR values are read. read is performed while PFDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTF contents are determined states, as PFDDR and PFDR are initialized. PORTF retains its prior state after a manual in software standby mode.

Rev. 5.00 Sep 14, 2006 page 418 of 1060

REJ09B0331-0500



	PF7DDR	0			1		
	Pin function	PF <sub>7</sub> input pi	n	(	output o		
PF <sub>6</sub> /AS	The pin function and bit PF6DDR	is switched as show R.	n below ac	cording to	the oper		
	Operating Mode	Modes 1, 2, 4 to 6	Modes 3 and				
	PF6DDR	_	(	)			
	Pin function	AS output pin	PF <sub>6</sub> in	put pin	PF <sub>6</sub>		
PF <sub>s</sub> /RD	The pin function is switched as shown below according to the oper and bit PF5DDR.						
	Operating Mode	Modes 1, 2, 4 to 6 Mod		Modes	3 and 7		
	PF5DDR	_	(	)			

RD output pin

Modes 1, 2, 4 to 6

HWR output pin

The pin function is switched as shown below according to the open

The pin function is switched as shown below according to bit PF7[

PF<sub>5</sub> input pin

0

PF₄ input pin

Rev. 5.00 Sep 14, 2006 page

PF<sub>5</sub>

PF<sub>4</sub>

REJ0

Modes 3 and 7

Pin function

and bit PF4DDR.

Operating

Mode

PF4DDR

Pin function

PF<sub>7</sub>/\$


PF₄/HWR

BREQO	the operating mo and PF2DDR.					•	
	Operating Mode		Modes 1, 2, 4 to 6				Mode
	LCASS		0				
	BREQOE		0 1				
	WAITE	(	0	1	_	_	
	PF2DDR	0	1				0
	Pin function	PF <sub>2</sub>	PF <sub>2</sub>	WAIT	BREQO	LCAS	PF <sub>2</sub>
		input	output	input	output	output	inpu
		pin	pin	pin	pin	pin	pin
	•	when RMes 4 to 6.		RMTS0 =	= B'001 to	B'011 ar	nd CW

PF₁/BACK	The pin function is switched as shown below according to the conthe operating mode, and bits BRLE and PF1DDR.						
	Operating Mode	Mo	odes 1, 2, 4 t	o 6	Modes 3		
	BRLE	0		1	_		
	PF1DDR	0	1	_	0		
	Pin function	PF₁ input pin	PF <sub>1</sub> output pin	BACK output pin	PF₁ input pin		

PF₀/BREQ	The pin function is switched as shown below according to the comb the operating mode, and bits BRLE and PF0DDR.						
	Operating Mode	Mo	o 6	Modes 3			
	BRLE	0		1	_		
	PF0DDR	0	1	_	0		
	Pin function	PF <sub>o</sub> input pin	PF <sub>o</sub> output pin	BREQ input pin	PF₀ input pin		

Rev. 5.00 Sep 14, 2006 page 420 of 1060 REJ09B0331-0500



 $PG_0$  (I/O)  $PG_0$  (I/O)/  $\overline{CAS}$  (output)/ $\overline{OE}$  (out

PG<sub>1</sub> (I/O)

Figure 9.26 Port G Pin Functions

 $PG_1 \text{ (input)}/\overline{CS}_3 \text{ (output)}$ 

Rev. 5.00 Sep 14, 2006 page

REJ09

Port G	reg	ister Po	ORTG
Notes:	1.	Lower 16 bits of the addre	ess.
	2	Initial value depends on th	ne mode

# Port G Data Direction Register (PGDDR)

Rit

Initial value:

R/W

DIL			U	J		J	_	
			_	_	PG4DDR	PG3DDR	PG2DDR	PG1DD
Modes 1, 4,	5							
Initial value	:	1	1	1	1	0	0	0
R/W	:	_	_	_	W	W	W	W
Modes 2 3	6 7							

1

5

R

4

0

W

W

Undefined

2

0

W

0

W

H

PGDDR is an 8-bit write-only register, the individual bits of which specify input or out pins of port G. PGDDR cannot be read, and bits 7 to 5 are reserved. If PGDDR is read, undefined value will be read.

PGDDR is initialized by a power-on reset, and in hardware standby mode, to H'F0 in n and 5, and to H'E0 in modes 2, 3, 6, and 7. It retains its prior state after a manual reset, software standby mode. The OPE bit in SBYCR is used to select whether the bus contr pins retain their output state or become high-impedance when a transition is made to so standby mode.

the bit to 0 makes the pin an input port.

#### Modes 4 to 6

input port.

Pins  $PG_4$  to  $PG_1$  function as bus control output pins  $(\overline{CS}_0$  to  $\overline{CS}_3)$  when the corresponding PGDDR bits are set to 1, and as input ports when the bits are cleared to 0.

Pin  $PG_0$  functions as the  $\overline{CAS}$  output pin when DRAM interface is designated, and output pin when PSRAM interface is designated. Otherwise, setting the corresponded PGDDR bit to 1 makes the pin an output port, while clearing the bit to 0 makes the

For details of the DRAM and PSRAM interfaces, see section 6, Bus Controller.

## Port G Data Register (PGDR)

Bit	:	7	6	5	4	3	2	1
		_	_	_	PG4DR	PG3DR	PG2DR	PG1D
Initial value	:	1	1	1	0	0	0	0
R/M		_	_	_	R/M	R/M	R/W	R/\//

PGDR is an 8-bit readable/writable register that stores output data for the port G pins

Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be mod

PGDR is initialized to H'E0 by a power-on reset, and in hardware standby mode. It restate after a manual reset, and in software standby mode.

REJ09

PORTG is an 8-bit read-only register that shows the pin states. It cannot be written to. output data for the port G pins  $(PG_4 \text{ to } PG_0)$  must always be performed on PGDR.

Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be modified

If a port G read is performed while PGDDR bits are set to 1, the PGDR values are read read is performed while PGDDR bits are cleared to 0, the pin states are read.

After a power-on reset and in hardware standby mode, PORTG contents are determined states, as PGDDR and PGDR are initialized. PORTG retains its prior state after a manual and in software standby mode.

Rev. 5.00 Sep 14, 2006 page 424 of 1060

REJ09B0331-0500

PG₄/CS₀	•	The pin function is switched as shown below according to the ope and bit PG4DDR.							
	Operating Mode	Modes 1	, 2, 4 to 6	Modes	3 a				
	PG4DDR	0	1	0					
	Pin function	PG₄ input pin	CS₀ output pin	PG₄ input pin	P				
		+			ш				
PG <sub>3</sub> /CS <sub>1</sub>	•	The pin function is switched as shown below according to the oper and bit PG3DDR.							
	Operating Mode	Modes	1 to 3, 7	Modes 4					
	PG3DDR	0	1	0					
	Pin function	PG <sub>3</sub> input pin	PG <sub>3</sub> output pin	PG <sub>3</sub> input pin	C				

and bit PG2DDR.
Operating

Mode

PG2DDR Pin function

PG,/CS,



The pin function is switched as shown below according to the open

Modes 1 to 3, 7

PG<sub>2</sub> output pin

PG, input pin

Modes 4

C

PG, input pin

Rev. 5.00 Sep 14, 2006 page REJ09

Operating Mode	Modes	1 to 3, 7		Modes	s 4 to 6		
RMTS2 to RMTS0	_	_	B'000	8'000, B'100 B			
PG0DDR	0	1	0	1			
Pin function	PG <sub>o</sub> input pin	PG₀ output pin	PG₀ input pin	PG <sub>o</sub> output pin	CAS outpu		

The pin function is switched as shown below according to the comb

PG<sub>0</sub>/CAS/OE

#### 10.1.1 **Features**

- Maximum 16-pulse input/output
  - A total of 16 timer general registers (TGRs) are provided (four each for channels ( two each for channels 1, 2, 4, and 5), each of which can be set independently as an compare/input capture register TGRC and TGRD for channels 0 and 3 can also be used as buffer registers
    - Selection of 8 counter input clocks for each channel
  - The following operations can be set for each channel:
    - Waveform output at compare match: Selection of 0, 1, or toggle output
    - Input capture function: Selection of rising edge, falling edge, or both edge dete
    - Counter clear operation: Counter clearing possible by compare match or input — Synchronous operation: Multiple timer counters (TCNT) can be written to sim
    - Simultaneous clearing by compare match and input capture possible Register simultaneous input/output possible by counter synchronous operation
    - PWM mode: Any PWM output duty can be set
  - Maximum of 15-phase PWM output possible by combination with synchronou
  - Buffer operation settable for channels 0 and 3
    - Input capture register double-buffering possible
    - Automatic rewriting of output compare register possible
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5

— Channel 2 (channel 5) input clock operates as 32-bit counter by setting channe

- Two-phase encoder pulse up/down-count possible
- Cascaded operation
- 4) overflow/underflow
- Fast access via internal 16-bit bus
  - Fast access is possible via a 16-bit interface

- Programmable pulse generator (PPG) output trigger can be generated
  - Channel 0 to 3 compare match/input capture signals can be used as PPG output
  - A/D converter conversion start trigger can be generated
    - Channel 0 to 5 compare match A/input capture A signals can be used as A/D co
  - Table 10.1 lists the functions of the TPU.

conversion start trigger

Rev. 5.00 Sep 14, 2006 page 428 of 1060

REJ09B0331-0500

		TCLKD		TCLKC	TCLKA	. 0 = . 0
General registers		TGR0A TGR0B	TGR1A TGR1B	TGR2A TGR2B	TGR3A TGR3B	TGR4A TGR4B
General registers	sters/ buffer	TGR0C TGR0D	_	_	TGR3C TGR3D	
I/O pins		TIOCA0 TIOCB0 TIOCC0 TIOCD0	TIOCA1 TIOCB1	TIOCA2 TIOCB2	TIOCA3 TIOCB3 TIOCC3 TIOCD3	TIOCA4 TIOCB4
Counter clea function	Counter clear function		TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare						
Compare	0 output	0	0	0	0	0
match .	0 output 1 output	0	0	0	0	0
•						
match .	1 output Toggle output	0	0	0	0	0
match output	1 output Toggle output	0	0	0	0	0
Input capture function Synchronous	1 output Toggle output	0	0	0	0	0
Input capture function Synchronous operation	1 output Toggle output	0 0	0 0	0 0	0 0	0 0



	capture	capture	capture	capture	capture	(
A/D converter trigger	TGR0A	TGR1A	TGR2A	TGR3A	TGR4A	-
	compare	compare	compare	compare	compare	(
	match or	1				
	input	input	input	input	input	i
	capture	capture	capture	capture	capture	(
PPG trigger	TGR0A/	TGR1A/	TGR2A/	TGR3A/	_	-
	TGR0B	TGR1B	TGR2B	TGR3B		
	compare	compare	compare	compare		
	match or	match or	match or	match or		
	input	input	input	input		
	capture	capture	capture	capture		
Interrupt sources	5 sources	4 sources	4 sources	5 sources	4 sources	4
	<ul> <li>Compare match or input capture 0A</li> </ul>	<ul> <li>Compare match or input capture 1A</li> </ul>	<ul> <li>Compare match or input capture 2A</li> </ul>	<ul> <li>Compare match or input capture 3A</li> </ul>	<ul> <li>Compare match or input capture 4A</li> </ul>	•
	<ul> <li>Compare match or input capture 0B</li> </ul>	<ul> <li>Compare match or input capture 1B</li> </ul>	<ul> <li>Compare match or input capture 2B</li> </ul>	<ul> <li>Compare match or input capture 3B</li> </ul>	Compare match or input capture 4B	•
	<ul> <li>Compare match or input capture 0C</li> </ul>	<ul><li>Overflow</li><li>Underflow</li></ul>	<ul><li>Overflow</li><li>Underflow</li></ul>	<ul> <li>Compare match or input capture 3C</li> </ul>	<ul><li>Overflow</li><li>Underflow</li></ul>	•
	<ul> <li>Compare match or input capture 0D</li> </ul>			<ul> <li>Compare match or input capture 3D</li> </ul>		
	<ul> <li>Overflow</li> </ul>			<ul><li>Overflow</li></ul>		
Legend:						
○ : Possible						
— : Not possible						
- · r · ·						

input

input

input

input

input




Figure 10.1 Block Diagram of TPU

	Clock input C	TCLKC	Input	External clock C input pin (Channel 2 and 4 phase counting r phase input)
	Clock input D	TCLKD	Input	External clock D input pin (Channel 2 and 4 phase counting r phase input)
0	Input capture/out compare match A0	TIOCA0	I/O	TGR0A input capture input/output output/PWM output pin
	Input capture/out compare match B0	TIOCB0	I/O	TGR0B input capture input/output output/PWM output pin
	Input capture/out compare match C0	TIOCC0	I/O	TGR0C input capture input/output output/PWM output pin
	Input capture/out compare match D0	TIOCD0	I/O	TGR0D input capture input/output output/PWM output pin
1	Input capture/out compare match A1	TIOCA1	I/O	TGR1A input capture input/output output/PWM output pin
	Input capture/out compare match B1	TIOCB1	I/O	TGR1B input capture input/output output/PWM output pin
2	Input capture/out compare match A2	TIOCA2	I/O	TGR2A input capture input/output output/PWM output pin
	Input capture/out compare match B2	TIOCB2	I/O	TGR2B input capture input/output output/PWM output pin

**TCLKB** 

Input

Clock input B

phase input)

phase input)

External clock B input pin

(Channel 1 and 5 phase counting r

Rev. 5.00 Sep 14, 2006 page 432 of 1060

	compare match A4		output/PWM output pin
	Input capture/out TIOCB4 compare match B4	I/O	TGR4B input capture input/output output/PWM output pin
5	Input capture/out TIOCA5 compare match A5	I/O	TGR5A input capture input/output output/PWM output pin
	Input capture/out TIOCB5 compare match B5	I/O	TGR5B input capture input/output output/PWM output pin

I/O

TIOCA4

compare match D3

Input capture/out

4

output/Pvvivi output pin

TGR4A input capture input/output

	Timer interrupt enable register 0	TIER0	R/W	H'40
	Timer status register 0	TSR0	R/(W)*2	H'C0
	Timer counter 0	TCNT0	R/W	H'0000
	Timer general register 0A	TGR0A	R/W	H'FFFF
	Timer general register 0B	TGR0B	R/W	H'FFFF
	Timer general register 0C	TGR0C	R/W	H'FFFF
	Timer general register 0D	TGR0D	R/W	H'FFFF
1	Timer control register 1	TCR1	R/W	H'00
	Timer mode register 1	TMDR1	R/W	H'C0
	Timer I/O control register 1	TIOR1	R/W	H'00
	Timer interrupt enable register 1	TIER1	R/W	H'40
	Timer status register 1	TSR1	R/(W)*2	H'C0
	Timer counter 1	TCNT1	R/W	H'0000
	Timer general register 1A	TGR1A	R/W	H'FFFF
	Timer general register 1B	TGR1B	R/W	H'FFFF
2	Timer control register 2	TCR2	R/W	H'00
	Timer mode register 2	TMDR2	R/W	H'C0
	Timer I/O control register 2	TIOR2	R/W	H'00
	Timer interrupt enable register 2	TIER2	R/W	H'40
	Timer status register 2	TSR2	R/(W)*2	H'C0
	Timer counter 2	TCNT2	R/W	H'0000
	Timer general register 2A	TGR2A	R/W	H'FFFF
	Timer general register 2B	TGR2B	R/W	H'FFFF

Timer I/O control register 0H

Timer I/O control register 0L

TIOR0H

TIOR0L

R/W

R/W

H'00

H'00

H

H

H

H

H

H

Н

H

H H

H

H H

H H

H

H H

H

H

H

H

H

Н

		Timer counter 4	TCNT4
		Timer general register 4A	TGR4A
		Timer general register 4B	TGR4B
5		Timer control register 5	TCR5
		Timer mode register 5	TMDR5
		Timer I/O control register 5	TIOR5
		Timer interrupt enable register 5	TIER5
		Timer status register 5	TSR5
		Timer counter 5	TCNT5
		Timer general register 5A	TGR5A
		Timer general register 5B	TGR5B
All		Timer start register	TSTR
		Timer synchro register	TSYR
		Module stop control register	MSTPCR
Notes:	1.	Lower 16 bits of the address.	
	2.	Can only be written with 0 for flag	g clearing.

Timer counter 3

4

Timer general register 3A

Timer general register 3B

Timer general register 3C

Timer general register 3D

Timer I/O control register 4

Timer interrupt enable register 4 TIER4

Timer control register 4

Timer mode register 4

Timer status register 4



TCNT3

TGR3A

TGR3B

TGR3C

TGR3D

TCR4

TMDR4

TIOR4

TSR4

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W R/W

R/W

R/W R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W R/W

 $R/(W)^{*2}$ 

R/(W)\*2

H'0000

H'FFFF

H'FFFF

H'FFFF

H'FFFF

H'00 H'C0

H'00

H'40

H'C0

H'0000

H'FFFF

H'FFFF

H'00

H'C0

H'00

H'40

H'C0

H'0000

H'FFFF

H'FFFF

H'3FFF

H'00

Channel 0: TCR0 Channel 3: TCR3

Bit 7 6 5 4 3 2 1 CCLR2 CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1

> 0 0 0 0 0 0 0

Initial value: R/W : R/W R/W R/W R/W R/W R/W R/W

Channel 1: TCR1 Channel 2: TCR2 Channel 4: TCR4 **Channel 5: TCR5** 

4 Bit 7 6 5 3 2 1

CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 Initial value: 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W

Rev. 5.00 Sep 14, 2006 page 436 of 1060

REJ09B0331-0500

		Bit 7	Bit 6	Bit 5				
Channel		Reserved*3	CCLR1	CCLR0	Description			
1, 2, 4,	5	0	0	0	TCNT clearing disabled			
				1	TCNT cleared by TGRA compare m capture			
			1	0	TCNT cleared by TGRB compare m capture			
				1	TCNT cleared by counter clearing for channel performing synchronous cle synchronous operation*1			
Notes:	1.	Synchronous	operation :	setting is pe	rformed by setting the SYNC bit in TSY			
	2.		When TGRC or TGRD is used as a buffer register, TCNT is not cleared buffer register setting has priority, and compare match/input capture do					
	3.	Bit 7 is reserved modified.	ved in chan	nels 1, 2, 4,	and 5. It is always read as 0 and cannot			

1

0

1

1

0

1

0

0

1



TCNT cleared by TGRB compare m

TCNT cleared by counter clearing for channel performing synchronous cle

TCNT cleared by TGRC compare m

TCNT cleared by TGRD compare m

TCNT cleared by counter clearing for channel performing synchronous cle

synchronous operation\*1

TCNT clearing disabled

synchronous operation\*1

capture

capture\*2

capture\*2

	1	Count at falling edge
1	*	Count at both edges
Legend:	*: Don't care	

Note: Internal clock edge selection is valid when the input clock is  $\phi/4$  or slower. This s ignored if the input clock is  $\phi/1$ , or when overflow/underflow of another channel is

Bits 2, 1, and 0—Time Prescaler 2, 1, and 0 (TPSC2 to TPSC0): These bits select the counter clock. The clock source can be selected independently for each channel. Table the clock sources that can be set for each channel.

Table 10.4 TPU Clock Sources

	Internal Clock							External Clock			
Channel	φ/1	φ/4	ф/16	ф/64	ф/256	ф/1024	ф/4096	TCLKA	TCLKB	TCLKC	TCLKD
0	0	0	0	0				0	0	0	0
1	0	0	0	0	0			0	0		
2	0	0	0	0		0		0	0	0	
3	0	0	0	0	0	0	0	0			
4	0	0	0	0		0		0		0	
5	0	0	0	0	0			0		0	0

Legend:

Setting  $\bigcirc$ :

Blank: No setting

Rev. 5.00 Sep 14, 2006 page 438 of 1060

REJ09B0331-0500

			1	Internal clock: counts on φ/64
	1	0	0	External clock: counts on TCLKA pi
			1	External clock: counts on TCLKB pi
		1	0	Internal clock: counts on φ/256
			1	Counts on TCNT2 overflow/underflo
Note: Thi	s setting is i	gnored wher	n channel 1 is	s in phase counting mode.
	Bit 2	Bit 1	Bit 0	
Channel	TPSC2	TPSC1	TPSC0	 Description
2	0	0	0	Internal clock: counts on \$\phi/1\$
2	0	0	0	Internal clock: counts on φ/1 Internal clock: counts on φ/4
2	0	0		<u> </u>
2	0		1	Internal clock: counts on φ/4
2	0		1 0	Internal clock: counts on φ/4 Internal clock: counts on φ/16
2		1	1 0 1	Internal clock: counts on $\phi/4$ Internal clock: counts on $\phi/16$ Internal clock: counts on $\phi/64$
2		1	1 0 1 0	Internal clock: counts on $\phi/4$ Internal clock: counts on $\phi/16$ Internal clock: counts on $\phi/64$ External clock: counts on TCLKA pi

Note: This setting is ignored when channel 2 is in phase counting mode.

1

0

1

0

1

0

Bit 0

TPSC0

1

Bit 1

0

1

TPSC1

Bit 2

0

TPSC2

Channel



External clock: counts on TCLKB pi

External clock: counts on TCLKC pi

External clock: counts on TCLKD pi

Internal clock: counts on  $\phi/1$ 

Internal clock: counts on  $\phi/4$ 

Internal clock: counts on  $\phi/16$ 

Description

Channel	TPSC2	TPSC1	TPSC0	Description
	Bit 2	Bit 1	Bit 0	
Note: Thi	s setting is i	ignored whei	n channel 4 is	s in phase counting mode.
			1	Counts on TCNT5 overflow/unde
		1	0	Internal clock: counts on φ/1024
			1	External clock: counts on TCLKC
	1	0	0	External clock: counts on TCLKA
			1	Internal clock: counts on $\phi/64$

0

1

0

1

0

1

0

1

0

1

0

1

Note: This setting is ignored when channel 5 is in phase counting mode.

Bit 0

TPSC0

1

Bit 1

1

1

0

1

TPSC1

Bit 2

0

TPSC2

Channel

Internal clock: counts on  $\phi/1024$ 

Internal clock: counts on  $\phi/256$ 

Internal clock: counts on  $\phi/4096$ 

Internal clock: counts on  $\phi/1$ 

Internal clock: counts on  $\phi/4$ 

Internal clock: counts on  $\phi/16$ 

Internal clock: counts on  $\phi/4$ 

Internal clock: counts on  $\phi/16$ 

Internal clock: counts on  $\phi/64$ 

Internal clock: counts on  $\phi/256$ 

External clock: counts on TCLKA pin

External clock: counts on TCLKC pin

External clock: counts on TCLKD pin

ock: counts on TCLKA pin ock: counts on TCLKC pin

TCNT5 overflow/underflow

Description

Rev. 5.00 Sep 14, 2006 page 440 of 1060

1

REJ09B0331-0500

Bit	:	7	6	5	4	3	2	1
		_	_	BFB	BFA	MD3	MD2	MD1
Initial value	:	1	1	0	0	0	0	0
R/W	:	_	_	R/W	R/W	R/W	R/W	R/W
Channel 1:								

Bit	:	7	6	5	4	3	
		_	_	_	_	MD3	
Initial value	:	1	1	0	0	0	

Bits 7 and 6—Reserved: Read-only bits, always read as 1.

register, TGRD input capture/output compare is not generated.

Channel 4: TMDR4
Channel 5: TMDR5

**Bit 5—Buffer Operation B (BFB):** Specifies whether TGRB is to operate in the norm TGRB and TGRD are to be used together for buffer operation. When TGRD is used a

In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is reserved. It is always read as cannot be modified.

### Rit 5

R/W

Dit 3	
BFB	Description
0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

2

MD2

0

R/W

R/W

1

MD1

0

R/W

0	TGRA operates normally	
1	TGRA and TGRC used together for buffer operation	

Bits 3 to 0—Modes 3 to 0 (MD3 to MD0): These bits are used to set the timer operation

Bit 3	Bit 2	Bit 1	Bit 0		
MD3*1	MD2*2	MD1	MD0	Description	
0	0	0	0	Normal operation	(
			1	Reserved	
		1	0	PWM mode 1	
			1	PWM mode 2	
	1	0	0	Phase counting mode 1	
			1	Phase counting mode 2	
		1	0	Phase counting mode 3	
			1	Phase counting mode 4	
1	*	*	*	_	
Legend:	*: Don't	care			

Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0.

2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 she be written to MD2.

Rev. 5.00 Sep 14, 2006 page 442 of 1060 REJ09B0331-0500

RENESAS

Initial value	:	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W
Channel 0: TIOR0L Channel 3: TIOR3L						

6

IOB2

Bit	:	
Initial value	:	

		ŀ
nitial value	:	

OD3

IOD2

IOD1 0

5

5

IOB1

IOD0 0

4

IOB0

3 IOC3 0

3

IOA3

2 IOC2 0

2

IOA2

0

R/W

IOC1 0 R/W

1

1

IOA1

0

R/W

R/W

When TGRC or TGRD is designated for buffer operation, this setting is invalid register operates as a buffer register.

registers are initialized to H'00 by a reset, and in hardware standby mode.

The TIOR registers are 8-bit registers that control the TGR registers. The TPU has eight

0 0 R/W R/W

R/W

R/W

registers, two each for channels 0 and 3, and one each for channels 1, 2, 4, and 5. The

Care is required since TIOR is affected by the TMDR setting. The initial output speci

IOB3

7

R/W

R/W

Bit

is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also t mode 2, the output at the point at which the counter is cleared to 0 is specified.

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09

							maton
		1	0	0		Output disabled	
				1	_	Initial output is 1	0 output at compa
			1	0	_		1 output at compa
				1			Toggle output at c
	1	0	0	0	TGR0B	Capture input	Input capture at ris
				1	is input capture	source is TIOCB0 pin	Input capture at fa
			1	*	register	ПОСВО РІП	Input capture at bo
		1	*	*	_ `	Capture input source is channel 1/count clock	Input capture at To count- up/count-do
Legend:	*: Don	't care					
Note: 1.						are set to B'000 and input capture is not	

0

1

1

is output

compare

register

Initial output is 0

output

0 output at compa

1 output at compa

Toggle output at o

match

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 444 of 1060

RENESAS

	•				
_	0	1			
_	1				
TGR0D	0	0	0	1	
is input	1				
capture register	*	1			
	*	*	1		

	- · ·
source is TIOCD0 pin	Input capture at f
110020 pii1	Input capture at I
Capture input	Input capture at
source is channel	count-up/count-d

Capture input

1/count clock

Initial output is 1

output

0 output at comp

1 output at comp Toggle output at

Input capture at

match

Legend: \*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000 and \$\phi/1\$ is used as the count clock, this setting is invalid and input capture is not generated.

register\*2

setting is invalid and input capture/output compare is not generated.

2. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer reg

						compare match/ input capture			
Legend:	Legend: *: Don't care								
	Bit 7	Bit 6	Bit 5	Bit 4					
Channel	IOB3	IOB2	IOB1	IOB0	Description	on			
2	0	0	0	0	TGR2B	Output disabled			
				1	⁻is output ₋compare	Initial output is 0			
			1	0	register	output			
				1					
		1	0	0	_	Output disabled			
		•	U			Output disabled			
				1		Initial output is 1			
			1	0	_	output			
				1	_				
	4	0	0	0	TODAD	Continui innut			
	1	0	0	0	TGR2B	Capture input source is			
				1	is input	TIOCB2 pin			
			1	*	₋capture register	посьг ріп			
Legend: *: Don't care									

0

1

0

1

\*

TGR1B

is input

capture

register

1

0

1

1

REJ09B0331-0500

0

1

Initial output is 1

Capture input

TIOCB1 pin

Capture input

source is

output

0 output at compa

1 output at compa

Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

Input capture at g

0 output at compa

1 output at compa Toggle output at o

0 output at compa 1 output at compa Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

match

match

match

capture

source is TGR0C TGR0C compare

Rev. 5.00 Sep 14, 2006 page 446 of 1060



		1	0	
1	0	0	0	TGR3B is input
		1	*	capture register
	1	*	*	

When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and $\phi/1$ is used as th count clock, this setting is invalid and input capture is not generated.

source is channel count-up/count-o

Initial output is 1

Capture input

source is

TIOCB3 pin

Capture input

4/count clock

output

0 output at comp

1 output at comp Toggle output at

Input capture at

Input capture at

Input capture at

Input capture at

match

Legend: \*: Don't care

1. When bits TPSC2 to TPSC0 in TCR4 are

			1
		1	0
			1
1	0	0	<u>0</u>
			1
		1	*
	1	*	*

2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer regis setting is invalid and input capture/output compare is not generated.

Initial output is 1

Capture input

TIOCD3 pin

Capture input

4/count clock

source is

output

TGR3D

is input

capture

register\*2

0 output at compa

1 output at compa Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

Input capture at T

match

source is channel count-up/count-do

Legend: \*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and  $\phi/1$  is used as the count clock, this setting is invalid and input capture is not generated.

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 448 of 1060

RENESAS

Legend:	*: Don'	t care				
	Bit 7	Bit 6	Bit 5	Bit 4	_	
Channel	IOB3	IOB2	IOB1	IOB0	Description	on
5	0	0	0	0	TGR5B	Output disabled
				1	⁻is output ₋compare	Initial output is 0
			1	0	register	output
				1		
		1	0	0	=	Output disabled
				1	_	Initial output is 1
			1	0	_	output
				1	_	
	1	*	0	0	TGR5B	Capture input
				1	⁻is input _capture	source is TIOCB5 pin
			1	*	register	посворіп
Legend:	*: Don'	t care				

0

1

0

1

\*

TGR4B

is input

capture

register

1

0

1

1

0

1



Rev. 5.00 Sep 14, 2006 page

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at 1

Input capture at

Input capture at TGR3C compare

0 output at comp

1 output at comp Toggle output at

0 output at comp 1 output at comp Toggle output at

Input capture at Input capture at t

Input capture at

match

match

input capture

match

Initial output is 1

Capture input

TIOCB4 pin

Capture input

input capture

source is TGR3C compare match/

source is

output

	1 0 0 0 TGR0A Capture input	Capture input	Input capture at ris				
				1	is input capture	source is TIOCA0 pin	Input capture at fa
	1 * register 1 * * Capture input	послоріп	Input capture at be				
		1 * *	*		source is channel	Input capture at T count-up/count-do	
Legend:	*: Don	't care					

is output

compare

register

1

0

1

0

1

0

1

1

0

1

1

Initial output is 0

Output disabled

Initial output is 1

output

output

0 output at compa

1 output at compa

Toggle output at o

0 output at compa

1 output at compa

Toggle output at o

match

match

Rev. 5.00 Sep 14, 2006 page 450 of 1060

REJ09B0331-0500

	-			
	0	1		
	1			
TGR0C	0	0	0	1
is input	1			
—capture register*	*	1		
	*	*	1	

1/count clock 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer reg

source is channel count-up/count-o

0 output at comp

1 output at comp Toggle output at

Input capture at

Input capture at

Input capture at

Input capture at

match

Initial output is 1

Capture input

TIOCC0 pin

Capture input

source is

output

register\*1

setting is invalid and input capture/output compare is not generated.

Legend: \*: Don't care

						sc cc in			
Legend:	Legend: *: Don't care								
	Bit 3	Bit 2	Bit 1	Bit 0					
Channel	IOA3	IOA2	IOA1	IOA0	Description	on			
2	0	0	0	0	TGR2A	0			
				1	is output	In			
			1	0	compare register	Οl			
				1	_				
		1	0	0	_	0			
				1	_	In			
			1	0	_	Οl			
				1	_				
	1	*	0	0	TGR2A	C			
	'		U		is input	SC			
				1	_capture	TI			
			1	*	register				
Legend: *: Don't care									

Rev. 5.00 Sep 14, 2006 page 452 of 1060

REJ09B0331-0500

1

0

1

0

1

\*

TGR1A

is input

capture

register

1

0

1

\*

1

0

1

TIOCA2 pin

match Input capture at ri Capture input source is

Initial output is 1

Capture input

source is

TIOCA1 pin

Capture input

source is TGR0A

compare match/ input capture

Output disabled

Initial output is 0

Output disabled Initial output is 1

output

output

output

0 output at compa

1 output at compa

Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

Input capture at g

channel 0/TGR0A match/input captu

0 output at compa

1 output at compa

Toggle output at o

0 output at compa

1 output at compa Toggle output at o

Input capture at fa

Input capture at b

match

match

RENESAS

			-			match
1	0	0	0	TGR3A	Capture input	Input capture at I
			1	is input capture	source is TIOCA3 pin	Input capture at t
	1 * register  1 * *	1100/10 pill	Input capture at I			
		Capture input source is channel 4/count clock	Input capture at count-up/count-d			
*: Do	n't care					

0

1

0 1

0

Legend:

Rev. 5.00 Sep 14, 2006 page

REJ0

Output disabled

Initial output is 1

output

0 output at comp

1 output at comp Toggle output at

			1
		1	0
			1
1	0	0	0
			1
		1	*
	1	*	*

register*1	
	Capture input
	source is cha
	4/count clock

output

Initial output is 1

Capture input

TIOCC3 pin

source is

Input capture at T annel count-up/count-do

0 output at compa

1 output at compa Toggle output at o

Input capture at ri

Input capture at fa

Input capture at b

match

Legend: \*: Don't care

1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer regis setting is invalid and input capture/output compare is not generated.

TGR3C

is input

capture

Rev. 5.00 Sep 14, 2006 page 454 of 1060

Legend:	*: Don'	t care				
	Bit 3	Bit 2	Bit 1	Bit 0		
Channel	IOA3	IOA2	IOA1	IOA0	Description	on
5	0	0	0	0	TGR5A	Output disabled
				1	⁻is output ₋compare	Initial output is 0
			1	0	register	output
				1	= -	
		1	0	0	_	Output disabled
				1		Initial output is 1
			1	0	_	output
				1	_	
	1	*	0	0	TGR5A	Capture input
				1	is input	source is TIOCA5 pin
			1	*	_capture register	ПООДО РІП
Legend:	*: Don'	t care				

0

1

0

1

\*

TGR4A

is input

capture

register

1

0

1

1

0

1

Initial output is 1

Capture input

TIOCA4 pin

Capture input

input capture

source is TGR3A compare match/

source is

output

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at 1

Input capture at

Input capture at TGR3A compare

0 output at comp 1 output at comp Toggle output at

0 output at comp 1 output at comp Toggle output at

Input capture at Input capture at t

Input capture at

match

match

match

capture



Rev. 5.00 Sep 14, 2006 page

Channe Channe Channe Channe	I 2: TIE I 4: TIE	ER2 ER4						
Bit	:	7	6	5	4	3	2	1
		TTGE	_	TCIEU	TCIEV	_	_	TGIEB

R/W

R/W

0

R/W

R/W

R/W

R/W

0

R/W

The TIER registers are 8-bit registers that control enabling or disabling of interrupt req each channel. The TPU has six TIER registers, one for each channel. The TIER registe initialized to H'40 by a reset, and in hardware standby mode.

Bit 7—A/D Conversion Start Request Enable (TTGE): Enables or disables generati conversion start requests by TGRA input capture/compare match.

### Dit 7

R/W

Initial value:

R/W

DIL 1		
TTGE	Description	
0	A/D conversion start request generation disabled	
1	A/D conversion start request generation enabled	

**Bit 6—Reserved:** Read-only bit, always read as 1.

0

R/W

1

Rev. 5.00 Sep 14, 2006 page 456 of 1060

REJ09B0331-0500

RENESAS

1	Interrupt requests (TCIU) by	TCFU enabled

Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests the TCFV flag when the TCFV flag in TSR is set to 1.

# Bit 4

1

TCIEV	Description
0	Interrupt real

Interrupt requests (TCIV) by TCFV disabled Interrupt requests (TCIV) by TCFV enabled

Bit 3—TGR Interrupt Enable D (TGIED): Enables or disables interrupt requests (7) TGFD bit when the TGFD bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified

# Bit 3

### **TGIED Description**

0	Interrupt requests (TGID) by TGFD

## D bit disabled Interrupt requests (TGID) by TGFD bit enabled

# TGFC bit when the TGFC bit in TSR is set to 1 in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 2 is reserved. It is always read as 0 and cannot be modified

Bit 2—TGR Interrupt Enable C (TGIEC): Enables or disables interrupt requests (7)

#### Bit 2 **TGIEC** Description

0	Interrupt requests (TGIC) by TGFC bit disabled
1	Interrupt requests (TGIC) by TGFC bit enabled

RENESAS

Rev. 5.00 Sep 14, 2006 page



Bit 0—TGR Interrupt Enable A (TGIEA): Enables or disables interrupt requests (TG TGFA bit when the TGFA bit in TSR is set to 1.

### Bit 1

nterrupt requests (TGIA) by TGFA bit disabled
nterrupt requests (TGIA) by TGFA bit enabled

Rev. 5.00 Sep 14, 2006 page 458 of 1060

REJ09B0331-0500



R/W	:	_	_	_	R/(W)*	R/(W)*	R/(W)*	R/(W)*
Note: *	Can onl	y be writ	ten with 0	for flag cl	earing.			

Channel	1:	TSR1
Channel	2:	TSR2
Channel	4:	TSR4
Channal	Б.	TODE

hardware standby mode.

/	6	5	4	3	2	1
TCFD	_	TCFU	TCFV	_	_	TGFB
1	1	0	0	0	0	0
R	_	R/(W)*	R/(W)*	_	_	R/(W)*
	TCFD 1 R		TCFD         —         TCFU           1         1         0	TCFD         —         TCFU         TCFV           1         1         0         0	TCFD         —         TCFU         TCFV         —           1         1         0         0         0	TCFD         —         TCFU         TCFV         —         —           1         1         0         0         0         0

Note: \* Can only be written with 0 for flag clearing.

The TSR registers are 8-bit registers that indicate the status of each channel. The TPU registers, one for each channel. The TSR registers are initialized to H'C0 by a reset, an

**Bit 7—Count Direction Flag (TCFD):** Status flag that shows the direction in which counts in channels 1, 2, 4, and 5.

In channels 0 and 3, bit 7 is reserved. It is always read as 1 and cannot be modified.

### D:: =

Bit /		
TCFD	Description	
0	TCNT counts down	
1	TCNT counts up	

**Bit 6—Reserved:** Read-only bit, always read as 1.

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09

	when this written to TCFU after reading TCFU = 1	
1	[Setting condition]	
	When the TCNT value underflows (changes from H'0000 to H'FFFF)	
	Overflow Flag (TCFV): Status flag that indicates that TCNT overflow has o	occ
Bit 4		
Bit 4 TCFV	 Description	
	Description [Clearing condition]	(
TCFV	<u>'</u>	(
TCFV	[Clearing condition]	(

Bit 3—Input Capture/Output Compare Flag D (TGFD): Status flag that indicates the occurrence of TGRD input capture or compare match in channels 0 and 3.

In channels 1, 2, 4, and 5, bit 3 is reserved. It is always read as 0 and cannot be modified

Bit 3 **Description TGFD** 

0	[Clearing conditions]
	<ul> <li>When DTC is activated by TGID interrupt while DISEL bit of MRB in D</li> </ul>
	<ul> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul>
1	[Setting conditions]
	When TCNT = TGRD while TGRD is functioning as output compare re

functioning as input capture register

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 460 of 1060

RENESAS

• When TCNT value is transferred to TGRD by input capture signal while

Bit 1—Input Capture/Output Compare Flag B (TGFB): Status flag that indicates occurrence of TGRB input capture or compare match.  Bit 1  TGFB  Description		Description
occurrence of TGRB input capture or compare match.	Dit i	
	Rit 1	
	D!4.1 T	
When TCNT value is transferred to TGRC by input capture signal with the state of the state		functioning as input capture register

functioning as input capture register

[Setting conditions]

1

# 0 [Clearing conditions] When 0 is written to TGFB after reading TGFB = 1

When 0 is written to TGFC after reading TGFC = 1

When DTC is activated by TGIC interrupt while DISEL bit of MRB in D

When DTC is activated by TGIB interrupt while DISEL bit of MRB in D 1 [Setting conditions] When TCNT = TGRB while TGRB is functioning as output compare re When TCNT value is transferred to TGRB by input capture signal while

Rev. 5.00 Sep 14, 2006 page

1	[Setting conditions]				
	<ul> <li>When TCNT = TGRA while TGRA is functioning as output compare regis</li> </ul>				
	<ul> <li>When TCNT value is transferred to TGRA by input capture signal while functioning as input capture register</li> </ul>				
10.2.6 Timer Counter (TCNT)					
Chan	nel 0: TCNT0 (up-counter)				
Chan	nel 1: TCNT1 (up/down-counter*)				
Chan	nel 2: TCNT2 (up/down-counter*)				
Chan	nel 3: TCNT3 (up-counter)				

When 0 is written to TGFA after reading TGFA = 1

Bit 12 11 10 9 7 3 15 13 6 Initial value: 0 0 0 0 0 0 0 0 0 0 0 0 R/W 

as up-counters.

Note: \* These counters can be used as up/down-counters only in phase counting m

when counting overflow/underflow on another channel. In other cases they f

The TCNT registers are 16-bit counters. The TPU has six TCNT counters, one for each

The TCNT counters are initialized to H'0000 by a reset, and in hardware standby mode

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as unit.

Rev. 5.00 Sep 14, 2006 page 462 of 1060 REJ09B0331-0500

Channel 4: TCNT4 (up/down-counter\*) Channel 5: TCNT5 (up/down-counter\*)



The TOR registers are 16-bit registers with a dual function as output compare and mp registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two each 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation buffer registers\*. The TGR registers are initialized to H'FFFF by a reset, and in hardw mode.

The TGR registers cannot be accessed in 8-bit units; they must always be accessed as

Note: \* TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD

Rev. 5.00 Sep 14, 2006 page

TSTR is initialized to H'00 by a reset, and in hardware standby mode.

When setting the operating mode in TMDR or the TCNT count clock in TCR, TCNT c operation should first be stopped.

**Bits 7 and 6—Reserved:** Should always be written with 0.

Bits 5 to 0—Counter Start 5 to 0 (CST5 to CST0): These bits select operation or stor TCNT.

### Bit n

CSTn	 Description	
0	TCNTn count operation is stopped	(
1	TCNTn performs count operation	
NI-4 4	1 54-0	

Notes: 1. n = 5 to 0

2. If 0 is written to the CST bit during operation with the TIOC pin designated for the counter stops but the TIOC pin output compare output level is retained. I written to when the CST bit is cleared to 0, the pin output level will be chang set initial output value.

operation for the channel 0 to 5 TCNT counters. A channel performs synchronous operation the corresponding bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset, and in hardware standby mode.

**Bits 7 and 6—Reserved:** Should always be written with 0...

When synchronous operation is selected, synchronous presetting of multiple channels

synchronous clearing through counter clearing on another channel\*2 are possible.

Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must

2. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing must also be set by means of bits CCLR2 to CCLR0 in TCR.

### Bit n

D	
SYNCn	Description
0	TCNTn operates independently (TCNT presetting/clearing is unrelated to other channels)
1	TCNTn performs synchronous operation
	TCNT synchronous presetting/synchronous clearing is possible
NI-t	F 4- 0

Note: n = 5 to 0

Bits 5 to 0—Timer Synchro 5 to 0 (SYNC5 to SYNC0): These bits select whether of independent of or synchronized with other channels.

Rev. 5.00 Sep 14, 2006 page

RENESAS

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP13 bit in MSTPCR is set to 1, TPU operation stops at the end of the bu a transition is made to module stop mode. Registers cannot be read or written to in mod mode. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 13—Module Stop (MSTP13): Specifies the TPU module stop mode.

### **Bit 13**

MSTP13	
0	TPU module stop mode cleared
1	TPU module stop mode set

Rev. 5.00 Sep 14, 2006 page 466 of 1060

REJ09B0331-0500



An example of 16-bit register access operation is shown in figure 10.2.




Figure 10.2 16-Bit Register Access Operation [Bus Master ↔ TCNT (16

### 10.3.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits we registers can be read and written to in 16-bit units. They can also be read and written tunits.

Examples of 8-bit register access operation are shown in figures 10.3, 10.4, and 10.5.

Rev. 5.00 Sep 14, 2006 page



TCR

Figure 10.3 8-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TCR (Upper 8




Figure 10.4 8-Bit Register Access Operation [Bus Master ↔ TMDR (Lower States)]




Figure 10.5 8-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TCR and TMDR

Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also free-running operation, synchronous counting, and external event counting.

Each TGR can be used as an input capture register or output compare register.

### **Synchronous Operation**

When synchronous operation is designated for a channel, TCNT for that channel perfection synchronous presetting. That is, when TCNT for a channel designated for synchronou is rewritten, the TCNT counters for the other channels are also rewritten at the same the Synchronous clearing of the TCNT counters is also possible by setting the timer syncl bits in TSYR for channels designated for synchronous operation.

### **Buffer Operation**

When TGR is an output compare register: When a compare match occurs, the value buffer register for the relevant channel is transferred to TGR.

When TGR is an input capture register: When input capture occurs, the value in To transfer to TGR and the value previously held in TGR is transferred to the buffer regis


### **Cascaded Operation**

The channel 1 counter (TCNT1), channel 2 counter (TCNT2), channel 4 counter (TCNT2) channel 5 counter (TCNT5) can be connected together to operate as a 32-bit counter.

#### **PWM Mode**

In this mode, a PWM waveform is output. The output level can be set by means of TI waveform with a duty of between 0% and 100% can be output, according to the setting TGR register.

Rev. 5.00 Sep 14, 2006 page





10.4.2 Dasic Functions

### **Counter Operation**

When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the corresp channel starts counting. TCNT can operate as a free-running counter, periodic counter,

**Example of count operation setting procedure:** Figure 10.6 shows an example of the operation setting procedure.




Figure 10.6 Example of Counter Operation Setting Procedure

Rev. 5.00 Sep 14, 2006 page 470 of 1060

REJ09B0331-0500






Figure 10.7 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for channel performs periodic count operation. The TGR register for setting the period is as an output compare register, and counter clearing by compare match is selected by r CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts up-count periodic counter when the corresponding bit in TSTR is set to 1. When the count valu the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests After a compare match, TCNT starts counting up again from H'0000.

Rev. 5.00 Sep 14, 2006 page



	-	 <u> </u>
CST bit		į
		Flag cleared by softwa
TGF		

Figure 10.8 Periodic Counter Operation

Rev. 5.00 Sep 14, 2006 page 472 of 1060 REJ09B0331-0500

RENESAS




Figure 10.9 Example of Setting Procedure for Waveform Output by Compa

Rev. 5.00 Sep 14, 2006 page




Figure 10.10 Example of 0 Output/1 Output Operation

Figure 10.11 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter clearing by compare match B), and settings have been made so that output is toggled by both comatch A and compare match B.




Figure 10.11 Example of Toggle Output Operation

Rev. 5.00 Sep 14, 2006 page 474 of 1060

REJ09B0331-0500

RENESAS

0 and 3,  $\phi/1$  should not be selected as the counter input clock used for input ca Input capture will not be generated if  $\phi/1$  is selected.

**Example of input capture operation setting procedure:** Figure 10.12 shows an example input capture operation setting procedure.




Figure 10.12 Example of Input Capture Operation Setting Procedur




Figure 10.13 Example of Input Capture Operation


### 10.4.3 Synchronous Operation

In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous presetting). Also, a number of TCNT counters can be clesimultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time ba

Channels 0 to 5 can all be designated for synchronous operation.

Rev. 5.00 Sep 14, 2006 page 476 of 1060 REJ09B0331-0500



- operation.[2] When the TCNT counter of any of the channels designated for synchronous operation is we the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compa
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clear
- [5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.

Figure 10.14 Example of Synchronous Operation Setting Procedure

Rev. 5.00 Sep 14, 2006 page REJ09 time, synchronous presetting, and synchronous clearing by TGR0B compare match, is for channel 0 to 2 TCNT counters, and the data set in TGR0B is used as the PWM cycl

For details of PWM modes, see section 10.4.6, PWM Modes.




Figure 10.15 Example of Synchronous Operation

Rev. 5.00 Sep 14, 2006 page 478 of 1060 REJ09B0331-0500

**Table 10.5** Register Combinations in Buffer Operation

Channel	Timer General Register	Buffer Register
0	TGR0A	TGR0C
	TGR0B	TGR0D
3	TGR3A	TGR3C
	TGR3B	TGR3D

When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the correspondit transferred to the timer general register.

This operation is illustrated in figure 10.16.




Figure 10.16 Compare Match Buffer Operation




Figure 10.17 Input Capture Buffer Operation

### **Example of Buffer Operation Setting Procedure**

Figure 10.18 shows an example of the buffer operation setting procedure.




Figure 10.18 Example of Buffer Operation Setting Procedure

Rev. 5.00 Sep 14, 2006 page 480 of 1060 REJ09B0331-0500

operation is repeated each time compare match A occurs.

For details of PWM modes, see section 10.4.6, PWM Modes.




Figure 10.19 Example of Buffer Operation (1)

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 10.20 Example of Buffer Operation (2)

Rev. 5.00 Sep 14, 2006 page 482 of 1060 REJ09B0331-0500

Table 10.6 shows the register combinations used in cascaded operation.

When phase counting mode is set for channel 1 or 4, the counter clock setting and the counter operates independently in phase counting mode.

**Table 10.6 Cascaded Combinations** 

Combination Upper 16 Bits		Lower 16 Bits
Channels 1 and 2	TCNT1	TCNT2
Channels 4 and 5	TCNT4	TCNT5

### **Example of Cascaded Operation Setting Procedure**

Figure 10.21 shows an example of the setting procedure for cascaded operation.




Figure 10.21 Cascaded Operation Setting Procedure

Rev. 5.00 Sep 14, 2006 page

REJ09






Figure 10.22 Example of Cascaded Operation (1)

Figure 10.23 illustrates the operation when counting upon TCNT2 overflow/underflow set for TCNT1, and phase counting mode has been designated for channel 2.

TCNT1 is incremented by TCNT2 overflow and decremented by TCNT2 underflow.

### Figure 10.23 Example of Cascaded Operation (2)

#### 10.4.6 **PWM Modes**

In PWM mode, PWM waveforms are output from the output pins. 0, 1, or toggle outp selected as the output level in response to compare match of each TGR.

Designating TGR compare match as the counter clearing source enables the period to register. All channels can be designated for PWM mode independently. Synchronous also possible.

There are two PWM modes, as described below.

- PWM mode 1
  - PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA wit TGRC with TGRD. The output specified by bits IOA3 to IOA0 and IOC3 to IOC0 output from the TIOCA and TIOCC pins at compare matches A and C, and the ou specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR is output at compare r and D. The initial output value is the value set in TGRA or TGRC. If the set value TGRs are identical, the output value does not change when a compare match occu In PWM mode 1, a maximum 8-phase PWM output is possible.
- PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as du The output specified in TIOR is performed by means of compare matches. Upon c clearing by a synchronization register compare match, the output value of each pir value set in TIOR. If the set values of the cycle and duty registers are identical, the value does not change when a compare match occurs.

In PWM mode 2, a maximum 15-phase PWM output is possible by combined use synchronous operation.

Rev. 5.00 Sep 14, 2006 page

REJ09



1	TGR1A	TIOCA1	TIOCA1
	TGR1B		TIOCB1
2	TGR2A	TIOCA2	TIOCA2
	TGR2B		TIOCB2
3	TGR3A	TIOCA3	TIOCA3
	TGR3B		TIOCB3
	TGR3C	TIOCC3	TIOCC3
	TGR3D		TIOCD3
4	TGR4A	TIOCA4	TIOCA4
	TGR4B		TIOCB4
5	TGR5A	TIOCA5	TIOCA5
	TGR5B		TIOCB5
Note: In PWM	1 mode 2, PWM output is r	not possible for the TGR r	register in which the p

TGR0C

TGR0D

RENESAS

HOCCO

HOCCO

TIOCD0




Figure 10.24 Example of PWM Mode Setting Procedure

# **Examples of PWM Mode Operation**

Figure 10.25 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in TGRB is the duty.

Figure 10.25 Example of DWM Mode Operation (1

## Figure 10.25 Example of PWM Mode Operation (1)

Figure 10.26 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGR1B com is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the value of the other TGR registers (TGR0A to TGR0D, TGR1A), to output a 5-phase PW waveform.

In this case, the value set in TGR1B is used as the cycle, and the values set in the other the duty.




Figure 10.26 Example of PWM Mode Operation (2)

Rev. 5.00 Sep 14, 2006 page 488 of 1060

REJ09B0331-0500




Figure 10.27 Example of PWM Mode Operation (3)

Rev. 5.00 Sep 14, 2006 page

REJ0

used.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an in whether TCNT is counting up or down.

Table 10.8 shows the correspondence between external clock pins and channels.

**Table 10.8 Phase Counting Mode Clock Input Pins** 

External Clock Pi		
A-Phase	B-Phase	
TCLKA	TCLKB	
TCLKC	TCLKD	
	A-Phase TCLKA	

# **Example of Phase Counting Mode Setting Procedure**

Figure 10.28 shows an example of the phase counting mode setting procedure.




Figure 10.28 Example of Phase Counting Mode Setting Procedure

Rev. 5.00 Sep 14, 2006 page 490 of 1060

REJ09B0331-0500






Figure 10.29 Example of Phase Counting Mode 1 Operation

## Table 10.9 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Up-count
Low level		
<u>_</u>	Low level	
₹_	High level	
High level		Down-cour
Low level		
<u>_</u>	High level	
<u></u>	Low level	
Legend:		

\_\_\_. Rising edge

₹: Falling edge

Rev. 5.00 Sep 14, 2006 page REJ0




Figure 10.30 Example of Phase Counting Mode 2 Operation

# Table 10.10 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>_</u>	Don't care
Low level	<u> </u>	
<u>_</u>	Low level	
₹_	High level	Up-count
High level	<u> </u>	Don't care
Low level	<u></u>	
<u>_</u>	High level	
7_	Low level	Down-coun
Language		

Legend:

T: Falling edge

REJ09B0331-0500






Figure 10.31 Example of Phase Counting Mode 3 Operation

RENESAS

# Table 10.11 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	<u> </u>	
<u>_</u>	Low level	
₹_	High level	Up-count
High level		Down-cour
Low level		Don't care
<u>_</u>	High level	
<u> </u>	Low level	
Tedend:		

Legend:

\_ : Rising edge

**★**: Falling edge




Figure 10.32 Example of Phase Counting Mode 4 Operation

Table 10.12 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>_</u>	Up-count
Low level	₹_	
<u></u>	Low level	Don't care
<u></u>	High level	
High level	₹_	Down-count
Low level	<u>_</u>	
<u>_</u>	High level	Don't care
<u></u>	Low level	

Legend:

F: Rising edge

T: Falling edge

Rev. 5.00 Sep 14, 2006 page 494 of 1060 REJ09B0331-0500

Channel 0 operates with TCNT counter clearing by TGR0C compare match; TGR0A are used for the compare match function, and are set with the speed control period and control period. TGR0B is used for input capture, with TGR0B and TGR0D operating mode. The channel 1 counter input clock is designated as the TGR0B input capture so detection of the pulse width of 2-phase encoder 4-multiplication pulses is performed.

TGR1A and TGR1B for channel 1 are designated for input capture, channel 0 TGR0A TGR0C compare matches are selected as the input capture source, and store the up/do values for the control periods.

This procedure enables accurate position/speed detection to be achieved.

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 10.33 Phase Counting Mode Application Example

Rev. 5.00 Sep 14, 2006 page 496 of 1060 REJ09B0331-0500

When an interrupt request is generated, the corresponding status flag in TSR is set to corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is request interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, but the priority a channel is fixed. For details, see section 5, Interrupt Controller.

Table 10.13 lists the TPU interrupt sources.

REJ09

3	TGI3A	TGR3A input capture/compare match
	TGI3B	TGR3B input capture/compare match
	TGI3C	TGR3C input capture/compare match
	TGI3D	TGR3D input capture/compare match
	TCI3V	TCNT3 overflow
4	TGI4A	TGR4A input capture/compare match
	TGI4B	TGR4B input capture/compare match
	TCI4V	TCNT4 overflow
	TCI4U	TCNT4 underflow
5	TGI5A	TGR5A input capture/compare match
	TGI5B	TGR5B input capture/compare match
	TCI5V	TCNT5 overflow
	TCI5U	TCNT5 underflow
		ows the initial state immediately after a
(	can be chan	ged by the interrupt controller.

Rev. 5.00 Sep 14, 2006 page 498 of 1060

TCNT0 overflow

TCNT1 overflow

TCNT1 underflow

TCNT2 overflow

TCNT2 underflow

TGR1A input capture/compare match

TGR1B input capture/compare match

TGR2A input capture/compare match

TGR2B input capture/compare match

TCI0V

TGI1A

TGI1B

TCI1V

TCI1U

TGI2A

TGI2B

TCI2V

TCI2U

1

2

REJ09B0331-0500 **₹ENES∆S** 

Not possible

reset. The relative channel

Possible

Possible

Possible

Possible

Possible

Not possib

Possible

Possible

Not possib

Not possib

Possible

Possible

Not possib

Not possib

Possible

Possible

Possible

Possible

Not possib

Possible

Possible

Not possib

Not possib

Possible

Possible

Not possib

Not possib

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

#### **Underflow Interrupt**

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in 1 by the occurrence of TCNT underflow on a channel. The interrupt request is cleared the TCFU flag to 0. The TPU has four underflow interrupts, one each for channels 1, 2

### 10.5.2 DTC/DMAC Activation

### **DTC Activation**

The DTC can be activated by the TGR input capture/compare match interrupt for a ch details, see section 8, Data Transfer Controller.

A total of 16 TPU input capture/compare match interrupts can be used as DTC activate four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

#### **DMAC Activation**

The DMAC can be activated by the TGRA input capture/compare match interrupt for For details, see section 7, DMA Controller.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used a activation sources, one for each channel.



In the TPU, a total of six TGRA input capture/compare match interrupts can be used as converter conversion start sources, one for each channel.

Rev. 5.00 Sep 14, 2006 page 500 of 1060 REJ09B0331-0500






Figure 10.34 Count Timing in Internal Clock Operation




Figure 10.35 Count Timing in External Clock Operation

# **Output Compare Output Timing**

generated.

A compare match signal is generated in the final state in which TCNT and TGR match at which the count value matched by TCNT is updated). When a compare match signare generated, the output value set in TIOR is output at the output compare output pin. Af between TCNT and TGR, the compare match signal is not generated until the TCNT is

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 10.36 Output Compare Output Timing

# **Input Capture Signal Timing**

Figure 10.37 shows input capture signal timing.





Figure 10.37 Input Capture Input Signal Timing

Rev. 5.00 Sep 14, 2006 page 502 of 1060

REJ09B0331-0500



match signal

Figure 10.39 Counter Clear Timing (Input Capture)





Figure 10.40 Buffer Operation Timing (Compare Match)



**Figure 10.41 Buffer Operation Timing (Input Capture)** 

Rev. 5.00 Sep 14, 2006 page 504 of 1060 REJ09B0331-0500

TCNT input clock		
TCNT	N N + 1	
TGR	N	
Compare match signal		
TGF flag		
TGI interrupt		

Figure 10.42 TGI Interrupt Timing (Compare Match)

Rev. 5.00 Sep 14, 2006 page REJ09

signai					
TCNT	N				
TGR		X	N		
TGF flag					
TGI interrupt					

Figure 10.43 TGI Interrupt Timing (Input Capture)

ф	
TCNT input clock	
TCNT (overflow)	H'FFFF X H'0000
Overflow signal	
TCFV flag	
TCIV interrupt	
	Figure 10.44 TCIV Interrupt Setting Timing
ф	
TCNT input clock	
TCNT (underflow)	H'0000 H'FFFF
Underflow signa	ls

TCFU flag

TCIU interrupt

# Figure 10.45 TCIU Interrupt Setting Timing

Rev. 5.00 Sep 14, 2006 page REJ09 RENESAS




Figure 10.46 Timing for Status Flag Clearing by CPU




Figure 10.47 Timing for Status Flag Clearing by DTC/DMAC Activation

Rev. 5.00 Sep 14, 2006 page 508 of 1060 REJ09B0331-0500

narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocl least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.48 shows the conditions in phase counting mode.




Figure 10.48 Phase Difference, Overlap, and Pulse Width in Phase Countin

### **Caution on Period Setting**

When counter clearing by compare match is set, TCNT is cleared in the final state in matches the TGR value (the point at which the count value matched by TCNT is updated by T Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{\phi}{(N+1)}$$

Where

f: Counter frequency

φ: Operating frequency

N: TGR set value

Rev. 5.00 Sep 14, 2006 page

REJ09



ф	
Address	TCNT address
Write signal	
Counter clear signal	
TCNT	N \ H'0000

Figure 10.49 Contention between TCNT Write and Clear Operations

Rev. 5.00 Sep 14, 2006 page 510 of 1060 REJ09B0331-0500

	<del>&lt; `` &gt; &lt; ``</del> >
ф	
Address	TCNT address
Write signal	
TCNT input clock	
	N M
TCNT	N M
	TCNT write data

Figure 10.50 Contention between TCNT Write and Increment Operation

	TGR WINE CYCLE
	<del> </del>
ф	
Address	
Write signal	
Compare match signal	✓ Inhibited
TCNT	N N + 1
TGR	N M
	TGR write data

Figure 10.51 Contention between TGR Write and Compare Match

	<del>&lt; · ·   &lt; · -  </del>
φ	
Address	V Buffer register Address
Write signal	
Compare match signal _	
Buffer -	Buffer ro
register _	N X M
TGR _	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Figure 10	.52 Contention between Buffer Register Write an

	<del> </del>
ф	
Address	TGR address
Read signal	
Input capture signal	
TGR	X M
Internal data bus	X M

Figure 10.53 Contention between TGR Read and Input Capture

Rev. 5.00 Sep 14, 2006 page 514 of 1060 REJ09B0331-0500




Figure 10.54 Contention between TGR Write and Input Capture

	<del></del>
ф	
Address	Buffer register address
Write signal	
Input capture signal	
TCNT	N
TGR	M N
Buffer register	M

Figure 10.55 Contention between Buffer Register Write and Input Captu




Figure 10.56 Contention between Overflow and Counter Clearing




Figure 10.57 Contention between TCNT Write and Overflow

## Multiplexing of I/O Pins

In the H8S/2655 Group, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is input, compoutput should not be performed from a multiplexed pin.

## **Interrupts and Module Stop Mode**

If module stop mode is set when an interrupt has been requested, the CPU interrupt sour DMAC/DTC activation source cannot be cleared. Interrupts should therefore be disable setting module stop mode.

Rev. 5.00 Sep 14, 2006 page 518 of 1060 REJ09B0331-0500

maepenaenny.

#### 11.1.1 **Features**

PPG features are listed below.

• 16-bit output data

Maximum 16-bit data can be output, and output can be enabled on a bit-by-bit bas

Four output groups

Output trigger signals can be selected in 4-bit groups to provide up to four different outputs.

• Selectable output trigger signals

Output trigger signals can be selected for each group from the compare match sign TPU channels.

• Non-overlap mode

A non-overlap margin can be provided between pulse outputs.

- Can operate together with the data transfer controller (DTC) and DMA controller The compare match signals selected as output trigger signals can activate the DTC for sequential output of data without CPU intervention.
- Settable inverted output Inverted data can be output for each group.

Rev. 5.00 Sep 14, 2006 page

REJ09






Figure 11.1 Block Diagram of PPG

Rev. 5.00 Sep 14, 2006 page 520 of 1060

REJ09B0331-0500

•	1		
Pulse output 2	PO <sub>2</sub>	Output	
Pulse output 3	PO <sub>3</sub>	Output	
Pulse output 4	PO <sub>4</sub>	Output	Group 1 pulse output
Pulse output 5	PO <sub>5</sub>	Output	
Pulse output 6	PO <sub>6</sub>	Output	
Pulse output 7	PO <sub>7</sub>	Output	
Pulse output 8	PO <sub>8</sub>	Output	Group 2 pulse output
Pulse output 9	PO <sub>9</sub>	Output	
Pulse output 10	PO <sub>10</sub>	Output	
Pulse output 11	PO <sub>11</sub>	Output	
Pulse output 12	PO <sub>12</sub>	Output	Group 3 pulse output
Pulse output 13	PO <sub>13</sub>	Output	
Pulse output 14	PO <sub>14</sub>	Output	
Pulse output 15	PO <sub>15</sub>	Output	

Output	dat	a register L	PODRL	R/(W)*2	H'00	H'
Next d	ata	register H	NDRH	R/W	H'00	H' H'
Next d	ata	register L	NDRL	R/W	H'00	 H' H'
Port 1	data	a direction register	P1DDR	W	H'00	H'
Port 2	data	a direction register	P2DDR	W	H'00	H'
Module	sto	op control register	MSTPCR	R/W	H'3FFF	H'
Notes:	1.	Lower 16 bits of the a	ddress.			
	2.	Bits used for pulse out	tput cannot be writ	ten to.		
<ol> <li>When the same output trigger is selected for pulse output groups 2 and 3 by setting, the NDRH address is H'FF4C. When the output triggers are different address is H'FF4E for group 2 and H'FF4C for group 3.</li> </ol>						
		Similarly, when the sa				

Next data enable register H

Next data enable register L

Output data register H

Rev. 5.00 Sep 14, 2006 page 522 of 1060 REJ09B0331-0500

RENESAS

R/W

R/W

the PCR setting, the NDRL address is H'FF4D. When the output triggers are

the NDRL address is H'FF4F for group 0 and H'FF4D for group 1.

R/(W)\*2

H'00

H'00

H'00

**NDERH** 

**NDERL** 

**PODRH** 

H'

H

H

Bit	:	7	6	5	4	3	2
		NDER7	NDER6	NDER5	NDER4	NDER3	NDER2
Initial value	:	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

1

NDER1

0

R/W

NDERH and NDERL are 8-bit readable/writable registers that enable or disable pulse bit-by-bit basis.

If a bit is enabled for pulse output by NDERH or NDERL, the NDR value is automati

NDERH Bits 7 to 0—Next Data Enable 15 to 8 (NDER15 to NDER8): These bits 6

transferred to the corresponding PODR bit when the TPU compare match event specific occurs, updating the output value. If pulse output is disabled, the bit value is not trans NDR to PODR and the output value does not change.

NDERH and NDERL are each initialized to H'00 by a reset and in hardware standby are not initialized in software standby mode.

Initial value:

R/W

**NDERL** 

0

R/W

disable pulse output on a bit-by-bit basis. Bits 7 to 0

0

1

## NDER15 to NDER8 Description Pulse outputs PO<sub>15</sub> to PO<sub>8</sub> are disabled (NDR15 to NDR8 are transferred to POD15 to POD8)

to POD15 to POD8)



Pulse outputs PO<sub>15</sub> to PO<sub>8</sub> are enabled (NDR15 to NDR8 are

RENESAS

Rev. 5.00 Sep 14, 2006 page

REJ09

POD7 (0 POD0)

#### 11.2.2 Output Data Registers H and L (PODRH, PODRL)

## **PODRH**

Bit	:	7	6	5	4	3	2	1
		POD15	POD14	POD13	POD12	POD11	POD10	POD9
Initial value	:	0	0	0	0	0	0	0
R/W	:	R/(W)*						

## **PODRL**

Bit :		7	6	5	4	3	2	1
		POD7	POD6	POD5	POD4	POD3	POD2	POD1
Initial value:	_	0	0	0	0	0	0	0
R/W :		R/(W)*						

Note: \* A bit that has been set for pulse output by NDER is read-only.

PODRH and PODRL are 8-bit readable/writable registers that store output data for use output.

Rev. 5.00 Sep 14, 2006 page 524 of 1060

REJ09B0331-0500

not initialized in software standby mode.

#### 11.2.4 **Notes on NDR Access**

The NDRH and NDRL addresses differ depending on whether pulse output groups ha output trigger or different output triggers.

	R/W	:	R/W							
•	Address H	FF <sup>2</sup>	4E							
	Bit	:	7	6	5	4	3	2	1	
			_	_	_	_	_	_	_	
	Initial value	:	1	1	1	1	1	1	1	
	R/W	:	_	_	_	_	_	_	_	
is I	If pulse output groups 0 and 1 are triggered by the same compare match event, the NDI is H'FF4D. The upper 4 bits belong to group 1 and the lower 4 bits to group 0. Address consists entirely of reserved bits that cannot be modified and are always read as 1.									
•	Address H'	FF <sup>2</sup>	4D							
	Bit	:	7	6	5	4	3	2	1	
			NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	
	Initial value	:	0	0	0	0	0	0	0	٦
	R/W	:	R/W							

0

0

0

0

0

1

0

0

Initial value:

	_	_
Initial value:	1	1

Rev. 5.00 Sep 14, 2006 page 526 of 1060

Address H'FF4F

Bit

R/W

REJ09B0331-0500

Bit	:	7	6	5	4	3	2	
		_	_	_	_	NDR11	NDR10	N
Initial val	ue :	1	1	1	1	0	0	
R/W	:	_	_	_	_	R/W	R/W	F
							natch even	

5

NDR5

0

R/W

Э

NDR13

0

R/W

NDR12

0

R/W

1

NDR15

0

R/W

7

NDR7

0

R/W

6

NDR6

0

R/W

NDR14

0

R/W

# • Address H'FF4D

Initial value:

• Address H'FF4F

Bit

R/W

Bit

Initial value:

R/W

						П
Initial value	:	1	1	1	1	
R/W	:	_	_	_	_	

RENESAS

4

NDR4

0

R/W

NDR3

0

R/W

2

NDR2

0 R/W

Rev. 5.00 Sep 14, 2006 page

1

NDR1

0

R/W

REJ09

group-by-group basis.

PCR is initialized to H'FF by a reset and in hardware standby mode. It is not initialized standby mode.

Bits 7 and 6—Group 3 Compare Match Select 1 and 0 (G3CMS1, G3CMS0): The select the compare match that triggers pulse output group 3 (pins PO<sub>15</sub> to PO<sub>12</sub>).

Bit 7	Bit 6	Description
G3CMS1	G3CMS0	Output Trigger for Pulse Output Group 3
0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3
•		

Bits 5 and 4—Group 2 Compare Match Select 1 and 0 (G2CMS1, G2CMS0): The select the compare match that triggers pulse output group 2 (pins PO<sub>11</sub> to PO<sub>8</sub>).

Bit 5	Bit 4	Description
G2CMS1	G2CMS0	Output Trigger for Pulse Output Group 2
0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3



channel 3

Bits 1 and 0—Group 0 Compare Match Select 1 and 0 (G0CMS1, G0CMS0): The select the compare match that triggers pulse output group 0 (pins PO<sub>3</sub> to PO<sub>0</sub>).

Bit 0	Description
G0CMS0	Output Trigger for Pulse Output Group 0
0	Compare match in TPU channel 0
1	Compare match in TPU channel 1
0	Compare match in TPU channel 2
1	Compare match in TPU channel 3
	<b>GOCMSO</b> 0 1

## 11.2.6 PPG Output Mode Register (PMR)

G3INV

Bit

Initial value:

R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
PMR is an	8-bit r	eadable/w	ritable reg	gister that	selects pu	lse output	inversion	and non-
operation f	for eacl	n group.						

5

G1INV

1

4

**G0INV** 

1

**G3NOV** 

0

The output trigger period of a non-overlapping operation PPG output waveform is set

and the non-overlap margin is set in TGRA. The output values change at compare ma

6

G2INV

1

For details, see section 11.3.4, Non-Overlapping Pulse Output.

PMR is initialized to H'F0 by a reset and in hardware standby mode. It is not initialize software standby mode.



Rev. 5.00 Sep 14, 2006 page REJ09

2

G2NOV

0

1

G1NOV

0

Bit 6—Group 2 Inversion (G2INV): Selects direct output or inverted output for pulse group 2 (pins PO<sub>11</sub> to PO<sub>8</sub>).

## Bit 6

#### **G2INV** Description

0 Inverted output for pulse output group 2 (low-level output at pin for a 1 in Po 1 Direct output for pulse output group 2 (high-level output at pin for a 1 in PO

Bit 5—Group 1 Inversion (G1INV): Selects direct output or inverted output for pulse group 1 (pins PO<sub>2</sub> to PO<sub>4</sub>).

## Bit 5

#### **G1INV** Description

0	Inverted output for pulse output group 1 (low-level output at pin for a 1 in Po
1	Direct output for pulse output group 1 (high-level output at pin for a 1 in PO

group 0 (pins PO<sub>3</sub> to PO<sub>0</sub>).

## Bit 4

### **G0INV** Description

	·
0	Inverted output for pulse output group 0 (low-level output at pin for a 1 in
1	Direct output for pulse output group 0 (high-level output at pin for a 1 in P

Bit 4—Group 0 Inversion (G0INV): Selects direct output or inverted output for pulse

Bit 3—Group 3 Non-Overlap (G3NOV): Selects normal or non-overlapping operation output group 3 (pins PO<sub>15</sub> to PO<sub>12</sub>).

Rev. 5.00 Sep 14, 2006 page 530 of 1060 REJ09B0331-0500



output group 2 (pins PO <sub>11</sub> to PO <sub>8</sub> )	

## Bit 2

0

1

#### **G2NOV** Description

Normal operation in pulse output group 2 (output values updated at comp in the selected TPU channel)
Non-overlapping operation in pulse output group 2 (independent 1 and 0 compare match A or B in the selected TPU channel)

Bit 1—Group 1 Non-Overlap (G1NOV): Selects normal or non-overlapping operation output group 1 (pins PO<sub>7</sub> to PO<sub>4</sub>). Bit 1

#### **G1NOV** Description

- 0 Normal operation in pulse output group 1 (output values updated at compa in the selected TPU channel)
- 1 Non-overlapping operation in pulse output group 1 (independent 1 and 0 of compare match A or B in the selected TPU channel)

output group 0 (pins PO<sub>3</sub> to PO<sub>0</sub>).

# Bit 0

1

### **G0NOV** Description

	•
0	Normal oper

0	Normal oper

0	Normal opei
	in the select

0	Normal operation in pulse output group 0 (output values updated at compa
	in the selected TPU channel)

ed TPU channel) Non-overlapping operation in pulse output group 0 (independent 1 and 0 of compare match A or B in the selected TPU channel)

Bit 0—Group 0 Non-Overlap (G0NOV): Selects normal or non-overlapping operati

pins of port 1.

Port 1 is multiplexed with pins PO<sub>15</sub> to PO<sub>8</sub>. Bits corresponding to pins used for PPG or be set to 1. For further information about P1DDR, see section 9.2, Port 1.

## 11.2.8 Port 2 Data Direction Register (P2DDR)

Bit	:	7	6	5	4	3	2	1
		P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDF
Initial value	:	0	0	0	0	0	0	0
R/W	:	W	W	W	W	W	W	W

P2DDR is an 8-bit write-only register, the individual bits of which specify input or outprins of port 2.

Port 2 is multiplexed with pins PO to PO. Bits corresponding to pins used for PPG outprints.

Port 2 is multiplexed with pins  $PO_7$  to  $PO_0$ . Bits corresponding to pins used for PPG ou be set to 1. For further information about P2DDR, see section 9.3, Port 2.

Rev. 5.00 Sep 14, 2006 page 532 of 1060 REJ09B0331-0500

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP11 bit in MSTPCR is set to 1, PPG operation stops at the end of the batransition is made to module stop mode. Registers cannot be read or written to in mode. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

## Bit 11—Module Stop (MSTP11): Specifies the PPG module stop mode.

### **Bit 11**

MSTP11	Description
0	PPG module stop mode cleared
1	PPG module stop mode set

transferred to PODR to update the output values.

Figure 11.2 illustrates the PPG output operation and table 11.3 summarizes the PPG op conditions.




Figure 11.2 PPG Output Operation

**Table 11.3 PPG Operating Conditions** 

NDER	DDR	Pin Function
0	0	Generic input port
	1	Generic output port
1	0	Generic input port (but the PODR bit is a read-only bit, and who compare match occurs, the NDR bit value is transferred to the
	1	PPG pulse output

Sequential output of data of up to 16 bits is possible by writing new output data to ND the next compare match. For details of non-overlapping operation, see section 11.3.4, N Overlapping Pulse Output.

Rev. 5.00 Sep 14, 2006 page 534 of 1060 REJ09B0331-0500

Figure 11.3 Tin	ning of Transfer and Output of	NDR Contents (Examp
PO <sub>8</sub> to PO <sub>15</sub>	m	X n
PODRH	m	n
NDRH	n <	
Compare match A signal		
TGRA	N	
TONT		
TCNT	X N X	N + 1




Figure 11.4 Setup Procedure for Normal Pulse Output (Example)

aisabiea)

PODR.

NDR.

[2] Set the PPG output trigger

[3] Select the counter clock so

[4] Enable the TGIA interrupt in The DTC or DMAC can also

[5] Set the initial output values

[6] Set the DDR and NDER bits pins to be used for pulse out

[7] Select the TPU compare ma event to be used as the out

[8] Set the next pulse output va

[9] Set the CST bit in TSTR to

start the TCNT counter.

[10] At each TGIA interrupt, set output values in NDR.

trigger in PCR.

with bits TPSC2 to TPSC0 i

Select the counter clear sou with bits CCLR1 and CCLR

up to transfer data to NDR.

Rev. 5.00 Sep 14, 2006 page 536 of 1060 REJ09B0331-0500




Figure 11.5 Normal Pulse Output Example (Five-Phase Pulse Outpu

[1] Set up the TPU channel to be used as the output trigger channel so that TGRA is a compare register and the counter will be cleared by compare match A. Set the trig TGRA and set the TGIEA bit in TIER to 1 to enable the compare match A (TGIA

[2] Write H'F8 in P1DDR and NDERH, and set the G3CMS1, G3CMS0, G2CMS1, a


[3] The timer counter in the TPU channel starts. When compare match A occurs, the N

- bits in PCR to select compare match in the TPU channel set up in the previous ste output trigger. Write output data H'80 in NDRH.
- contents are transferred to PODRH and output. The TGIA interrupt handling routi next output data (H'C0) in NDRH. [4] Five-phase overlapping pulse output (one or two phases active at a time) can be of
- subsequently by writing H'40, H'60, H'20, H'30. H'10, H'18, H'08, H'88... at succe interrupts. If the DTC or DMAC is set for activation by this interrupt, pulse output obtained without imposing a load on the CPU.

Rev. 5.00 Sep 14, 2006 page

REJ09





(With output disabled)

margin in TGRA.

PODR.

NDR.

in TGRB and the non-overla

with bits TPSC2 to TPSC0 i

Select the counter clear sou with bits CCLR1 and CCLR

The DTC or DMAC can also

up to transfer data to NDR.

pins to be used for pulse ou

Select the TPU compare ma event to be used as the puls

operate in non-overlap mod

start the TCNT counter.

output values in NDR.

output trigger in PCR.

Rev. 5.00 Sep 14, 2006 page 538 of 1060

REJ09B0331-0500




Figure 11.7 Non-Overlapping Pulse Output Example (Four-Phase Complement

[3] The timer counter in the TPU channel starts. When a compare match with TGRB or outputs change from 1 to 0. When a compare match with TGRA occurs, outputs change to 1 (the change from 0 to 1 is delayed by the value set in TGRA). The TGIA interr

handling routine writes the next output data (H'65) in NDRH.

[4] Four-phase complementary non-overlapping pulse output can be obtained subseque writing H'59, H'56, H'95... at successive TGIA interrupts. If the DTC or DMAC is s activation by this interrupt, pulse output can be obtained without imposing a load or

Rev. 5.00 Sep 14, 2006 page 540 of 1060 REJ09B0331-0500




Figure 11.8 Inverted Pulse Output (Example)

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 11.9 Pulse Output Triggered by Input Capture (Example)

Rev. 5.00 Sep 14, 2006 page 542 of 1060 REJ09B0331-0500

Pin functions should be changed only under conditions in which the output trigger ever occur.

#### 11.4.2 **Note on Non-Overlapping Output**

During non-overlapping operation, the transfer of NDR bit values to PODR bits takes follows.

- NDR bits are always transferred to PODR bits at compare match A.
- At compare match B, NDR bits are transferred only if their value is 0. Bits are not if their value is 1.

Figure 11.10 illustrates the non-overlapping pulse output operation.




Figure 11.10 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occu compare match A. The NDR contents should not be altered during the interval from c match B to compare match A (the non-overlap margin).

Rev. 5.00 Sep 14, 2006 page

REJ09






Figure 11.11 Non-Overlapping Operation and NDR Write Timing

cycle.

## 12.1.1 Features

The features of the 8-bit timer module are listed below.

- Selection of four clock sources
  - external clock input (enabling use as an external event counter).
- Selection of three ways to clear the counters
  - The counters can be cleared on compare match A or B, or by an external reset sign

The counters can be driven by one of three internal clock signals ( $\phi/8$ ,  $\phi/64$ , or  $\phi/8$ 

- Timer output control by a combination of two compare match signals
   The timer output signal in each channel is controlled by a combination of two indecompare match signals, enabling the timer to generate output waveforms with an acycle or PWM output.
- Provision for cascading of two channels
  - Operation as a 16-bit timer is possible, using channel 0 for the upper 8 bits and for the lower 8 bits (16-bit count mode).
  - Channel 1 can be used to count channel 0 compare matches (compare match
- Three independent interrupts

Compare match A and B and overflow interrupts can be requested independently.




Figure 12.1 Block Diagram of 8-Bit Timer

Rev. 5.00 Sep 14, 2006 page 546 of 1060 REJ09B0331-0500

		•	-	-
	Timer reset input pin 0	TMRI₀	Input	Inputs external reset to o
1	Timer output pin 1	TMO₁	Output	Outputs at compare mate
	Timer clock input pin 1	TMCI₁	Input	Inputs external clock for
	Timer reset input pin 1	TMRI₁	Input	Inputs external reset to c

### **Register Configuration** 12.1.4

Table 12.2 summarizes the registers of the 8-bit timer module.

Timer control/status register 0 TCSR0

Table 12.2 8-Bit Timer Registers

Timer control register 0

Time constant register A0

Time constant register B0

Timer counter 0

**Channel Name** 

instruction.

0

1		Timer control register 1	TCR1	R/W	H'00	H
		Timer control/status register 1	TCSR1	R/(W)*2	H'10	H
		Time constant register A1	TCORA1	R/W	H'FF	F
		Time constant register B1	TCORB1	R/W	H'FF	H
		Timer counter 1	TCNT1	R/W	H'00	H
All		Module stop control register	MSTPCR	R/W	H'3FFF	H
Notes:	1.	Lower 16 bits of the address				
	2.	Only 0 can be written to bits 7	to 5, to clear th	ese flags.		

Each pair of registers for channel 0 and channel 1 is a 16-bit register with the upper 8 channel 0 and the lower 8 bits for channel 1, so they can be accessed together by word



**Abbreviation** 

TCR0

TCORA0

TCORB0

TCNT0

R/W

R/W

R/W

R/W

R/W

R/(W)\*2

ŀ

ŀ

Initial value

H'00

H'00

H'FF

H'FF

H'00

TCNT0 and TCNT1 are 8-bit readable/writable up-counters that increment on pulses gramman internal or external clock source. This clock source is selected by clock select to CKS0 of TCR. The CPU can read or write to TCNT0 and TCNT1 at all times.

TCNT0 and TCNT1 comprise a single 16-bit register, so they can be accessed together transfer instruction.

TCNT0 and TCNT1 can be cleared by an external reset input or by a compare match si Which signal is to be used for clearing is selected by clock clear bits CCLR1 and CCLl

When a timer counter overflows from H'FF to H'00, OVF in TCSR is set to 1.

TCNT0 and TCNT1 are each initialized to H'00 by a reset and in hardware standby mo

# 12.2.2 Time Constant Registers A0 and A1 (TCORA0, TCORA1)

			TCORA0								TCO	RA1				
D.				4.0	4.0		4.0			_		_			_	
Bit	:	15	14	13	12	11	10	9	8	1	6	5	4	3	2	1
Initial value	e :	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCORA0 and TCORA1 are 8-bit readable/writable registers. TCORA0 and TCORA1 single 16-bit register so they can be accessed together by word transfer instruction.

TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding CMFA flag of TCSR is set. Note, however, that comparison is disabled T2 state of a TCOR write cycle.

Rev. 5.00 Sep 14, 2006 page 548 of 1060 REJ09B0331-0500

Bit 15 13 12 10 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Initial value: R/W

TCORB0 and TCORB1 are 8-bit readable/writable registers. TCORB0 and TCORB1 single 16-bit register so they can be accessed together by word transfer instruction.

TCORB is continually compared with the value in TCNT. When a match is detected, corresponding CMFB flag of TCSR is set. Note, however, that comparison is disabled T2 state of a TCOR write cycle.

The timer output can be freely controlled by these compare match signals and the sett output select bits OS3 and OS2 of TCSR.

TCORB0 and TCORB1 are each initialized to H'FF by a reset and in hardware standb

# 12.2.4 Time Control Registers 0 and 1 (TCR0, TCR1)

		_	_	_				
Initial val	lue :	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TCR0 and	TCR	l are 8-bit	readable/v	writable re	egisters tha	nt select th	e clock so	urce and t

which TCNT is cleared, and enable interrupts.

Bit

TCR0 and TCR1 are each initialized to H'00 by a reset and in hardware standby mode

For details of this timing, see section 12.3, Operation.

Bit 6—Compare Match Interrupt Enable A (CMIEA): Selects whether CMFA inter

requests (CMIA) are enabled or disabled when the CMFA flag of TCSR is set to 1.

CMIEA	Description
0	CMFA interrupt requests (CMIA) are disabled (
1	CMFA interrupt requests (CMIA) are enabled

Bit 5—Timer Overflow Interrupt Enable (OVIE): Selects whether OVF interrupt re (OVI) are enabled or disabled when the OVF flag of TCSR is set to 1.

## Bit 5

OVIE	Description
0	OVF interrupt requests (OVI) are disabled
1	OVF interrupt requests (OVI) are enabled

Bits 4 and 3—Counter Clear 1 and 0 (CCLR1 and CCLR0): These bits select the m which TCNT is cleared: by compare match A or B, or by an external reset input.

CCLR1 CCLR0 Description  0 Clear is disabled  1 Clear by compare match A  1 0 Clear by compare match B  1 Clear by rising edge of external reset input	Bit 4	Bit 3		
1 Clear by compare match A 1 0 Clear by compare match B	CCLR1	CCLR0	 Description	
1 0 Clear by compare match B	0	0	Clear is disabled	
		1	Clear by compare match A	
1 Clear by rising edge of external reset input	1	0	Clear by compare match B	
- Olear by hising eage of external reset input		1	Clear by rising edge of external reset input	

Rev. 5.00 Sep 14, 2006 page 550 of 1060 REJ09B0331-0500

Some functions differ between channel 0 and channel 1.

Bit 2	Bit 1	Bit 0	
CKS2	CKS1	CKS0	Description
0	0	0	Clock input disabled
		1	Internal clock, counted at falling edge of φ/8
	1	0	Internal clock, counted at falling edge of φ/64
		1	Internal clock, counted at falling edge of \$\phi/8192\$
1	0	0	For channel 0: count at TCNT1 overflow signal*
			For channel 1: count at TCNT0 compare match ${\sf A}^*$
		1	External clock, counted at rising edge
	1	0	External clock, counted at falling edge
		1	External clock, counted at both rising and falling edges
Note:	* If the	count innu	t of channel 0 is the TCNT1 overflow signal and that of cha

Note:

setting.

If the count input of channel 0 is the TCNT1 overflow signal and that of cha TCNT0 compare match signal, no incrementing clock is generated. Do not

### TCSR1

Bit :	7	6	5	4	3	2	1	
	CMFB	CMFA	OVF	_	OS3	OS2	OS1	C
Initial value:	0	0	0	1	0	0	0	
R/W :	R/(W)*	R/(W)*	R/(W)*	_	R/W	R/W	R/W	R

Note: \* Only 0 can be written to bits 7 to 5, to clear these flags.

TCSR0 and TCSR1 are 8-bit registers that display compare match and overflow statuse control compare match output.

TCSR0 is initialized to H'00, and TCSR1 to H'10, by a reset and in hardware standby m

**Bit 7—Compare Match Flag B (CMFB):** Status flag indicating whether the values of TCORB match.

Bit 7

CMFB	Description
0	[Clearing conditions] (
	<ul> <li>Cleared by reading CMFB when CMFB = 1, then writing 0 to CMFB</li> </ul>
	When DTC is activated by CMIB interrupt while DISEL bit of MRB in DT
1	[Setting condition]
	Set when TCNT matches TCORB

Rev. 5.00 Sep 14, 2006 page 552 of 1060

REJ09B0331-0500

1	[Setting condition]
	Set when TCNT matches TCORA
	5— <b>Timer Overflow Flag (OVF):</b> Status flag indicating that TCNT has overflown H'FF to H'00).

Bit 5	
OVF	Description
0	[Clearing con
	Cleared by re

[Clearing condition]
Cleared by reading OVF when OVF = 1, then writing 0 to OVF

Bit 4—A/D Trigger Enable (ADTE) (TCSR0 Only): Selects enabling or disabling of

Set when TCNT overflows from H'FF to H'00

[Setting condition]

converter start requests by compare-match A.

In TCSR1, this bit is reserved: it is always read as 1 and cannot be modified.

# Bit 4

1

DIL 4	
ADTE	Description
0	A/D converter start requests by compare match A are disabled
1	A/D converter start requests by compare match A are enabled

priority.

Timer output is disabled when bits OS3 to OS0 are all 0.

After a reset, the timer output is 0 until the first compare match event occurs.

Bit 3	Bit 2	
OS3	OS2	Description
0	0	No change when compare match B occurs
	1	0 is output when compare match B occurs
1	0	1 is output when compare match B occurs
	1	Output is inverted when compare match B occurs (toggle output)

Bit 1	Bit 0	
OS1	OS0	Description
0	0	No change when compare match A occurs
	1	0 is output when compare match A occurs
1	0	1 is output when compare match A occurs
	1	Output is inverted when compare match A occurs (toggle output)

Rev. 5.00 Sep 14, 2006 page 554 of 1060 REJ09B0331-0500



MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP12 bit in MSTPCR is set to 1, the 8-bit timer operation stops at the er cycle and a transition is made to module stop mode. Registers cannot be read or writte module stop mode. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 12—Module Stop (MSTP12): Specifies the 8-bit timer stop mode.

## Bit 12

Bit 12	
MSTP12	Description
)	8-bit timer module stop mode cleared
1	8-bit timer module stop mode set

be selected, by setting bits CKS2 to CKS0 in TCR. Figure 12.2 shows the count timing




Figure 12.2 Count Timing for Internal Clock Input

### **External Clock**

Three incrementation methods can be selected by setting bits CKS2 to CKS0 in TCR: a edge, the falling edge, and both rising and falling edges.

Note that the external clock pulse width must be at least 1.5 states for incrementation a edge, and at least 2.5 states for incrementation at both edges. The counter will not incrementation incrementation at both edges. The counter will not incrementation at both edges.

Figure 12.3 shows the timing of incrementation at both edges of an external clock signal

Rev. 5.00 Sep 14, 2006 page 556 of 1060 REJ09B0331-0500




Figure 12.3 Count Timing for External Clock Input

### 12.3.2 Compare Match Timing

## Setting of Compare Match Flags A and B (CMFA, CMFB)

The CMFA and CMFB flags in TCSR are set to 1 by a compare match signal generate TCOR and TCNT values match. The compare match signal is generated at the last state the match is true, just before the timer counter is updated.

Therefore, when TCOR and TCNT match, the compare match signal is not generated next incrementation clock input. Figure 12.4 shows this timing.




Figure 12.4 Timing of CMF Setting

Rev. 5.00 Sep 14, 2006 page

REJ0






Figure 12.5 Timing of Timer Output

# **Timing of Compare Match Clear**

The timer counter is cleared when compare match A or B occurs, depending on the sett CCLR1 and CCLR0 bits in TCR. Figure 12.6 shows the timing of this operation.




Figure 12.6 Timing of Compare Match Clear

Rev. 5.00 Sep 14, 2006 page 558 of 1060 REJ09B0331-0500




Figure 12.7 Timing of External Reset

# 12.3.4 Timing of Overflow Flag (OVF) Setting

The OVF in TCSR is set to 1 when the timer count overflows (changes from H'FF to 12.8 shows the timing of this operation.




Figure 12.8 Timing of OVF Setting

When bits CKS2 to CKS0 in TCR0 are set to B'100, the timer functions as a single 16-with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits.

### **Setting of compare match flags:**

the TMRI<sub>0</sub> pin has also been set.

- The CMF flag in TCSR0 is set to 1 when a 16-bit compare match event occurs.
  - The CMF flag in TCSR1 is set to 1 when a lower 8-bit compare match event occurs

## Counter clear specification:

- If the CCLR1 and CCLR0 bits in TCR0 have been set for counter clear at compare 16-bit counter (TCNT0 and TCNT1 together) is cleared when a 16-bit compare man occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter
- The settings of the CCLR1 and CCLR0 bits in TCR1 are ignored. The lower 8 bits cleared independently.

### Pin output:

- Control of output from the TMO<sub>0</sub> pin by bits OS3 to OS0 in TCSR0 is in accordance
- 16-bit compare match conditions.
  Control of output from the TMO<sub>1</sub> pin by bits OS3 to OS0 in TCSR1 is in accordance lower 8-bit compare match conditions.

### **Compare Match Counter Mode**

When bits CKS2 to CKS0 in TCR1 are B'100, TCNT1 counts compare match A's for o

Channels 1 and 0 are controlled independently. Conditions such as setting of the CMF generation of interrupts, output from the TMO pin, and counter clear are in accordance settings for each channel.

Rev. 5.00 Sep 14, 2006 page 560 of 1060

REJ09B0331-0500



There are times o-bit times interrupt sources. Civita, Civita, and Ovi. Then relative p shown in table 12.3. Each interrupt source is set as enabled or disabled by the corresponding interrupt enable bit in TCR, and independent interrupt requests are sent for each to the controller. It is also possible to activate the DTC by means of CMIA and CMIB interr

**Table 12.3 8-Bit Timer Interrupt Sources** 

Interrupt Source	Description	DTC Activation
CMIA	Interrupt by CMFA	Possible
CMIB	Interrupt by CMFB	Possible
OVI	Interrupt by OVF	Not possible

REJ09

With these settings, the 8-bit timer provides output of pulses at a rate determined by TO a pulse width determined by TCORB. No software intervention is required.




Figure 12.9 Example of Pulse Output

Rev. 5.00 Sep 14, 2006 page 562 of 1060 REJ09B0331-0500



takes priority, so that the counter is cleared and the write is not performed.

Figure 12.10 shows this operation.




Figure 12.10 Contention between TCNT Write and Clear

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 12.11 Contention between TCNT Write and Increment




Figure 12.12 Contention between TCOR Write and Compare Match

Toggle output	High
1 output	<b>-</b> ↑
0 output	-
No change	Low

#### 12.6.5 Switching of Internal Clocks and TCNT Operation


TCNT may increment erroneously when the internal clock is switched over. Table 12.5 relationship between the timing at which the internal clock is switched (by writing to the and CKS0 bits) and the TCNT operation.


When the TCNT clock is generated from an internal clock, the falling edge of the internal pulse is detected. If clock switching causes a change from high to low level, as shown i table 12.5, a TCNT clock pulse is generated on the assumption that the switchover is a edge. This increments TCNT.


The erroneous incrementation can also happen when switching between internal and ex clocks.

Rev. 5.00 Sep 14, 2006 page 566 of 1060 REJ09B0331-0500









Notes: 1. Includes switching from low to stop, and from stop to low.

- 2. Includes switching from stop to high.
- 3. Includes switching from high to stop.
- 4. Generated on the assumption that the switchover is a falling edge; TCNT is incremented.

Rev. 5.00 Sep 14, 2006 page 568 of 1060

REJ09B0331-0500

generate an internal reset signal for the H85/2055 Group.

When this watchdog function is not needed, the WDT can be used as an interval timer timer operation, an interval timer interrupt is generated each time the counter overflow

### 13.1.1 Features

WDT features are listed below.

- Switchable between watchdog timer mode and interval timer mode
- WDTOVF output when in watchdog timer mode

If the counter overflows, the WDT outputs WDTOVF. It is possible to select whet the entire H8S/2655 Group is reset at the same time. This internal reset can be a preset or a manual reset.

- Interrupt generation when in interval timer mode

  If the counter overflows, the WDT generates an interval timer interrupt.
- Choice of eight counter clock sources.




Figure 13.1 Block Diagram of WDT

Rev. 5.00 Sep 14, 2006 page 570 of 1060 REJ09B0331-0500

reset can be selected.

## 13.1.4 Register Configuration

The WDT has three registers, as summarized in table 13.2. These registers control clo WDT mode switching, and the reset signal.

Table 13.2 WDT Registers

				Ad
Name	Abbreviation	R/W	Initial Value	Write*2
Timer control/status register	TCSR	R/(W)*3	H'18	H'FFBC
Timer counter	TCNT	R/W	H'00	H'FFBC
Reset control/status register	RSTCSR	R/(W)*3	H'1F	H'FFBE

Notes: 1. Lower 16 bits of the address.

- 2. For details of write operations, see section 13.2.4, Notes on Register Acces
- 3. Only a write of 0 is permitted to bit 7, to clear the flag.

Rev. 5.00 Sep 14, 2006 page

REJ0



TCNT is an 8-bit readable/writable\* up-counter.

When the TME bit is set to 1 in TCSR, TCNT starts counting pulses generated from the clock source selected by bits CKS2 to CKS0 in TCSR. When the count overflows (charaffer to H'00), either the watchdog timer overflow signal (WDTOVF) or an interval time (WOVI) is generated, depending on the mode selected by the WT/IT bit in TCSR.

TCNT is initialized to H'00 by a reset, in hardware standby mode, or when the TME bi

Note: \* The method for writing to TCNT is different from that for general registers inadvertent overwriting. For details see section 13.2.4, Notes on Register Action 13.2.4.

## 13.2.2 Timer Control/Status Register (TCSR)

to 0. It is not initialized in software standby mode.

Bit :	7	6	5	4	3	2	1
	OVF	WT/IT	TME	_	_	CKS2	CKS1
Initial value:	0	0	0	1	1	0	0
R/W	R/(W)*	R/W	R/W	_		R/W	R/W

Note: \* Can only be written with 0 for flag clearing.

TCSR is an 8-bit readable/writable\* register. Its functions include selecting the clock sinput to TCNT, and the timer mode.

TCR is initialized to H'18 by a reset and in hardware standby mode. It is not initialized

Note: \* The method for writing to TCSR is different from that for general registers inadvertent overwriting. For details see section 13.2.4, Notes on Register Action 13.2.4.

Rev. 5.00 Sep 14, 2006 page 572 of 1060

REJ09B0331-0500

standby mode.

**Bit 6—Timer Mode Select (WT/ĪT):** Selects whether the WDT is used as a watchdo interval timer. If used as an interval timer, the WDT generates an interval timer interval (WOVI) when TCNT overflows. If used as a watchdog timer, the WDT generates the signal when TCNT overflows.

### Bit 6

WT/IT		Description
0		Interval timer: Sends the CPU an interval timer interrupt request (WOVI) when TCNT overflows
1		Watchdog timer: Generates the $\overline{WDTOVF}$ signal when TCNT overflows*
Note:	*	For details of the case where TCNT overflows in watchdog timer mode, set 13.2.3, Reset Control/Status Register (RSTCSR).

Bit 5—Timer Enable (TME): Selects whether TCNT runs or is halted.

### Bit 5

0 T	CNT is initialized to H'00 and halted
1 T	CNT counts

**Bits 4 and 3—Reserved:** Read-only bits, always read as 1.

		1	φ/512	6.6 ms	
1	0	0	ф/2048	26.2 ms	
		1	φ/8192	104.9 ms	
	1	0	ф/32768	419.4 ms	
		1	ф/131072	1.68 s	
Note:		overflow p	•	om when TCNT starts countin	g up from H'0

# 13.2.3 Reset Control/Status Register (RSTCSR)

Bit :	7	6	5	4	3	2	1
	WOVF	RSTE	RSTS	_	_	_	_
Initial value:	0	0	0	1	1	1	1
R/W :	R/(W)*	R/W	R/W	_	_	_	_

Note: \* Can only be written with 0 for flag clearing.

RSTCSR is an 8-bit readable/writable\* register that controls the generation of the intersignal when TCNT overflows, and selects the type of internal reset signal.

RSTCSR is initialized to H'1F by a reset signal from the  $\overline{RES}$  pin, but not by the WDT reset signal caused by overflows.

Note: \* The method for writing to RSTCSR is different from that for general register prevent inadvertent overwriting. For details see section 13.2.4, Notes on Repart Access.

Set when T	CNT overflows (changed from H'FF to H'00) durin	g watchdog t
operation		

**Bit 6—Reset Enable (RSTE):** Specifies whether or not a reset signal is generated in H8S/2655 Group if TCNT overflows during watchdog timer operation.

## Bit 6

RSTE		Description
0		Reset signal is not generated if TCNT overflows*
1		Reset signal is generated if TCNT overflows
Note:	*	The modules within the H8S/2655 Group are not reset, but TCNT and TCS

**Bit 5—Reset Select (RSTS):** Selects the type of internal reset generated if TCNT over during watchdog timer operation.

For details of the types of resets, see section 4, Exception Handling.

## Bit 5

RSTS	Description
0	Power-on reset
1	Manual reset

**Bits 4 to 0—Reserved:** Read-only bits, always read as 1.

WDT are reset.



These registers must be written to by a word transfer instruction. They cannot be written byte instructions.

Figure 13.2 shows the format of data written to TCNT and TCSR. TCNT and TCSR bo same write address. For a write to TCNT, the upper byte of the written word must cont and the lower byte must contain the write data. For a write to TCSR, the upper byte of word must contain H'A5 and the lower byte must contain the write data. This transfers data from the lower byte to TCNT or TCSR.




Figure 13.2 Format of Data Written to TCNT and TCSR

lower byte. This clears the WOVF bit to 0, but has no effect on the RSTE and RSTS because the transfer of the to the RSTE and RSTS bits, the upper byte must contain H'5A and the lower byte must write data. This writes the values in bits 6 and 5 of the lower byte into the RSTE and 1 but has no effect on the WOVF bit.




Figure 13.3 Format of Data Written to RSTCSR

## Reading TCNT, TCSR, and RSTCSR

These registers are read in the same way as other registers. The read addresses are H'F TCSR, H'FFBD for TCNT, and H'FFBF for RSTCSR.

signal is output. This is shown in figure 13.4. This WDTOVF signal can be used to rese system. The  $\overline{\text{WDTOVF}}$  signal is output for 132 states when RSTE = 1, and for 130 state RSTE = 0.

If TCNT overflows when 1 is set in the RSTE bit in RSTCSR, a signal that resets the FGroup internally is generated at the same time as the WDTOVF signal. This reset can be as a power-on reset or a manual reset, depending on the setting of the RSTS bit in RST internal reset signal is output for 518 states.

If a reset caused by a signal input to the  $\overline{RES}$  pin occurs at the same time as a reset cause WDT overflow, the  $\overline{RES}$  pin reset has priority and the WOVF bit in RSTCSR is cleared




Figure 13.4 Watchdog Timer Operation

Rev. 5.00 Sep 14, 2006 page 578 of 1060

REJ09B0331-0500






Figure 13.5 Interval Timer Operation

#### Timing of Setting Overflow Flag (OVF) 13.3.3

The OVF flag is set to 1 if TCNT overflows during interval timer operation. At the sa interval timer interrupt (WOVI) is requested. This timing is shown in figure 13.6.





Figure 13.6 Timing of Setting of OVF

## 13.3.4 Timing of Setting of Watchdog Timer Overflow Flag (WOVF)

The WOVF flag is set to 1 if TCNT overflows during watchdog timer operation. At the the WDTOVF signal goes low. If TCNT overflows while the RSTE bit in RSTCSR is sinternal reset signal is generated for the entire H8S/2655 Group chip. Figure 13.7 show in this case.




Figure 13.7 Timing of Setting of WOVF

Rev. 5.00 Sep 14, 2006 page 580 of 1060

REJ09B0331-0500

If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, takes priority and the timer counter is not incremented. Figure 13.8 shows this operation




Figure 13.8 Contention between TCNT Write and Increment

operating, errors could occur in the incrementation. Software must stop the watchdog ticlearing the TME bit to 0) before switching the mode.

## 13.5.4 System Reset by WDTOVF Signal

If the  $\overline{WDTOVF}$  output signal is input to the  $\overline{RES}$  pin of the  $\overline{H8S/2655}$  Group, the  $\overline{H8S}$  Group will not be initialized correctly. Make sure that the  $\overline{WDTOVF}$  signal is not input to the  $\overline{RES}$  pin. To reset the entire system by means of the  $\overline{WDTOVF}$  signal, use the circle in figure 13.9.




Figure 13.9 Circuit for System Reset by WDTOVF Signal (Example)

## 13.5.5 Internal Reset in Watchdog Timer Mode

The H8S/2655 Group is not reset internally if TCNT overflows while the RSTE bit is c during watchdog timer operation, but TCNT and TSCR of the WDT are reset.

TCNT, TCSR, and RSTCR cannot be written to while the  $\overline{WDTOVF}$  signal is low. Als a read of the WOVF flag is not recognized during this period. To clear the WOVF falg read TCSR after the  $\overline{WDTOVF}$  signal goes high, then write 0 to the WOVF flag.

Rev. 5.00 Sep 14, 2006 page 582 of 1060 REJ09B0331-0500

processors (multiprocessor communication function).

### **Features** 14.1.1

SCI features are listed below.

- Choice of asynchronous or clocked synchronous serial communication mode Asynchronous mode:
  - Serial data communication executed using asynchronous system in which sync is achieved character by character

Serial data communication can be carried out with standard asynchronous com chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asy Communication Interface Adapter (ACIA)

- A multiprocessor communication function is provided that enables serial data communication with a number of processors
- Choice of 12 serial data transfer formats

Data length: 7 or 8 bits

Stop bit length: 1 or 2 bits Parity: Even, odd, or none

Multiprocessor bit: 1 or 0

- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level

directly in case of a framing error

Clocked Synchronous mode:

— Serial data communication synchronized with a clock

Serial data communication can be carried out with other chips that have a sync communication function

One serial data transfer format

Data length: 8 bits

— Receive error detection: Overrun errors detected

Rev. 5.00 Sep 14, 2006 page

REJ09



Note: \* Descriptions in this section refer to LSB-first transfer.

- On-chip baud rate generator allows any bit rate to be selected
- Choice of serial clock source: internal clock from baud rate generator or external cl SCK pin
- Four interrupt sources
  - Four interrupt sources transmit-data-empty, transmit-end, receive-data-full, ε error — that can issue requests independently
  - The transmit-data-empty interrupt and receive data full interrupts can activate the controller (DMAC) or data transfer controller (DTC) to execute data transfer

Rev. 5.00 Sep 14, 2006 page 584 of 1060

REJ09B0331-0500




Figure 14.1 Block Diagram of SCI

Rev. 5.00 Sep 14, 2006 page

REJ0

1 Serial clock pin 1 SCK, I/O SCI1 clock input/ Receive data pin 1 RxD, Input SCI1 receive data  Transmit data pin 1 TxD, Output SCI1 transmit data  2 Serial clock pin 2 SCK, I/O SCI2 clock input/	
Transmit data pin 1 TxD <sub>1</sub> Output SCI1 transmit da	a input
	2put
2 Serial clock pin 2 SCK <sub>2</sub> I/O SCI2 clock input/	ta output
	output
Receive data pin 2 RxD <sub>2</sub> Input SCI2 receive data	a input
Transmit data pin 2 TxD <sub>2</sub> Output SCI2 transmit da	ta output

	Transmit data register 0	TDR0
	Serial status register 0	SSR0
	Receive data register 0	RDR0
	Smart card mode register 0	SCMR0
1	Serial mode register 1	SMR1
	Bit rate register 1	BRR1
	Serial control register 1	SCR1
	Transmit data register 1	TDR1
	Serial status register 1	SSR1
	Receive data register 1	RDR1
	Smart card mode register 1	SCMR1
2	Serial mode register 2	SMR2
	Bit rate register 2	BRR2
	Serial control register 2	SCR2
	Transmit data register 2	TDR2
	Serial status register 2	SSR2
	Receive data register 2	RDR2
	Smart card mode register 2	SCMR2
All	Module stop control register	MSTPCR
Notes:	1. Lower 16 bits of the address.	

Serial mode register 0

Serial control register 0

Bit rate register 0

0

2. Can only be written with 0 for flag clearing.

SMR0

BRR0

SCR0

R/W

R/W

R/W

R/W

R R/W

R/W

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

R/W

R

R/W

R/W

R/(W)\*2

R/(W)\*2

R/(W)\*2

H'00

H'FF

H'00

H'FF

H'84 H'00

H'F2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'3FFF



Rev. 5.00 Sep 14, 2006 page REJ0 RSR is a register used to receive serial data.

The SCI sets serial data input from the RxD pin in RSR in the order received, starting v LSB (bit 0), and converts it to parallel data. When one byte of data has been received, i transferred to RDR automatically.

RSR cannot be directly read or written to by the CPU.

### 14.2.2 Receive Data Register (RDR)

Bit	:	7	6	5	4	3	2	1
Initial value	:	0	0	0	0	0	0	0
R/W	:	R	R	R	R	R	R	R

RDR is a register that stores received serial data.

When the SCI has received one byte of serial data, it transfers the received serial data f RDR where it is stored, and completes the receive operation. After this, RSR is receive

Since RSR and RDR function as a double buffer in this way, enables continuous receiv operations to be performed.

RDR is a read-only register, and cannot be written to by the CPU.

RDR is initialized to H'00 by a reset, and in standby mode or module stop mode.

Rev. 5.00 Sep 14, 2006 page 588 of 1060

REJ09B0331-0500




To perform serial data transmission, the SCI first transfers transmit data from TDR to sends the data to the TxD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from TSR, and transmission started, automatically. However, data transfer from TDR to TS performed if the TDRE bit in SSR is set to 1.

TSR cannot be directly read or written to by the CPU.

### 14.2.4 Transmit Data Register (TDR)



TDR is an 8-bit register that stores data for serial transmission.

When the SCI detects that TSR is empty, it transfers the transmit data written in TDR starts serial transmission. Continuous serial transmission can be carried out by writing transmit data to TDR during serial transmission of the data in TSR.

TDR can be read or written to by the CPU at all times.

TDR is initialized to H'FF by a reset, and in standby mode or module stop mode.

generator clock source.

SMR can be read or written to by the CPU at all times.

SMR is initialized to H'00 by a reset, and in standby mode or module stop mode.

Bit 7—Communication Mode ( $C/\overline{A}$ ): Selects asynchronous mode or clocked synchro as the SCI operating mode.

### Rit 7

C/Ā	 Description
0	Asynchronous mode
1	Clocked synchronous mode

Bit 6—Character Length (CHR): Selects 7 or 8 bits as the data length in asynchronous clocked synchronous mode, a fixed data length of 8 bits is used regardless of the CHR

### Bit 6

CHR		Description	
0		8-bit data	
1		7-bit data*	
Note:	*	When 7-bit data	is selected, the MSB (bit 7) of TDR is not transmitted, and i

possible to choose between LSB-first or MSB-first transfer.

when 7-bit data is selected, the MSB (bit 7) of TDR is not transmitte



Note: When the PE bit is set to 1, the parity (even or odd) specified by the  $O/\overline{E}$  bi transmit data before transmission. In reception, the parity bit is checked for (even or odd) specified by the  $O/\overline{E}$  bit.

Bit 4—Parity Mode  $(O/\overline{E})$ : Selects either even or odd parity for use in parity addition checking.

The  $O/\overline{E}$  bit setting is only valid when the PE bit is set to 1, enabling parity bit addition checking, in asynchronous mode. The  $O/\overline{E}$  bit setting is invalid in clocked synchronous when parity addition and checking is disabled in asynchronous mode.

BIT 4		
O/Ē	Description	
0	Even parity*1	
1	Odd parity*2	
<del></del>	4 140	1.192

Notes: 1. When even parity is set, parity bit addition is performed in transmission so number of 1 bits in the transmit character plus the parity bit is even. In reception, a check is performed to see if the total number of 1 bits in the character plus the parity bit is even. 2. When odd parity is set, parity bit addition is performed in transmission so the number of 1 bits in the transmit character plus the parity bit is odd.

In reception, a check is performed to see if the total number of 1 bits in the character plus the parity bit is odd.

Notes: 1. In transmission, a single 1 bit (stop bit) is added to the end of a transmit cha before it is sent.

2. In transmission, two 1 bits (stop bits) are added to the end of a transmit char before it is sent.

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next tra character.

Bit 2—Multiprocessor Mode (MP): Selects multiprocessor format. When multiprocess is selected, the PE bit and  $O/\overline{E}$  bit parity settings are invalid. The MP bit setting is only asynchronous mode; it is invalid in clocked synchronous mode.

For details of the multiprocessor communication function, see section 14.3.3, Multipro Communication Function.

DIL Z	
MP	Description
0	Multiprocessor function disabled
1	Multiprocessor format selected

Rev. 5.00 Sep 14, 2006 page 592 of 1060 REJ09B0331-0500



0	0	φ clock	
	1	φ/4 clock	
1	0	φ/16 clock	
	1	φ/64 clock	

ΤE

0

R/W

4

RE

0

R/W

### 14.2.6 Serial Control Register (SCR)

Bit	:	7	6	
		TIF	RIF	

0

R/W

SCR is a register that performs enabling or disabling of SCI transfer operations, serial in asynchronous mode, and interrupt requests, and selection of the serial clock source.

0

R/W

SCR can be read or written to by the CPU at all times.

SCR is initialized to H'00 by a reset, and in standby mode or module stop mode.

Bit 7—Transmit Interrupt Enable (TIE): Enables or disables transmit data empty i

(TXI) request generation when serial transmit data is transferred from TDR to TSR ar flag in SSR is set to 1.

Initial value:

R/W

## Bit 7

TIE	Description
0	Transmit data empty interrupt (TXI) requests disabled $^{st}$
1	Transmit data empty interrupt (TXI) requests enabled

TXI interrupt request cancellation can be performed by reading 1 from the Note:

then clearing it to 0, or clearing the TIE bit to 0.

Rev. 5.00 Sep 14, 2006 page



REJ09

2

TEIE

0

R/W

1

CKE1

0

R/W

3

**MPIE** 

0

R/W

1	Receive data full interrupt (RXI) request and receive error interrupt (ERI) re enabled
Note: *	RXI and ERI interrupt request cancellation can be performed by reading 1 fr RDRF flag, or the FER, PER, or ORER flag, then clearing the flag to 0, or cle RIE bit to 0.

# Bit 5—Transmit Enable (TE): Enables or disables the start of serial transmission by t Bit 5

TE	Description	
0	Transmission disabled*1	(
1	Transmission enabled*2	
Natasi	1 The TDDE flog in CCD is fixed at 1	

Notes: 1. The TDRE flag in SSR is fixed at 1. 2. In this state, serial transmission is started when transmit data is written to TI TDRE flag in SSR is cleared to 0.

SMR setting must be performed to decide the transfer format before setting to 1.

# Bit 4—Receive Enable (RE): Enables or disables the start of serial reception by the So

### Description

Bit 4

KE	Description
0	Pocontion

0 Reception
-------------

disabled\*1 Reception enabled\*2

Notes: 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER fla retain their states.

2. Serial reception is started in this state when a start bit is detected in asynchr mode or serial clock input is detected in clocked synchronous mode. SMR setting must be performed to decide the transfer format before setting to 1.

Rev. 5.00 Sep 14, 2006 page 594 of 1060 REJ09B0331-0500

•	When MPB= 1 data is received
•	When the MPIE bit is cleared to 0
[C	learing conditions]

1	Multiprocessor interrupts enabled*
	Receive interrupt (RXI) requests, receive error interrupt (ERI) requests, ar

multiprocessor bit set to 1 is received. Note: When receive data including MPB = 0 is received, receive data transfer from RDR, receive error detection, and setting of the RDRF, FER, and ORER fla is not performed. When receive data including MPB = 1 is received, the MF

of the RDRF, FER, and ORER flags in SSR are disabled until data with th

is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RX interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and OF setting is enabled.

# Bit 2—Transmit End Interrupt Enable (TEIE): Enables or disables transmit end in (TEI) request generation when there is no valid transmit data in TDR in MSB data tra

Bit 2	
TEIE	Description
0	Transmit end interrupt (TEI) request disabled*

clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0

+0.	*	TEL concellation can be performed by reading 1
		Transmit end interrupt (TEI) request enabled*
		Transmit end interrupt (TEI) request disabled*

1 Note: TEI cancellation can be performed by reading 1 from the TDRE flag in SSF

Rev. 5.00 Sep 14, 2006 page

REJ09

For details of clock source selection, see table 14.9.

Bit 1	Bit 0		
CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock/SCK pin functions as I/O
		Clocked synchronous mode	Internal clock/SCK pin functions as serio output
	1	Asynchronous mode	Internal clock/SCK pin functions as cloc
		Clocked synchronous mode	Internal clock/SCK pin functions as serio output
1	0	Asynchronous mode	External clock/SCK pin functions as clo
		Clocked synchronous mode	External clock/SCK pin functions as ser input
	1	Asynchronous mode	External clock/SCK pin functions as clo
		Clocked synchronous mode	External clock/SCK pin functions as ser input

Notes: 1. Initial value

- 2. Outputs a clock of the same frequency as the bit rate.
- 3. Inputs a clock with a frequency 16 times the bit rate.

### Serial Status Register (SSR) 14.2.7

Bit :	7	6	5	4	3	2	1	_
	TDRE	RDRF	ORER	FER	PER	TEND	MPB	
Initial value:	1	0	0	0	0	1	0	
R/W :	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	

Note: \* Only 0 can be written, to clear the flag.

Rev. 5.00 Sep 14, 2006 page 596 of 1060 REJ09B0331-0500

Bit 7—Transmit Data Register Empty (TDRE): Indicates that data has been transfer
TDR to TSR and the next serial data can be written to TDR.
Di+ 7

TDRE	Description
0	[Clearing conditions]
	<ul> <li>When 0 is written to TDRE after reading TDRE = 1</li> </ul>
	When the DMAC or DTC is activated by a TXI interrupt and write data
1	[Setting conditions]
	When the TE bit in SCR is 0
	When data in transferred from TDR to TSR and data can be written to
	when data in transferred from TDR to TSR and data can be write

Bit 6—R	eceive Data Register Full (RDRF): Indicates that the received data is store
Bit 6	
RDRF	 Description
0	[Clearing conditions]
	<ul> <li>When 0 is written to RDRF after reading RDRF = 1</li> </ul>

•	When 0 is written to RDRF after reading RDRF = 1
•	When the DMAC or DTC is activated by an RXI interrupt and read data
[S	etting condition]
W	hen serial reception ends normally and receive data is transferred from

Note: RDR and the RDRF flag are not affected and retain their previous values when detected during reception or when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, as

error will occur and the receive data will be lost.

Rev. 5.00 Sep 14, 2006 page

REJ09

### When the next serial reception is completed while RDRF = 1\*2

Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit cleared to 0.

2. The receive data prior to the overrun error is retained in RDR, and the data is subsequently is lost. Also, subsequent serial reception cannot be continued ORER flag is set to 1. In clocked synchronous mode, serial transmission car continued, either.

Bit 4—Framing Error (FER): Indicates that a framing error occurred during receptio asynchronous mode, causing abnormal termination.

## Bit 4 **FER**

0	[Clearing condition] (In
	When 0 is written to FER after reading FER = 1
1	[Setting condition]
	When the SCI checks whether the stop bit at the end of the receive data we reception ends, and the stop bit is $0^{*2}$
Note	<ol> <li>The FER flag is not affected and retains its previous state when the RE bit in cleared to 0.</li> </ol>
	2. In 2 stop bit made, only the first stop bit is absolved for a value of 0: the sace

Description

continued, either.

2. In 2-stop-bit mode, only the first stop bit is checked for a value of 0; the second is not checked. If a framing error occurs, the receive data is transferred to R RDRF flag is not set. Also, subsequent serial reception cannot be continued FER flag is set to 1. In clocked synchronous mode, serial transmission cann

	match the parity setting (even or odd) specified by the $O/\overline{E}$ bit in SMR*2
Notes: 1.	The PER flag is not affected and retains its previous state when the RE bit cleared to 0.

2. If a parity error occurs, the receive data is transferred to RDR but the RDR set. Also, subsequent serial reception cannot be continued while the PER f 1. In clocked synchronous mode, serial transmission cannot be continued,

Bit 2—Transmit End (TEND): Indicates that there is no valid data in TDR when the the transmit character is sent, and transmission has been ended.

The TEND flag is read-only and cannot be modified.

### Bit 2

TEND	Description
0	[Clearing conditions]
	<ul> <li>When 0 is written to TDRE after reading TDRE = 1</li> </ul>
	When the DMAC or DTC is activated by a TXI interrupt and write data
1	[Sotting conditional

•	when the DMAC of DTC
1 [S	etting conditions]

- [Setting conditions]
  - When the TE bit in SCR is 0

When TDRE = 1 at transmission of the last bit of a 1-byte serial transn

Rev. 5.00 Sep 14, 2006 page

REJ09

		·
1		[Setting condition]
		When data with a 1 multiprocessor bit is received
Note:	*	Retains its previous state when the RE bit in SCR is cleared to 0 with multiplication format.

multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to be the transmit data.

Bit 0—Multiprocessor Bit Transfer (MPBT): When transmission is performed using

The MPBT bit setting is invalid when multiprocessor format is not used, when not tran and in clocked synchronous mode.

## Dit 0

MPBT	Description
0	Data with a 0 multiprocessor bit is transmitted
1	Data with a 1 multiprocessor bit is transmitted

Rev. 5.00 Sep 14, 2006 page 600 of 1060 REJ09B0331-0500



generator operating clock selected by bits CKS1 and CKS0 in SMR.

BRR can be read or written to by the CPU at all times.

BRR is initialized to H'FF by a reset, and in standby mode or module stop mode.

As baud rate generator control is performed independently for each channel, different be set for each channel.

Table 14.3 shows sample BRR settings in asynchronous mode, and table 14.4 shows settings in clocked synchronous mode.

Table 14.3 BRR Settings for Various Bit Rates (Asynchronous Mode)

	φ = 2 MHz			ф	φ = 2.097152 MHz			$\phi = 2.4576$		φ:	
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	1	141	0.03	1	148	-0.04	1	174	-0.26	1	2
150	1	103	0.16	1	108	0.21	1	127	0.00	1	1
300	0	207	0.16	0	217	0.21	0	255	0.00	1	7
600	0	103	0.16	0	108	0.21	0	127	0.00	0	1
1200	0	51	0.16	0	54	-0.70	0	63	0.00	0	7
2400	0	25	0.16	0	26	1.14	0	31	0.00	0	3
4800	0	12	0.16	0	13	-2.48	0	15	0.00	0	1
9600	0	6	-6.99	0	6	-2.48	0	7	0.00	0	9
19200	0	2	8.51	0	2	13.78	0	3	0.00	0	4
31250	0	1	0.00	0	1	4.86	0	1	22.88	0	2
38400	0	1	-18.62	2.0	1	-14.67	. 0	1	0.00	0	1

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ0

600	1	77	0.16	1	79	0.00	1
1200	0	155	0.16	0	159	0.00	0
2400	0	77	0.16	0	79	0.00	0
4800	0	38	0.16	0	39	0.00	0
9600	0	19	-2.34	0	19	0.00	0
19200	0	9	-2.34	0	9	0.00	0
31250	0	5	0.00	0	5	2.40	0
38400	0	4	-2.34	0	4	0.00	0



Rev. 5.00 Sep 14, 2006 page 602 of 1060

**Bit Rate** 

(bit/s)

n

Ν

 $\phi = 6 \text{ MHz}$ 

0.00

0.00

0.00

0.00

0.00

-7.84

0.00

Error

-0.44 2

0.16

0.16

(%)

n

Ν

 $\phi = 6.144 \text{ MHz}$ 

0.16

0.16

0.16

0.16

-6.99

0.00

8.51

Error

(%)

0.08

0.00

0.00

n

Ν

 $\phi = 7.3728 \text{ MHz}$ 

0.00

0.00

0.00

0.00

0.00

-1.70 0

0.00

Error

-0.07 2

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

5.33

0.00

(%)

n

φ =

Ν

110	2	248	-0.17	3	64	0.70	3
150	2	181	0.16	2	191	0.00	2
300	2	90	0.16	2	95	0.00	2
600	1	181	0.16	1	191	0.00	1
1200	1	90	0.16	1	95	0.00	1
2400	0	181	0.16	0	191	0.00	0
4800	0	90	0.16	0	95	0.00	0
9600	0	45	-0.93	0	47	0.00	0
19200	0	22	-0.93	0	23	0.00	0
31250	0	13	0.00	0	14	-1.70	0
38400	0	10	3.57	0	11	0.00	0

**Bit Rate** 

(bit/s)

n

Ν

 $\phi = 14 \text{ MHz}$ 

0.00

0.00

0.00

0.00

0.00

-1.70 0

0.00

**Error** 

(%)

n

Ν

 $\phi = 14.7456 \text{ MHz}$ 

0.16

0.16

0.16

-1.36

1.73

0.00

1.73

Error

(%)

n

Ν

 $\phi = 16 \text{ MHz}$ 

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34 0

Error

(%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.00

0.16

n

REJ09

 $\phi = 17$ 

Rev. 5.00 Sep 14, 2006 page

1200	1	116	0.16	1	127	0.00	1	129	0.16
2400	0	233	0.16	0	255	0.00	1	64	0.16
4800	0	116	0.16	0	127	0.00	0	129	0.16
9600	0	58	-0.69	0	63	0.00	0	64	0.16
19200	0	28	1.02	0	31	0.00	0	32	-1.36
31250	0	17	0.00	0	19	-1.70	0	19	0.00
38400	0	14	-2.34	0	15	0.00	0	15	1.73

Rev. 5.00 Sep 14, 2006 page 604 of 1060 REJ09B0331-0500

10 k	0	49	0	99	0	199	0	249	1	99
25 k	0	19	0	39	0	79	0	99	0	159
50 k	0	9	0	19	0	39	0	49	0	79
100 k	0	4	0	9	0	19	0	24	0	39
250 k	0	1	0	3	0	7	0	9	0	15
500 k	0	0*	0	1	0	3	0	4	0	7
1 M			0	0*	0	1	_	_	0	3
2.5 M					_	_	0	0*	_	_
5 M									_	_

Legend:

2.5 k

5 k

Blank: Cannot be set.

Can be set, but there will be a degree of error.

\*: Continuous transfer is not possible.

Note: As far as possible, the setting should be made so that the error is no more than

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bit/s)

N: BRR setting for band rate generator  $(0 \le N \le 255)$ 

φ: Operating frequency (MHz)

n: Baud rate generator input clock (n = 0 to 3)

(See the table below for the relation between n and the clock.)

		SM	R Setting	
n	Clock	CKS1	CKS0	
0	ф	0	0	
1	φ/4	0	1	
2	ф/16	1	0	
3	φ/64	1	1	

The bit rate error in asynchronous mode is found from the following formula:

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

4.9152	153600	0
5	156250	0
6	187500	0
6.144	192000	0
7.3728	230400	0
8	250000	0
9.8304	307200	0
10	312500	0
12	375000	0
12.288	384000	0
14	437500	0
14.7456	460800	0
16	500000	0
17.2032	537600	0
18	562500	0
19.6608	614400	0
20	625000	0

2.7010

3.6864

Rev. 5.00 Sep 14, 2006 page REJ09

4	1.0000	62500
4.9152	1.2288	76800
5	1.2500	78125
6	1.5000	93750
6.144	1.5360	96000
7.3728	1.8432	115200
8	2.0000	125000
9.8304	2.4576	153600
10	2.5000	156250
12	3.0000	187500
12.288	3.0720	192000
14	3.5000	218750
14.7456	3.6864	230400
16	4.0000	250000
17.2032	4.3008	268800
18	4.5000	281250
19.6608	4.9152	307200
20	5.0000	312500

2.0000	2000000.0
2.3333	2333333.3
2.6667	2666666.7
3.0000	3000000.0
3.3333	3333333.3

mode 7-bit data, LSB-first or MSB-first can be selected regardless of the serial commu mode. The descriptions in this chapter refer to LSB-first transfer.

For details of the other bits in SCMR, see 15.2.1, Smart Card Mode Register (SCMR).

SCMR is initialized to H'F2 by a reset, and in standby mode or module stop mode.

Bits 7 to 4—Reserved: Read-only bits, always read as 1.

Bit 3—Smart Card Data Transfer Direction (SDIR): Selects the serial/parallel conv format. This bit is valid when 8-bit data is used as the transmit/receive format.

Bit 3	
SDIR	Description
0	TDR contents are transmitted LSB-first
	Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first
	Receive data is stored in RDR MSB-first

Bit 2—Smart Card Data Invert (SINV): When the smart card interface operates as a

SCI, 0 should be written in this bit.

**Bit 1—Reserved:** Read-only bit, always read as 1.

Bit 0—Smart Card Interface Mode Select (SMIF): When the smart card interface of normal SCI, 0 should be written in this bit.

Rev. 5.00 Sep 14, 2006 page 610 of 1060 REJ09B0331-0500

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the corresponding bit of bits MSTP7 to MSTP5 is set to 1, SCI operation stops the bus cycle and a transition is made to module stop mode. Registers cannot be read in module stop mode. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

Bit 7—Module Stop (MSTP7): Specifies the SCI channel 2 module stop mode.

## Bit 7

DIL 1	
MSTP7	Description
0	SCI channel 2 module stop mode cleared
1	SCI channel 2 module stop mode set

Bit 6—Module Stop (MSTP6): Specifies the SCI channel 1 module stop mode.

## Bit 6

MSTP6	Description			
0	SCI channel 1 module stop mode cleared			
1	SCI channel 1 module stop mode set			

Bit 5—Module Stop (MSTP5): Specifies the SCI channel 0 module stop mode.

## Bit 5

MSTP5	Description		
0	SCI channel 0 module stop mode cleared		
1	SCI channel 0 module stop mode set		

Selection of asynchronous or clocked synchronous mode and the transmission format is using SMR as shown in table 14.8. The SCI clock is determined by a combination of the in SMR and the CKE1 and CKE0 bits in SCR, as shown in table 14.9.

### **Asynchronous Mode**

- Data length: Choice of 7 or 8 bits
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bi combination of these parameters determines the transfer format and character length
- Detection of framing, parity, and overrun errors, and breaks, during reception
- Choice of internal or external clock as SCI clock source
- When internal clock is selected:

The SCI operates on the baud rate generator clock and a clock with the same fre the bit rate can be output

— When external clock is selected:

A clock with a frequency of 16 times the bit rate must be input (the on-chip bau generator is not used)

### **Clocked Synchronous Mode**

- Transfer format: Fixed 8-bit data
- Detection of overrun errors during reception
- Choice of internal or external clock as SCI clock source

— When internal clock is selected:

— When external clock is selected:

The on-chip baud rate generator is not used, and the SCI operates on the input s

The SCI operates on the baud rate generator clock and a serial clock is output of

Rev. 5.00 Sep 14, 2006 page 612 of 1060 REJ09B0331-0500

			-	•				
				1	<u> </u>			
	1		0	0	<u> </u>	7-bit data	_	No
				1				
			1	0	<u> </u>			Yes
				1				
	0	1	_	0	Asynchronous	8-bit data	Yes	No
			_	1	mode (multi- processor			
	1		_	0	format)	7-bit data	<del></del>	
			_	1				
1	_	_	_	_	Clocked synchronous mode	8-bit data	No	

Table 14.9 SMR and SCR Settings and SCI Clock Source Selection

SMR Bit 7 C/Ā	SCR Setting			SCI Transmit/Receive Cloc		
	Bit 1	Bit 0	_	Clock	SCK Pin Function	
	CKE1	1 CKE0		Source		
0 0	0	0	Asynchronous	Internal	SCI does not use SCK pin	
		1	mode —		Outputs clock with same frequente	
	1	0 1		External	Inputs clock with frequency of the bit rate	
1	0	0	Clocked	Internal	Outputs serial clock	
		1	synchronous mode			
	1	0	-mode	External	Inputs serial clock	
		1	_			

Rev. 5.00 Sep 14, 2006 page REJ09 that data can be read or written during transmission or reception, enabling continuous d transfer.

Figure 14.2 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the transmission line is usually held in the marl level). The SCI monitors the transmission line, and when it goes to the space state (low recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data first order), a parity bit (high or low level), and finally one or two stop bits (high level)

In asynchronous mode, the SCI performs synchronization at the falling edge of the star reception. The SCI samples the data on the 8th pulse of a clock with a frequency of 16 length of one bit, so that the transfer data is latched at the center of each bit.




Figure 14.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev. 5.00 Sep 14, 2006 page 614 of 1060 REJ09B0331-0500

0	0	0	1	S 8-bit data
0	1	0	0	S 8-bit data
0	1	0	1	S 8-bit data
1	0	0	0	S 7-bit data
1	0	0	1	S 7-bit data
1	1	0	0	S 7-bit data
1	1	0	1	S 7-bit data
0	_	1	0	S 8-bit data
0	_	1	1	S 8-bit data
1	_	1	0	S 7-bit data
				- 1
1	_	1	1	S 7-bit data

S

0

Legend: S : Start bit

0

0

MPB : Multiprocessor bit

STOP: Stop bit : Parity bit

Rev. 5.00 Sep 14, 2006 page REJ09

RENESAS

STOP

STOP STO

P STO

P STO

STOP

STOP STOP

STOP

STOP STO

MPB STC

MPB STC

MPB STOP

MPB STOP STO

8-bit data

When the SCI is operated on an internal clock, the clock can be output from the SCK p frequency of the clock output in this case is equal to the bit rate, and the phase is such t rising edge of the clock is in the middle of the transmit data, as shown in figure 14.3.




Figure 14.3 Relation between Output Clock and Transfer Data Phase (Asynchronous Mode)

### **Data Transfer Operations**

**SCI initialization (asynchronous mode):** Before transmitting and receiving data, you clear the TE and RE bits in SCR to 0, then initialize the SCI as described below.

When the operating mode, transfer format, etc., is changed, the TE and RE bits must be 0 before making the change using the following procedure. When the TE bit is cleared TDRE flag is set to 1 and TSR is initialized. Note that clearing the RE bit to 0 does not contents of the RDRF, PER, FER, and ORER flags, or the contents of RDR.

When an external clock is used the clock should not be stopped during operation, inclu initialization, since operation is uncertain.

Rev. 5.00 Sep 14, 2006 page 616 of 1060 REJ09B0331-0500




Figure 14.4 Sample SCI Initialization Flowchart

REJ09

Rev. 5.00 Sep 14, 2006 page




Figure 14.5 Sample Serial Transmission Flowchart

Rev. 5.00 Sep 14, 2006 page 618 of 1060 REJ09B0331-0500



[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Parity bit or multiprocessor bit:

One parity bit (even or odd parity), or one multiprocessor bit is output.

A format in which neither a parity bit nor a multiprocessor bit is output can als selected.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.

[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is se

If the TDRE flag is cleared to 0, the data is transferred from TDR to TSR, the stop

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

and then serial transmission of the next frame is started. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, a

"mark state" is entered in which 1 is output continuously. If the TEIE bit in SCR is this time, a TEI interrupt request is generated.





Figure 14.6 Example of Operation in Transmission in Asynchronous Mo (Example with 8-Bit Data, Parity, One Stop Bit)

Rev. 5.00 Sep 14, 2006 page 620 of 1060

REJ09B0331-0500



Rev. 5.00 Sep 14, 2006 page

REJ09




Figure 14.7 Sample Serial Reception Data Flowchart (cont)

Rev. 5.00 Sep 14, 2006 page 622 of 1060

REJ09B0331-0500

[a] Parity check:

The SCI checks whether the number of 1 bits in the receive data agrees with the (even or odd) set in the  $O/\overline{E}$  bit in SMR.

[b] Stop bit check:

The SCI checks whether the stop bit is 1.

If there are two stop bits, only the first is checked.

[c] Status check:

The SCI checks whether the RDRF flag is 0, indicating that the receive data catransferred from RSR to RDR.

If all the above checks are passed, the RDRF flag is set to 1, and the receive dain RDR.

If a receive error\* is detected in the error check, the operation is as shown in ta

Note: \* Subsequent receive operations cannot be performed when a receive error had so note that the RDRF flag is not set to 1 in reception, and so the error flocused to 0.

[4] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data f (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER, PER, or FER flag changes receive error interrupt (ERI) request is generated.

from the parity (even or odd) set from RSR to RE in SMR

Figure 14.8 shows an example of the operation for reception in asynchronous mode.




Figure 14.8 Example of SCI Operation in Reception (Example with 8-Bit Data, Parity, One Stop Bit)

Rev. 5.00 Sep 14, 2006 page 624 of 1060

REJ09B0331-0500



unique ID code.

The serial communication cycle consists of two component cycles: an ID transmission which specifies the receiving station, and a data transmission cycle. The multiprocess to differentiate between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants serial communication as data with a 1 multiprocessor bit added. It then sends transmit with a 0 multiprocessor bit added.

The receiving station skips the data until data with a 1 multiprocessor bit is sent.

When data with a 1 multiprocessor bit is received, the receiving station compares that own ID. The station whose ID matches then receives the data sent next. Stations whose not match continue to skip the data until data with a 1 multiprocessor bit is again receively, data communication is carried out among a number of processors.

Figure 14.9 shows an example of inter-processor communication using the multiprocessor

#### Data Transfer Format

There are four data transfer formats.

When the multiprocessor format is specified, the parity bit specification is invalid.

For details, see table 14.10.

Rev. 5.00 Sep 14, 2006 page REJ09





Figure 14.9 Example of Inter-Processor Communication Using Multiprocessor (Transmission of Data H'AA to Receiving Station A)

### **Data Transfer Operations**

**Multiprocessor serial data transmission:** Figure 14.10 shows a sample flowchart for multiprocessor serial data transmission.

The following procedure should be used for multiprocessor serial data transmission.

Rev. 5.00 Sep 14, 2006 page 626 of 1060 REJ09B0331-0500



MPBT bit in SSR to 0 or 1. Finally, clear the TDRE flag [3] Serial transmission continua procedure: To continue serial transmiss be sure to read 1 from the 7 flag to confirm that writing is

Read SSR and check that t TDRE flag is set to 1, then

transmit data to TDR. Set the

possible, then write data to and then clear the TDRE fla

data write:

Checking and clearing of TDRE flag is automatic who DMAC or DTC is activated transmit data empty interrup (TXI) request, and data is w to TDR.

- [4] Break output at the end of s transmission: To output a break in serial
  - transmission, set the port D 1, clear DR to 0, then clear TE bit in SCR to 0.

Rev. 5.00 Sep 14, 2006 page REJ09

The serial transmit data is sent from the TAD pin in the following order.

[a] Start bit:

One 0-bit is output.

[b] Transmit data:

8-bit or 7-bit data is output in LSB-first order.

[c] Multiprocessor bit

One multiprocessor bit (MPBT value) is output.

[d] Stop bit(s):

One or two 1-bits (stop bits) are output.

[e] Mark state:

1 is output continuously until the start bit that starts the next transmission is sen

[3] The SCI checks the TDRE flag at the timing for sending the stop bit.

If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, the stop bit i then serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the stop bit is sent, at mark state is entered in which 1 is output continuously. If the TEIE bit in SCR is set time, a transmission end interrupt (TEI) request is generated.

Rev. 5.00 Sep 14, 2006 page 628 of 1060

REJ09B0331-0500




Figure 14.11 Example of SCI Operation in Transmission (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Multiprocessor serial data reception: Figure 14.12 shows a sample flowchart for m serial reception.

The following procedure should be used for multiprocessor serial data reception.

Rev. 5.00 Sep 14, 2006 page

REJ09




Figure 14.12 Sample Multiprocessor Serial Reception Flowchart

Rev. 5.00 Sep 14, 2006 page 630 of 1060 REJ09B0331-0500






Figure 14.12 Sample Multiprocessor Serial Reception Flowchart (con

Figure 14.13 shows an example of SCI operation for multiprocessor format reception.

Rev. 5.00 Sep 14, 2006 page

REJ0




Figure 14.13 Example of SCI Operation in Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev. 5.00 Sep 14, 2006 page 632 of 1060 REJ09B0331-0500

Figure 14.14 shows the general format for clocked synchronous serial communication




Figure 14.14 Data Format in Synchronous Communication

In clocked synchronous serial communication, data on the transmission line is output falling edge of the serial clock to the next. Data confirmation is guaranteed at the risin the serial clock.

In clocked serial communication, one character consists of data output starting with the ending with the MSB. After the MSB is output, the transmission line holds the MSB is

In clocked synchronous mode, the SCI receives data in synchronization with the rising serial clock.

### **Data Transfer Format**

A fixed 8-bit data format is used.

No parity or multiprocessor bits are added.

Rev. 5.00 Sep 14, 2006 page

2006 page REJ09



performed the clock is fixed high. When only receive operations are performed, however serial clock is output until an overrun error occurs or the RE bit is cleared to 0. If you v perform receive operations in units of one character, you should select an external cloc clock source.

Rev. 5.00 Sep 14, 2006 page 634 of 1060

REJ09B0331-0500

Figure 14.15 shows a sample SCI initialization flowchart.




Figure 14.15 Sample SCI Initialization Flowchart

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 14.16 Sample Serial Transmission Flowchart

external clock has been specified, data is output synchronized with the input clock The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) and the MSB (bit 7).

[3] The SCI checks the TDRE flag at the timing for sending the MSB (bit 7). If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial to

of the next frame is started. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, the MSB (bit 7) is s

TxD pin maintains its state. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

[4] After completion of serial transmission, the SCK pin is fixed.

Figure 14.17 shows an example of SCI operation in transmission.

REJ09




Figure 14.17 Example of SCI Operation in Transmission

**Serial data reception (clocked synchronous mode):** Figure 14.18 shows a sample flo serial reception.


The following procedure should be used for serial data reception.

When changing the operating mode from asynchronous to clocked synchronous, be sur that the ORER, PER, and FER flags are all cleared to 0.

The RDRF flag will not be set if the FER or PER flag is set to 1, and neither transmit noperations will be possible.

Rev. 5.00 Sep 14, 2006 page 638 of 1060

REJ09B0331-0500



an RXI interrupt. [5] Serial reception continu procedure: To continue serial recep before the MSB (bit 7) of current frame is receive

reading the RDRF flag,

RDR, and clearing the F to 0. The RDRF flag is of

automatically when the DTC is activated by a re

data full interrupt (RXI) and the RDR value is re

REJ09

to 0. Transfer cannot be if the ORER flag is set to

Read SSR and check th

RDRF flag is set to 1, th the receive data in RDR clear the RDRF flag to 0

Transition of the RDRF 0 to 1 can also be identi

[4] SCI status check and re

data read:

Neither transmit nor receive operations can be performed subsequently when a recehas been found in the error check.

[3] If the RIE bit in SCR is set to 1 when the RDRF flag changes to 1, a receive data fu (RXI) request is generated.

Also, if the RIE bit in SCR is set to 1 when the ORER flag changes to 1, a receive einterrupt (ERI) request is generated.

Figure 14.19 shows an example of SCI operation in reception.




Figure 14.19 Example of SCI Operation in Reception

Simultaneous serial data transmission and reception (clocked synchronous mode): 14.20 shows a sample flowchart for simultaneous serial transmit and receive operations

The following procedure should be used for simultaneous serial data transmit and recei operations.

Rev. 5.00 Sep 14, 2006 page 640 of 1060 REJ09B0331-0500




Figure 14.20 Sample Flowchart of Simultaneous Serial Transmit and Receive

Rev. 5.00 Sep 14, 2006 page

REJ09

in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to perform data transfer. The TDRE flag is cleared to 0 automatically when data t performed by the DMAC or DTC. The DMAC and DTC cannot be activated by a TEI

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI inte activate the DMAC or DTC to perform data transfer. The RDRF flag is cleared to 0 aut when data transfer is performed by the DMAC or DTC. The DMAC and DTC cannot be by an ERI interrupt request.

Also note that the DMAC cannot be activated by an SCI channel 2 interrupt.

Rev. 5.00 Sep 14, 2006 page 642 of 1060

REJ09B0331-0500

request.

			(ORER, FER, or PER)	possible	possible	
		RXI	Interrupt due to receive data full state (RDRF)	Possible	Possible	
		TXI	Interrupt due to transmit data empty state (TDRE)	Possible	Possible	
		TEI	Interrupt due to transmission end (TEND)	Not possible	Not possible	
2		ERI	Interrupt due to receive error (ORER, FER, or PER)	Not possible	Not possible	
		RXI	Interrupt due to receive data full state (RDRF)	Possible	Not possible	
		TXI	Interrupt due to transmit data empty state (TDRE)	Possible	Not possible	
		TEI	Interrupt due to transmission end (TEND)	Not possible	Not possible	
Note:	*	This table shows the initial state immediately after a reset. Relative prioritie channels can be changed by means of the interrupt controller.				

state (TDRE)

(TEND)

Interrupt due to transmission end

Interrupt due to receive error

Not

Not

possible

Not possible

Not

TEI

ERI

1

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI inter-TXI interrupt are requested simultaneously, the TXI interrupt may be accepted first, v result that the TDRE and TEND flags are cleared. Note that the TEI interrupt will not in this case.

Data can be written to TDR regardless of the state of the TDRE flag. However, if new written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is before writing transmit data to TDR.

## **Operation when Multiple Receive Errors Occur Simultaneously**

If a number of receive errors occur at the same time, the state of the status flags in SSR shown in table 14.13. If there is an overrun error, data is not transferred from RSR to R the receive data is lost.

Pacaiva Data Transfor

Table 14.13 State of SSR Status Flags and Transfer of Receive Data

33K 318	atus ria	ys	Receive Data Transfer			
ORER	FER	PER	RSR to RDR	Receive Error Statu		
1	0	0	X	Overrun error		
0	1	0	0	Framing error		
0	0	1	0	Parity error		
1	1	0	X	Overrun error + frami		
1	0	1	X	Overrun error + parit		
0	1	1	0	Framing error + parit		
1	1	1	Х	Overrun error + fram parity error		
	0 0 0 1 1	ORER     FER       1     0       0     1       0     0       1     1       1     0	1 0 0 0 1 0 0 0 1 1 1 0 1 0 1	ORER         FER         PER         RSR to RDR           1         0         0         X           0         1         0         O           0         0         1         O           1         1         0         X           1         0         1         X		

Legend:

O: Receive data is transferred from RSR to RDR.

SSD Status Flags

X: Receive data is not transferred from RSR to RDR.

Rev. 5.00 Sep 14, 2006 page 644 of 1060 REJ09B0331-0500

### Sending a Break (Asynchronous Mode Only)

The TxD pin has a dual function as an I/O port whose direction (input or output) is de DR and DDR. This can be used to send a break.

Between serial transmission initialization and setting of the TE bit to 1, the mark state by the value of DR (the pin does not function as the TxD pin until the TE bit is set to Consequently, DDR and DR for the port corresponding to the TxD pin are first set to

To send a break during serial transmission, first clear DR to 0, then clear the TE bit to

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current

state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

# Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only

Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set

the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starti transmission.

Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to

# Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times

In reception, the SCI samples the falling edge of the start bit using the basic clock, and internal synchronization. Receive data is latched internally at the rising edge of the 8th

basic clock. This is illustrated in figure 14.21.

rate.

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 14.21 Receive Data Sampling Timing in Asynchronous Mode

Thus the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\% \dots Form$$

Where M: Reception margin (%)

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0 to 1.0) L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), a reception margin of 46.875% is

When D = 0.5 and F = 0,

formula (2) below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100\%$$
$$= 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allow system design.

Rev. 5.00 Sep 14, 2006 page 646 of 1060

REJ09B0331-0500

RENESAS

. . . . . . . For




Figure 14.22 Example of Clocked Synchronous Transmission by DT

Rev. 5.00 Sep 14, 2006 page 648 of 1060 REJ09B0331-0500

carried out by means of a register setting.

### 15.1.1 Features

Features of the Smart Card interface supported by the H8S/2655 Group are as follows

- Asynchronous mode
  - Data length: 8 bits
  - Parity bit generation and checking
  - Transmission of error signal (parity error) in receive mode
  - Error signal detection and automatic data retransmission in transmit mode
  - Direct convention and inverse convention both supported
- On-chip baud rate generator allows any bit rate to be selected
- Three interrupt sources
  - Three interrupt sources (transmit data empty, receive data full, and transmit/receive data full, and transmit/receive data full interrupt can activate the transmit data empty interrupt and receive data full interrupt can activate the
  - The transmit data empty interrupt and receive data full interrupt can activate the controller (DMAC) or data transfer controller (DTC) to execute data transfer




Figure 15.1 Block Diagram of Smart Card Interface

Rev. 5.00 Sep 14, 2006 page 650 of 1060 REJ09B0331-0500

1	Serial clock pin 1	SCK₁	I/O	SCI1 clock input/output		
	Receive data pin 1	RxD₁	Input	SCI1 receive data input		
	Transmit data pin 1	TxD <sub>1</sub>	Output	SCI1 transmit data outpu		
2	Serial clock pin 2	SCK <sub>2</sub>	I/O	SCI2 clock input/output		
	Receive data pin 2	$RxD_2$	Input	SCI2 receive data input		
	Transmit data pin 2	TxD <sub>2</sub>	Output	SCI2 transmit data outpu		

TxD<sub>0</sub>

Output

SCI0 transmit data outpu

Transmit data pin 0

		-					
1		Serial mode register 1	SMR1	R/W			
		Bit rate register 1	BRR1	R/W			
		Serial control register 1	SCR1	R/W			
		Transmit data register 1	TDR1	R/W			
		Serial status register 1	SSR1	R/(W)*2			
		Receive data register 1	RDR1	R			
		Smart card mode register 1	SCMR1	R/W			
2		Serial mode register 2	SMR2	R/W			
		Bit rate register 2	BRR2	R/W			
		Serial control register 2	SCR2	R/W			
		Transmit data register 2	TDR2	R/W			
		Serial status register 2	SSR2	R/(W)*2			
		Receive data register 2	RDR2	R			
		Smart card mode register 2	SCMR2	R/W			
All		Module stop control register	MSTPCR	R/W			
Notes:	1.	Lower 16 bits of the address					
	2.	Can only be written with 0 for flag clearing.					

Serial mode register 0

Serial control register 0

Transmit data register 0

Serial status register 0

Receive data register 0

Smart card mode

register 0

Bit rate register 0

0

SMR0

BRR0

SCR0

TDR0

SSR0

RDR0

SCMR0

R/W

R/W

R/W

R/W

R

R/W

R/(W)\*2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'00 H'FF

H'00

H'FF

H'84

H'00

H'F2

H'00

H'FF

H'00

H'FF

H'84

H'00

H'F2

H'3FFF

RENESAS

Η

H

Η Η

H

H'

Η

H

H

H'

H'

H

H

H

H

H

H

Η

H

H

H

H'

Rev. 5.00 Sep 14, 2006 page 652 of 1060 REJ09B0331-0500

	_	_	_	_	SDIR	SINV	_
Initial value:	1	1	1	1	0	0	1
R/W :	_	_	_	_	R/W	R/W	_

SCMR is an 8-bit readable/writable register that selects the Smart Card interface func

SCMR is initialized to H'F2 by a reset, and in standby mode or module stop mode.

**Bits 7 to 4—Reserved:** Read-only bits, always read as 1.

**Bit 3—Smart Card Data Transfer Direction (SDIR):** Selects the serial/parallel conformat.

### Bi

Bit 3	
SDIR	Description
0	TDR contents are transmitted LSB-first
	Receive data is stored in RDR LSB-first
1	TDR contents are transmitted MSB-first
	Receive data is stored in RDR MSB-first

	Receive data is stored as it is in RDR
1	TDR contents are inverted before being transmitted
	Receive data is stored in inverted form in RDR

# **Bit 1—Reserved:** Read-only bit, always read as 1.

**Bit 0—Smart Card Interface Mode Select (SMIF):** Enables or disables the Smart Card function.

# Bit 0

SMIF	 Description	
0	Smart Card interface function is disabled	(
1	Smart Card interface function is enabled	

# 15.2.2 Serial Status Register (SSR)

Bit	:	7	6	5	4	3	2	1
		TDRE	RDRF	ORER	ERS	PER	TEND	MPB
Initial value	:	1	0	0	0	0	1	0
R/W	:	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R

Note: \* Only 0 can be written to bits 7 to 3, to clear these flags.

conditions for bit 2, TEND, are also different. **Bits 7 to 5**—Operate in the same way as for the normal SCI. For details, see section 14

Bit 4 of SSR has a different function in Smart Card interface mode. Coupled with this,

RENESAS

Status Register (SSR).

1	[Setting condition]
	When the low level of the error signal is sampled
Note:	Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its patate.
	to 0—Operate in the same way as for the normal SCI. For details, see section 1
	Register (SSR).
Howe	ver, the setting conditions for the TEND bit, are as shown below.
Howe Bit 2	

When 0 is written to ERS after reading ERS = 1

TEND	Description
0	[Clearing conditions]
	<ul> <li>When 0 is written to TDRE after reading TDRE = 1</li> </ul>
	<ul> <li>When data is written to TDR by the DMAC or DTC</li> </ul>
1	[Setting conditions]
	<ul> <li>Upon reset, and in standby mode or module stop mode</li> </ul>
	When the TE bit in SCR is 0 and the ERS bit is also 0

1-byte serial character

Note: etu: Elementary Time Unit (time for transfer of 1 bit)

• When TDRE = 1 and ERS = 0 (normal transmission) 2.5 etu after trans

Note: \* When the smart card interface is used, be sure to make the 0 or 1 setting she bits 6, 5, 3, and 2.

The function of bit 7 of SMR changes in smart card interface mode.

Bit 7—GSM Mode (GM): Sets the smart card interface function to GSM mode.

This bit is cleared to 0 when the normal smart card interface is used. In GSM mode, thi to 1, the timing of setting of the TEND flag that indicates transmission completion is at and clock output control mode addition is performed. The contents of the clock output mode addition are specified by bits 1 and 0 of the serial control register (SCR).

Bit 7

DIC 1		
GM	Description	
0	Normal smart card interface mode operation	(
	<ul> <li>TEND flag generation 12.5 etu after beginning of start bit</li> </ul>	
	<ul> <li>Clock output ON/OFF control only</li> </ul>	
1	GSM mode smart card interface mode operation	
	TEND flag generation 11.0 etu after beginning of start bit	

Bits 6 to 0—Operate in the same way as for the normal SCI. For details, see section 14

High/low fixing control possible in addition to clock output ON/OFF cont

SCR)

Note: etu: Elementary time unit (time for transfer of 1 bit)

Rev. 5.00 Sep 14, 2006 page 656 of 1060

REJ09B0331-0500

Mode Register (SMR).



mode register (SMR) is set to 1.

**Bits 7 to 2**—Operate in the same way as for the normal SCI. For details, see section 1 Control Register (SCR).

**Bits 1 and 0—Clock Enable 1 and 0 (CKE1, CKE0):** These bits are used to select the source and enable or disable clock output from the SCK pin.

In smart card interface mode, in addition to the normal switching between clock output and disabling, the clock output can be specified as to be fixed high or low.

SCMR	SMR	SCR S	Setting	SCK Pin Function
SMIF	C/A, GM	CKE1	CKE0	3CK FIII FUIICIIOII
0				See the SCI
1	0	0	0	Operates as port I/O pin
1	0	0	1	Outputs clock as SCK output pin
1	1	0	0	Operates as SCK output pin, with output
1	1	0	1	Outputs clock as SCK output pin
1	1	1	0	Operates as SCK output pin, with output
1	1	1	1	Outputs clock as SCK output pin

# Figure 15.2 Clock Output Waveform Control

# 15.3 Operation

#### 15.3.1 Overview

The main functions of the Smart Card interface are as follows.

- One frame consists of 8-bit data plus a parity bit.
- In transmission, a guard time of at least 2 etu (Elementary Time Unit: the time for t one bit) is left between the end of the parity bit and the start of the next frame.
- If a parity error is detected during reception, a low error signal level is output for or period, 10.5 etu after the start bit.
- If the error signal is sampled during transmission, the same data is transmitted autorafter the elapse of 2 etu or longer.
- Only asynchronous communication is supported; there is no clocked synchronous communication function.

Rev. 5.00 Sep 14, 2006 page 658 of 1060

REJ09B0331-0500

input to the CLK pin of the IC card. No connection is needed if the IC card uses an in

LSI port output is used as the reset signal.

Other pins must normally be connected to the power supply or ground.




Figure 15.3 Schematic Diagram of Smart Card Interface Pin Connecti

Note: If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out.

REJ09




Figure 15.4 Smart Card Interface Data Format

The operation sequence is as follows.

- [1] When the data line is not in use it is in the high-impedance state, and is fixed high vup resistor.
- [2] The transmitting station starts transfer of one frame of data. The data frame starts w bit (Ds, low-level), followed by 8 data bits (D0 to D7) and a parity bit (Dp).
- [3] With the Smart Card interface, the data line then returns to the high-impedance state line is pulled high with a pull-up resistor.

Rev. 5.00 Sep 14, 2006 page 660 of 1060 REJ09B0331-0500

[5] If the transmitting station does not receive an error signal, it proceeds to transmit t frame.

If it does receive an error signal, however, it returns to step [2] and retransmits the data.

# 15.3.4 Register Settings

Table 15.3 shows a bit map of the registers used by the smart card interface.

Bits indicated as 0 or 1 must be set to the value shown. The setting of other bits is des below.

**Table 15.3** Smart Card Interface Register Settings

	Bit						
Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
SMR	GM	0	1	O/Ē	1	0	CKS1
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
SCR	TIE	RIE	TE	RE	0	0	CKE1
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
SSR	TDRE	RDRF	ORER	ERS	PER	TEND	0
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
SCMR	_	_	_	_	SDIR	SINV	_

Legend:

—: Unused bit.

Rev. 5.00 Sep 14, 2006 page

REJ09

#### DKK Setting

BRR is used to set the bit rate. See section 15.3.5, Clock, for the method of calculating to be set.

## **SCR Setting**

The function of the TIE, RIE, TE, and RE bits is the same as for the normal SCI. For desection 14, Serial Communication Interface (SCI).


Bits CKE1 and CKE0 specify the clock output. When the GM bit in SMR is cleared to bits to B'00 if a clock is not to be output, or to B'01 if a clock is to be output. When the SMR is set to 1, clock output is performed. The clock output can also be fixed high or large to the clock output can also be clock output can also be clock output can also be clock output.

Rev. 5.00 Sep 14, 2006 page 662 of 1060

REJ09B0331-0500

Examples of register settings and the waveform of the start character are shown below types of IC card (direct convention and inverse convention).


• Direct convention (SDIR = SINV =  $O/\overline{E} = 0$ )



With the direct convention type, the logic 1 level corresponds to state Z and the lo state A, and transfer is performed in LSB-first order. The start character data above

The parity bit is 1 since even parity is stipulated for the Smart Card.

• Inverse convention (SDIR = SINV =  $O/\overline{E} = 1$ )



With the inverse convention type, the logic 1 level corresponds to state A and the to state Z, and transfer is performed in MSB-first order. The start character data about the start data about

The parity bit is 0, corresponding to state Z, since even parity is stipulated for the

With the H8S/2655 Group, inversion specified by the SINV bit applies only to the D7 to D0. For parity bit inversion, the  $O/\overline{E}$  bit in SMR is set to odd parity mode (that applies to both transmission and reception).

$$B = \frac{\phi}{1488 \times 2^{2n-1} \times (N+1)} \times 10^6$$

Where:  $N = Value set in BRR (0 \le N \le 255)$ 

B = Bit rate (bit/s)

 $\phi$  = Operating frequency (MHz)

n = See table 15.4

Table 15.4 Correspondence between n and CKS1, CKS0

n	CKS1	CKS0
0	0	0
1	<del>-</del>	1
2	1	0
3	<del>-</del>	1

Table 15.5 Examples of Bit Rate B (bit/s) for Various BRR Settings (When n = 0

φ (MHz)						
10.00	10.714	13.00	14.285	16.00	1	
13441	14400	17473	19200	21505	2	
6720	7200	8737	9600	10753	1	
4480	4800	5824	6400	7168	8	
	13441 6720	13441 14400 6720 7200	10.00     10.714     13.00       13441     14400     17473       6720     7200     8737	13441 14400 17473 19200 6720 7200 8737 9600	10.00         10.714         13.00         14.285         16.00           13441         14400         17473         19200         21505           6720         7200         8737         9600         10753	

Note: Bit rates are rounded to the nearest whole number.

Rev. 5.00 Sep 14, 2006 page 664 of 1060

REJ09B0331-0500

	Maximum Bit Rate at Various Frequence		
φ (MHz)	Maximum Bit Rate (bit/s)	N	n
7.1424	9600	0	0
10.00	13441	0	0
10.7136	14400	0	0
13.00	17473	0	0
14.2848	19200	0	0
16.00	21505	0	0
18.00	24194	0	0

10.7136

Error

Ν

1 25 φ (MHz)

Error

8.99

14.2848

1

0

**Error** 

0.00

16.00

**Error** 

12.01

0

N

1

13.00

1

The bit rate error is given by the following formula:

26882

7.1424

0

Error

0.00

bit/s

9600

20.00

10.00

Error

Ν

1 30

Error (%) = 
$$\left(\frac{\phi}{1488 \times 2^{2n-1} \times B \times (N+1)} \times 10^6 - 1\right) \times 100$$

Rev. 5.00 Sep 14, 2006 page

REJ09

- [2] Clear the error flags ERS, PER, and ORER in SSR to 0.
- [3] Set the  $O/\overline{E}$  bit and CKS1 and CKS0 bits in SMR. Clear the  $C/\overline{A}$ , CHR, and MP bit set the STOP and PE bits to 1.
- [4] Set the SMIF, SDIR, and SINV bits in SCMR.

When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports and are placed in the high-impedance state.

- [5] Set the value corresponding to the bit rate in BRR.
- [6] Set the CKE0 bit in SCR. Clear the TIE, RIE, TE, RE, MPIE, TEIE and CKE1 bits If the CKE0 bit is set to 1, the clock is output from the SCK pin.
- [7] Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do no bit and RE bit at the same time, except for self-diagnosis.

Rev. 5.00 Sep 14, 2006 page 666 of 1060 REJ09B0331-0500

- [3] Repeat steps [2] and [3] until it can be confirmed that the TEND flag in SSR is set
  - [4] Write the transmit data to TDR, clear the TDRE flag to 0, and perform the transmit The TEND flag is cleared to 0.
  - [5] When transmitting data continuously, go back to step [2].
  - [6] To end transmission, clear the TE bit to 0.

With the above processing, interrupt servicing or data transfer by the DMAC or DTC

If transmission ends and the TEND flag is set to 1 while the TIE bit is set to 1 and into requests are enabled, a transmit data empty interrupt (TXI) request will be generated. occurs in transmission and the ERS flag is set to 1 while the RIE bit is set to 1 and int requests are enabled, a transfer error interrupt (ERI) request will be generated.

The timing for setting the TEND flag depends on the value of the GM bit in SMR. Th set timing is shown in figure 15.5.




Figure 15.5 TEND Flag Set Timing

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 15.6 Example of Transmission Processing Flow

Rev. 5.00 Sep 14, 2006 page 668 of 1060

REJ09B0331-0500



- [3] Repeat steps [2] and [3] until it can be confirmed that the RDRF flag is set to 1.
- [4] Read the receive data from RDR.
- [5] When receiving data continuously, clear the RDRF flag to 0 and go back to step [2]
- [6] To end reception, clear the RE bit to 0.




Figure 15.7 Example of Reception Processing Flow

Rev. 5.00 Sep 14, 2006 page REJ0

For details, see Interrupt Operation and Data Transfer Operation by DMAC or DTC be

If a parity error occurs during reception and the PER is set to 1, the received data is stil transferred to RDR, and therefore this data can be read.

#### **Mode Switching Operation**

When switching from receive mode to transmit mode, first confirm that the receive operation been completed, then start from initialization, clearing RE bit to 0 and setting TE bit to RDRF flag or the PER and ORER flags can be used to check that the receive operation completed.

When switching from transmit mode to receive mode, first confirm that the transmit op been completed, then start from initialization, clearing TE bit to 0 and setting RE bit to TEND flag can be used to check that the transmit operation has been completed.

#### **Fixing Clock Output Level**

When the GSM bit in SMR is set to 1, the clock output level can be fixed with bits CK CKE0 in SCR. At this time, the minimum clock pulse width can be made the specified

Figure 15.8 shows the timing for fixing the clock output level. In this example, GSM is CKE1 is cleared to 0, and the CKE0 bit is controlled.

Rev. 5.00 Sep 14, 2006 page 670 of 1060

REJ09B0331-0500



#### Figure 15.8 Timing for Fixing Clock Output Level

#### **Interrupt Operation**

There are three interrupt sources in smart card interface mode: transmit data empty in requests, transfer error interrupt (ERI) requests, and receive data full interrupt (RXI) retransmit end interrupt (TEI) request is not used in this mode.

When the TEND flag in SSR is set to 1, a TXI interrupt request is generated.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated.

When any of flags ORER, PER, and ERS in SSR is set to 1, an ERI interrupt request in The relationship between the operating states and interrupt sources is shown in table 1

Table 15.8 Smart Card Mode Operating States and Interrupt Sources

Operating State		Flag	Enable Bit	Interrupt Source	DMAC Activation	D A
Transmit Mode	Normal operation	TEND	TIE	TXI	Possible	Р
	Error	ERS	RIE	ERI	Not possible	Ν
Receive Mode	Normal operation	RDRF	RIE	RXI	Possible	Р
	Error	PER, ORER	RIE	ERI	Not possible	N

2-1--

Rev. 5.00 Sep 14, 2006 page REJ09



not activated. Thus, the number of bytes specified by the SCI and DMAC are transmitt automatically even in retransmission following an error. However, the ERS flag is not automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so ERI request will be generated in the event of an error, and the ERS flag will be cleared

When performing transfer using the DMAC or DTC, it is essential to set and enable the DTC before carrying out SCI setting. For details of the DMAC and DTC setting proced section 7, DMA Controller, and section 8, Data Transfer Controller.

In a receive operation, an RXI interrupt request is generated when the RDRF flag in SS 1. If the RXI request is designated beforehand as a DMAC or DTC activation source, the or DTC will be activated by the RXI request, and transfer of the receive data will be ca The RDRF flag is cleared to 0 automatically when data transfer is performed by the DN DTC. If an error occurs, an error flag is set but the RDRF flag is not. For this reason, the or DTC is not activated, but instead, an ERI interrupt request is sent to the CPU. There

Rev. 5.00 Sep 14, 2006 page 672 of 1060 REJ09B0331-0500

error flag should be cleared.

- [1] Set DR and DDR of the I/O port corresponding to the serial clock to the value for output state in software standby mode.
- [2] Write 0 to the TE bit and RE bit in SCR to halt transmit/receive operation. At the set the CKE1 bit to the value for the fixed output state in software standby mode.
- [3] Write 0 to the CKE0 bit in SCR to halt the clock.
- [4] Wait for one serial clock period. During this interval, serial clock output is fixed a specified level, with the pulse width maintained. [5] Write H'00 to SMR and SCMR.
- [6] Make the transition to software standby mode.

# (2) Exiting software standby mode

- [7] Exit software standby mode by means of an external interrupt.
- [8] Set the CKE1 bit in SCR to the value for the fixed output state (corresponding I/O software standby mode.
- [9] Set smart card interface mode and output the clock. The clock is output with the sp pulse width.




Figure 15.9 Entering and Exiting Software Standby Mode

[4] Set the CKEO bit in SCR to 1 to start the serial clock output.

# 15.4 Usage Notes

The following points should be noted when using the SCI as a Smart Card interface.

# Receive Data Sampling Timing and Reception Margin in Smart Card Interface M

In Smart Card Interface mode, the SCI operates on a basic clock with a frequency of 37 the transfer rate.

In reception, the SCI samples the falling edge of the start bit using the basic clock, and internal synchronization. Receive data is latched internally at the rising edge of the 186 the basic clock. This is illustrated in figure 15.10.

Rev. 5.00 Sep 14, 2006 page 674 of 1060

REJ09B0331-0500




Figure 15.10 Receive Data Sampling Timing in Smart Card Mode

Thus the reception margin in asynchronous mode is given by the following formula.

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

Where M: Reception margin (%)

N: Ratio of bit rate to clock (N = 372)

D: Clock duty (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F=0 and D=0.5 in the above formula, the reception margin for follows.

When D = 0.5 and F = 0,

$$M = (0.5 - 1/2 \times 372) \times 100\%$$
$$= 49.866\%$$

automatically set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrup generated. The PER bit in SSR should be kept cleared to 0 until the next parity bit i

- [2] The RDRF bit in SSR is not set for a frame in which an error has occurred.
- [3] If no error is found when the received parity bit is checked, the PER bit in SSR is n

[4] If no error is found when the received parity bit is checked, the receive operation is

- have been completed normally, and the RDRF flag in SSR is automatically set to 1 bit in SCR is enabled at this time, an RXI interrupt request is generated.

  If DMAC or DTC data transfer by an RXI source is enabled, the contents of RDR cautomatically. When the RDR data is read by the DMAC or DTC, the RDRF flag is
- [5] When a normal frame is received, the pin retains the high-impedance state at the tine error signal transmission.




Figure 15.11 Retransfer Operation in SCI Receive Mode

automatically cleared to 0.

is received.

- [8] If an error signal is not sent back from the receiving end, the ERS bit in SSR is no
- [9] If an error signal is not sent back from the receiving end, transmission of one fram a retransfer, is judged to have been completed, and the TEND bit in SSR is set to bit in SCR is enabled at this time, a TXI interrupt request is generated.

If data transfer by the DMAC or DTC by means of the TXI source is enabled, the be written to TDR automatically. When data is written to TDR by the DMAC or DTDRE bit is automatically cleared to 0.




Figure 15.12 Retransfer Operation in SCI Transmit Mode

Rev. 5.00 Sep 14, 2006 page 678 of 1060 REJ09B0331-0500

A/D converter features are listed below.

- 10-bit resolution
- Eight input channels
- Settable analog conversion voltage range
  - Conversion of analog voltages from 0 V to  $V_{ref}$ , with the reference voltage pin analog reference voltage
- High-speed conversion
  - Minimum conversion time: 2.2 µs per channel (at 20-MHz operation)

1.0 µs per channel in continuous conversion

- Variety of conversion modes
  - Choice of select mode or group mode
  - Choice of single mode or scan mode
  - Buffer operation possible
  - Simultaneous 2-channel sampling possible
- Three kinds of conversion start
- Eight data registers
- Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- A/D conversion end interrupt generation
  - A/D conversion end interrupt (ADI) request can be generated at the end of A/I

— Choice of software or timer conversion start trigger (TPU or 8-bit timer), or  $\overline{A}$ 




Figure 16.1 Block Diagram of A/D Converter

# 16.1.3 Pin Configuration

Table 16.1 summarizes the input pins used by the A/D converter.

The  $AV_{\rm CC}$  and  $AV_{\rm ss}$  pins are the power supply pins for the analog block in the A/D con  $V_{\rm ref}$  pin is the A/D conversion reference voltage pin.

Rev. 5.00 Sep 14, 2006 page 680 of 1060

REJ09B0331-0500



Analog input 4	$AN_{\scriptscriptstyle{4}}$	Input	Analog input channel 4				
Analog input 5	AN <sub>5</sub>	Input	Analog input channel 5				
Analog input 6	AN <sub>6</sub>	Input	Analog input channel 6				
Analog input 7	AN <sub>7</sub>	Input	Analog input channel 7				
A/D external trigger input	ADTRG	Input	External trigger for starting A/D				
16.1.4 Register Configu	16.1.4 Register Configuration						

AN,

AN<sub>a</sub>

AN<sub>2</sub>

Input

Input

Input

**Abbreviation** 

**ADDRA** 

**ADDRB** 

**ADDRC** 

**ADDRD** 

**ADDRE** 

ADDRF

R/W

R

R

R

R

R

R

R

R

R/(W)\*2

Analog input channel 1

Analog input channel 2

Analog input channel 3

# 16.1.4

Analog input 1

Analog input 2

Analog input 3

Name

A/D data register A

A/D data register B

A/D data register C

A/D data register D

A/D data register E

A/D data register F

Table 16.2 summarizes the registers of the A/D converter.

### Table 16.2 A/D Converter Registers

A/D data register G	ADDRG
A/D data register H	ADDRH
A/D control/status register	ADCSR
A/D control register	ADCR

Module stop control register

R/W **MSTPCR** R/W

**Initial Value** 

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

H'00

H'00

H'3FFF

ŀ

ŀ

ŀ

ŀ

ŀ

ŀ ŀ

ŀ

ŀ

ŀ

ŀ

Notes: 1. Lower 16 bits of the address.

2. Bit 7 can only be written with 0 for flag clearing.

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09 There are eight 16-bit read-only ADDR registers, ADDRA to ADDRH, used to store the A/D conversion.

The 10-bit data resulting from A/D conversion is transferred to the ADDR register for on which conversion was performed, and stored there. The lower 8 bits of the converte transferred to the lower byte (bits 7 to 0) of ADDR, and the upper 2 bits are transferred upper byte (bits 9 and 8). Bits 15 to 10 are always read as 0.

Byte or word length can be selected for data reads. In a byte data read, the upper 8 bits converted data are transferred. Buffer operation is also possible by using ADDRA to A combination.

The correspondence between the analog input channels and ADDR registers is shown in 16.3.

The ADDR registers are initialized to H'0000 by a reset, and in hardware standby mode

Table 16.3 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel	A/D Data Register		
AN <sub>o</sub>	ADDRA*		
AN <sub>1</sub>	ADDRB*		
AN <sub>2</sub>	ADDRC*		
AN <sub>3</sub>	ADDRD*		
AN <sub>4</sub>	ADDRE		
AN <sub>5</sub>	ADDRF		
AN <sub>6</sub>	ADDRG		
AN <sub>7</sub>	ADDRH		
Note: * Except when buffer on	eration is used		

Note: \* Except when buffer operation is use

Rev. 5.00 Sep 14, 2006 page 682 of 1060

REJ09B0331-0500

ADCSR is an 8-bit readable/writable register that controls A/D conversion operations the status of the operation.

ADCSR is initialized to H'00 by a reset, and in hardware standby mode.

Bit 7—A/D End Flag (ADF): Status flag that indicates the end of A/D conversion.

Bit 7	
ADF	Description
0	[Clearing conditions]
	<ul> <li>When 0 is written to the ADF flag after reading ADF = 1</li> </ul>
	<ul> <li>When the DTC or DMAC is activated by an ADI interrupt and the pre- register is read</li> </ul>
1	[Setting conditions]
	<ul> <li>Single mode: When conversion ends for all specified channels, and conversion ends*</li> </ul>

Scan mode: When one round of conversion has been performed on all channels

The buffer apparation the ADE flore is not set until completion of the appairing of the apparation.

Note: \* In buffer operation, the ADF flag is not set until completion of the specified operation.

A/D conversion end interrupt (ADI) request enabled

Bit 5—A/D Start (ADST): Selects starting or stopping on A/D conversion. Holds a va during A/D conversion.

The ADST bit can be set to 1 by software, a timer conversion start trigger, or the A/D e trigger input pin (ADTRG).

# Bit 5

ADST	Description			
0	A/D convers	on stopped (In		
	J	ode: A/D conversion is started. Cleared to 0 automatically whe on on the specified channel ends		
		de: A/D conversion is started. Conversion continues until ADS of by software		

Bit 4—Clock Select (CKS): Sets the A/D conversion time. Set the CKS bit according operating frequency so that the conversion time is at least 2 µs.

Only change the conversion time while conversion is stopped.

Description
Conversion time = 24 states (A/D converter reference clock = φ)
Conversion time = 44 states (A/D converter reference clock = φ/2)



Group mode

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): Together with the GRP bit, these the analog input channel(s).

Only set the input channel while conversion is stopped.

Bit 2	Bit 1	Bit 0	Description			
CH2	CH1	CH0	Select Mode (GRP = 0)		Group Mode (GRP	
0	0	0	AN <sub>o</sub> (In	nitial value)	AN <sub>o</sub>	
		1	AN <sub>1</sub>		AN <sub>o</sub> to AN <sub>1</sub>	
	1	0	AN <sub>2</sub>		AN <sub>0</sub> to AN <sub>2</sub>	
		1	AN <sub>3</sub>		AN <sub>0</sub> to AN <sub>3</sub>	
1	0	0	AN <sub>4</sub>		AN <sub>0</sub> to AN <sub>4</sub>	
		1	AN <sub>5</sub>		AN <sub>0</sub> to AN <sub>5</sub>	
	1	0	AN <sub>6</sub>		AN <sub>o</sub> to AN <sub>6</sub>	
		1	AN <sub>7</sub>		AN <sub>0</sub> to AN <sub>7</sub>	

#### 16.2.3 A/D Control Register (ADCR)

Bit	:	7	6	5	4	3	2	1
		_	PWR	TRGS1	TRGS0	SCAN	DSMP	BUFE1
Initial valu	e :	0	0	0	0	0	0	0
R/W	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

ADCR is an 8-bit readable/writable register that controls A/D conversion operations.

ADCR is initialized to H'00 by a reset, and in hardware standby mode.

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09

0	Low-power conversion mode
1	High-speed start mode
Bits 5	and 4—Timer Trigger Select 1 and 0 (TRGS1, TRGS0): These bits select en

Bits 5 and 4—Timer Trigger Select 1 and 0 (TRGS1, TRGS0): These bits select en disabling of A/D conversion start by a trigger signal.

Only set bits TRGS1 and TRGS0 while conversion is stopped.

TRGS1	TRGS0	Description
0	0	A/D conversion start by software is enabled (
	1	A/D conversion start by TPU conversion start trigger is enabled
1	0	A/D conversion start by 8-bit timer conversion start trigger is er
	1	A/D conversion start by external trigger pin (ADTRG) is enable

Bit 3—Scan Mode (SCAN): Selects single mode or scan mode as the A/D conversion

mode. For operation in single mode and scan mode, see section 16.4, Operation.

Only set the SCAN bit while conversion is stopped.

#### Rit 3

**PWR** 

Bit 5

Description

Bit 4

DIL 3		
SCAN	Description	
0	Single mode	(1)
1	Scan mode	

Rev. 5.00 Sep 14, 2006 page 686 of 1060 REJ09B0331-0500

U	Normal sampling operation
1	Simultaneous sampling operation

Operation.

**Bits 1 and 0—Buffer Enable 1 and 0 (BUFE1, BUFE0):** These bits specify whether registers ADDRB to ADDRD are to be used as buffer registers.

Only set the BUFE1 and BUFE0 bits while conversion is stopped.

Bit 1	Bit 0	
BUFE1	BUFE0	Description
0	0	Normal operation
	1	ADDRA and ADDRB are used for buffer operation (conversior result $\to$ ADDRA $\to$ ADDRB) (ADDRB is the buffer register)
1	0	ADDRA and ADDRC, and ADDRB and ADDRD, are used for operation (conversion result 1 $\rightarrow$ ADDRA $\rightarrow$ ADDRC; conversesult 2 $\rightarrow$ ADDRB $\rightarrow$ ADDRD) (ADDRC and ADDRD are the buffer registers)
	1	ADDRA to ADDRD are used for buffer operation (conversion result $\rightarrow$ ADDRA $\rightarrow$ ADDRB $\rightarrow$ ADDRC $\rightarrow$ ADDR (ADDRB to ADDRD are the buffer registers)

For setting and clearing of the ADF flag in the case of buffer operation, see section 16

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP9 bit in MSTPCR is set to 1, A/D converter operation stops at the end cycle and a transition is made to module stop mode. Registers cannot be read or writter module stop mode. For details, see section 21.5, Module Stop Mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in

software standby mode.

Bit 9—Module Stop (MSTP9): Specifies the A/D converter module stop mode.

#### Bit 9

MSTP9	Description	
0	A/D converter module stop mode cleared	
1	A/D converter module stop mode set	(

# 16.3 Interface to Bus Master

bus master can perform either word-size or byte-size reads on ADDRA to ADDRH.

ADDRA to ADDRH are 16-bit registers, and the data bus to the bus master is 16 bits w

In a word-size read of an ADDR register, all 16 bits of the ADDR contents are transfer bus master in one go. In a byte-size read of the upper byte only, the contents of the upper (AD9 to AD2) of the transferred data (AD9 to AD0) are transferred to the bus master.

Figure 16.2 illustrates the operation when reading an ADDR register.

Rev. 5.00 Sep 14, 2006 page 688 of 1060

REJ09B0331-0500






Figure 16.2 ADDR Read Operation

Rev. 5.00 Sep 14, 2006 page REJ09

single activation results in conversion repeated until stopped by software. In buffer ope when conversion ends for the channel concerned, the previous conversion results are s buffer register. In simultaneous sampling operation, analog input voltages are sampled channels simultaneously, and converted sequentially.

A software or timer conversion start trigger (TPU or 8-bit timer), or ADTRG input, car selected as the conversion start condition.

Either high-speed start mode or low-power conversion mode can be selected for A/D of by means of the PWR bit.

The operating mode or input channel can be changed by rewriting ADCSR and ADCR ADST bit is cleared to 0. After ADCSR and ADCR have been rewritten, A/D conversion again when the ADST bit is set to 1. A change of operating mode or input channel and setting can be carried out simultaneously. A/D conversion can be stopped midway by c ADST bit to 0.

Rev. 5.00 Sep 14, 2006 page 690 of 1060

REJ09B0331-0500

ADI interrupt request is generated. The ADF flag is cleared by writing 0 after reading can be cleared with the BCLR instruction.)

Figure 16.3 shows an example of A/D converter operation when AN<sub>1</sub> is selected in selected mode.

ADF	
ADST	Set to 1 by software Cleared automatically
Channel 0	Conversion standby
01 14	Conversion
Channel 1	Conversion standby  Sampling 1 A/D conversion 1 Conversion standby
Channel 2	Conversion standby
Channel 3	Conversion standby
ADDRA	
7.00101	
ADDRB	Conversion result 1
ADDRC	
ADDRD	

Figure 16.3 Example of A/D Converter Operation (Select Single Mod

REJ0

When the first conversion operation ends, the ADF flag is set to 1. If the ADIE bit is set this time, an ADI interrupt request is generated and A/D conversion is temporarily halt the ADF flag to 0 when conversion has been halted by an ADI interrupt request will reconversion. The ADF flag is cleared by writing 0 after reading ADCSR. (It can be clear BCLR instruction.)

Figure 16.4 shows an example of A/D converter operation when AN<sub>1</sub> is selected in selected mode.




Figure 10.4 Example of AID Converter Operation (Selec

Rev. 5.00 Sep 14, 2006 page 692 of 1060 REJ09B0331-0500

ADIE bit is set to 1 at this time, an ADI interrupt request is generated. The ADF flag writing 0 after reading ADCSR. (It can be cleared with the BCLR instruction.)

Figure 16.5 shows an example of A/D converter operation when AN<sub>0</sub> to AN, are select single mode.

ADF						
ADST		Set to 1 by	/ software			Cleared automatically
Channal O	Conversion		A/D	1		
Channel 0	standby	Sampling 1	conversion 1	Conversion	n standby	
Channel 1	Conversio	n standby	Sampling 2	A/D conversion 2	Conversion	n standby
Channel 2	Conversio	n standby		Sampling 3	A/D conversion 3	Conversion standby
				•		I.
Channel 3	Conversio	n standby				
ADDRA				Conver	sion result	1
ADDRB					Conver	sion result 2
				_		
ADDRC						Conversion result
ADDRD						

Figure 16.5 Example of A/D Converter Operation (Group Single Mod

REJ0

When the first conversion operation ends for all the selected input channels, the ADF f 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated and A/D is temporarily halted. Clearing the ADF flag to 0 when conversion has been halted by a interrupt will restart conversion. The ADF flag is cleared by writing 0 after reading AD

Figure 16.6 shows an example of A/D converter operation when AN<sub>0</sub> to AN, are selected scan mode.




Figure 16.6 Example of A/D Converter Operation (Group Scan Mode)

Rev. 5.00 Sep 14, 2006 page 694 of 1060 REJ09B0331-0500

can be cleared with the BCLR instruction.)



When using buffer operation in combination with simultaneous sampling operation, so BUFE1, BUFE0=B'10, and CH2=0.

Figure 16.7 shows buffer operation timing.

ADF	
ADST	Set to 1 by software  Cleared to 0 by software
Channel 0	nversion Indby Sampling 1 A/D Sampling 3 A/D Conversion 3 Sampling 5
	onversion standby Sampling 2 A/D Sampling 4 A/D conversion 4
Channel 1	onversion standby
Channel 2	onversion standby
Channel 3	onversion standby
	Conversion Conversion Conversion
ADDRA	result 1 result 2 result 3 result 4
ADDRB	Conversion Conversion Conversion
ADDIND	result 1 result 2 result 3
ADDRC	
ADDRD	

Figure 16.7 Example of Buffer Operation (Select Scan Mode: **Two-Stage Operation, CH2 to CH0 = B'001)** 

Rev. 5.00 Sep 14, 2006 page REJ09



the conversion data is stored in order in the buffer register specified by the BUFE1 and bits.

If the ADIE bit is set to 1 while the ADF flag is set to 1, an ADI interrupt is generated. flag is cleared to 0 by writing 0 after reading ADCSR. (It can be cleared to 0 with the Einstruction.)

In select single mode, the conversion wait state is entered on completion of each conversion. When A/D conversion is restarted by software, a timer trigger, or an external trigger, at number of conversions shown in table 16.4 (1) have been completed, the ADF flag is so

Table 16.4 (1) Conversion Channels and ADF Flag Setting/Clearing Conditions in Operation

Setting of CH2 to CH0				Buffer Operation Sel	ection
CH2	CH1	CH0	BUFE1, 0=B'01	BUFE1, 0=B'10	BUFE1, 0=B'1
	0	0	AN₀ once (ADDRA)	AN₀ and AN₁ once	AN₀ once (ADI
	AN₀ twice (ADDRB)	each (ADDRB)	AN <sub>o</sub> twice (AD		
	1	0	See table 16.4 (2)	AN0 and AN1 twice	AN <sub>o</sub> three time
		1		each (ADDRD)	AN <sub>o</sub> four times
1	_	_	See table 16.4 (2)		

### **Combining Group Mode with Buffer Operation**

REJ09B0331-0500

Bits CH2 to CH0 can be set to perform continuous conversion on the analog input char  $AN_1$ ) specified by bits BUFE1 and BUFE0, and  $AN_2$  to  $AN_3$ .

Table 16.4 (2) shows the conversion operation and ADF flag setting conditions in buffer operation. The ADF flag is set on completion of the last conversion shown in the table, case, the analog input corresponding to the ADDR specified in the buffer register is not For example, if BUFE1 and BUFE0 = B'11, and CH2 to CH0 = B'110, the conversion is

Rev. 5.00 Sep 14, 2006 page 696 of 1060

	1	0	AN <sub>0</sub> , AN <sub>2</sub> (ADDRC)	See table 16.4 (1)
		1	AN <sub>0</sub> , AN <sub>2</sub> , AN <sub>3</sub> (ADDRD)	
1	0	0	AN <sub>0</sub> , AN <sub>2</sub> to AN <sub>4</sub> (ADDRE)	AN <sub>0</sub> , AN <sub>1</sub> , AN <sub>4</sub> (ADDRE)
		1	AN <sub>0</sub> , AN <sub>2</sub> to AN <sub>5</sub> (ADDRF)	AN <sub>0</sub> , AN <sub>1</sub> , AN <sub>4</sub> , AN <sub>5</sub> (ADDRF)
	1	0	AN <sub>0</sub> , AN <sub>2</sub> to AN <sub>6</sub> (ADDRG)	AN <sub>0</sub> , AN <sub>1</sub> , AN <sub>4</sub> to AN <sub>6</sub> (ADDRG)
		1	AN <sub>0</sub> , AN <sub>2</sub> to AN <sub>7</sub> (ADDRH)	AN <sub>0</sub> , AN <sub>1</sub> , AN <sub>4</sub> to AN <sub>7</sub> (ADDRH)
Clea	ring the	ADF Fla	ag	

BUFE1, 0 = B'01

See table 16.4 (1)

### when the ADDR specified in table 16.4 is read.

Setting of CH2 to CH0

CH<sub>0</sub>

CH1

0

CH<sub>2</sub>

0

To Reset the Number of Buffer Operations

Suspend the conversion wait state or conversion, and clear the BUFE1 and BUFE0 bit The buffer count will be cleared to 0.

If the DTC or DMAC is activated by an A/D conversion end interrupt, the ADF flag i

**Buffer Operation Selection** 

**BUFE1, 0** 

AN<sub>o</sub>, AN<sub>4</sub>

(ADDRE)

AN<sub>0</sub>, AN<sub>4</sub>,

(ADDRF)

AN<sub>0</sub>, AN<sub>4</sub>

(ADDRG) AN<sub>0</sub>, AN<sub>4</sub>

(ADDRH)

BUFE1, 0 = B'10

in simultaneous sampling operation, the input voltages of two channels are sampled simultaneously, and continuous conversion is performed. Simultaneous sampling opera enabled in group mode. The channels involved in simultaneous sampling operation are by bits CH2 and CH1. The combinations of these bits are shown in table 16.5.

For example, simultaneous sampling will be performed when CH2 and CH1 = B'11, or pairs  $AN_0$ ,  $AN_1 \rightarrow AN_2$ ,  $AN_3 \rightarrow AN_4$ ,  $AN_5 \rightarrow AN_6$ ,  $AN_7$  in that order if GRP=1. Simultaneous sampling timing is shown in figure 16.8.

**Table 16.5 Simultaneous Sampling Channels** 

<b>Channel Setting</b>		Sampled Channels			
CH2	CH1	GRP = 1			
0	0	AN <sub>o</sub> , AN <sub>1</sub>			
	1	$AN_0$ , $AN_1 \rightarrow AN_2$ , $AN_3$			
1	0	$AN_0$ , $AN_1 \rightarrow AN_2$ , $AN_3 \rightarrow AN_4$ , $AN_5$			
	1	$AN_0$ , $AN_1 \rightarrow AN_2$ , $AN_3 \rightarrow AN_4$ , $AN_5 \rightarrow AN_6$ , $AN_7$			

Channel 2	Conversion standby
Channel 3	Conversion standby
ADDRA	Conversion result 1
ADDRB	Conversion result 2
ADDRC	
ADDRD	
Figure 14	C. Erramula of Simultaneous Samuling Operation (Crown Single

Figure 16.8 Example of Simultaneous Sampling Operation (Group Single

### 16.4.7 Conversion Start Modes

The A/D converter's conversion start mode is set by means of the PWR bit in ADCSF PWR bit is cleared to 0, low-power conversion mode is set, and the internal analog cin made inactive. When the PWR bit is set to 1, high-speed start mode is set, and the analis made active.

In low-power conversion mode, the analog circuit power is turned on simultaneously of conversion (ADST setting), and after 200 cycles of the reference clock the analog changes to the ready state, and the first A/D conversion operation is started. The reference selected by the CKS bit in ADCSR. When conversion is carried out continuously, the subsequent A/D conversion operations are performed every 10 cycles. When A/D convends, ADST is cleared to 0 and the analog circuit power is cut automatically. Since the circuitry is only active during A/D conversion in this mode, current dissipation can be

In high-speed start mode, even when A/D conversion ends and ADST is cleared to 0, continues to be supplied to the analog circuitry and conversion can still be carried out is started as soon as ADST is set to 1 again. Only in the case of the first conversion af analog power supply is turned on, conversion does not begin until 200 cycles after AD




Figure 16.9 Conversion Start Operation (Low-Power Conversion Mode

Rev. 5.00 Sep 14, 2006 page 700 of 1060 REJ09B0331-0500

Onamoro	standby	))	conversion 1	Jeanny I conver
Channel 1	Conversion standby			
Channel 2	Conversion standby	)	 	
Channel 3	Conversion standby			
	į i	200 cycles		
ADDRA			Cor	nversion result 1
ADDRB				Conversion re
ADDRC				
ADDRD	(			

Figure 16.10 Conversion Start Operation (High-Speed Start Mode)



Rev. 5.00 Sep 14, 2006 page REJ09

ADTRG (external trigg	Set Set
ADF	
ADST	
Channel 0	Conversion standby
Channel 1	Conversion standby Sampling 1 A/D Conversion 1 Conversion standby
Channel 2	Conversion standby
Channel 3	Conversion standby
ADDRA	
ADDRB	Conversion result 1
ADDRC	
ADDRD	

Figure 16.11 Start of Conversion by ADTRG Conversion Start Trigger

Rev. 5.00 Sep 14, 2006 page 702 of 1060 REJ09B0331-0500

A/D conversion timing is shown in figures 16.12 (1) and (2), and A/D conversion time 16.6.




Figure 16.12 (1) A/D Conversion Timing




Figure 16.12 (2) A/D Conversion Timing

Table 16.6 A/D Conversion Times

	Symbol	CKS = 0	CKS
A/D conversion start delay time	t <sub>D</sub>	3	3
Input sampling time	t <sub>SPL</sub>	10	20
A/D conversion operation time	t <sub>cP</sub>	10	20
ADF flag set delay time	t <sub>F</sub>	1	1
A/D conversion time	t <sub>conv</sub>	24	44

Note: Units: States

The figures in the table are for when PWR = 1. If 200 states have not elapsed significantly and the figures in the table are for when PWR = 1. of the PWR bit, conversion is not performed until 200 states have elapsed. When 200 states should be added to the first A/D conversion start delay time. When co carried out continuously, the second and subsequent t<sub>conv</sub> values are obtained b

subtracting  $t_{SPL}$ .

Rev. 5.00 Sep 14, 2006 page 704 of 1060 REJ09B0331-0500

			8 MHz	_
_	_	2.4	2.8	1
2.2	2.8	4.4	5.5	2
	2.2	 2.2		

Minimum Conversion Time (μs)

# (2) When AV<sub>CC</sub> < 4.5 V, $t_{CONV} \ge 4 \mu \text{s}$

Conversion

Condition:  $V_{CC} = 2.7$  to 5.5 V,  $AV_{CC} = 2.7$  V to 4.5 V,  $V_{ref} = 2.7$  V to  $AV_{CC}$ ,  $V_{ss} = AV_{ss}$ 

## Table 16.7 (2) Operating Frequencies and CKS Bit Settings

Conversion Minimum Conversion					ion Time (μs)	
CKS	Time (States)	10 MHz	8 MHz	5 MHz	4 MHz	2
0	24	_	_	4.8	6.0	
1	44	4.4	5.5	8.8	11.0	2

Legend:

—: Cannot be set.

RENESAS

Rev. 5.00 Sep 14, 2006 page

REJ09

The A/D converter interrupt source is shown in table 16.8.

If the ADIE bit is set to 1 in scan mode, setting the ADF flag to 1 will temporarily halt conversion. A/D conversion is restarted when the ADF flag is cleared to 0.

When the DTC or DMAC is activated by an ADI interrupt and the last of the specified registers is read, the ADF flag is cleared to 0.

**Table 16.8** A/D Converter Interrupt Source

Interrupt Source	Description	DTC or DMAC Activa		
ADI	Interrupt due to end of conversion	Possible		

Rev. 5.00 Sep 14, 2006 page 706 of 1060 REJ09B0331-0500



The AV<sub>cc</sub> and AV<sub>ss</sub> input voltages should be set as follows: AV<sub>cc</sub> =  $V_{cc} \pm 10\%$ , AV When the A/D converter is not used, set  $AV_{cc} = V_{cc}$ ,  $AV_{ss} = V_{ss}$ . In standby mode  $AV_{CC} \le 5.5 \text{ V}$ ,  $AV_{SS} = V_{SS}$  (where  $V_{RAM}$  is the RAM standby voltage).

V<sub>ref</sub> input voltage

The analog reference voltage  $V_{ref}$  should be set as follows:  $V_{ref} \le AV_{CC}$ . When the A converter is not used, set  $V_{ref} = V_{CC}$ . In standby mode, set  $V_{RAM} \le V_{ref} \le AV_{CC}$  (where RAM standby voltage).

Input ports

When a circuit is connected to an input port, the constant should be set to a value l A/D converter sampling time. If the constant is large in the case of a circuit, the in may not be sampled properly.

Conversion start mode

There is a difference in the current dissipation between high-speed start mode and conversion mode selected for A/D conversion operation according to the PWR bit

Rev. 5.00 Sep 14, 2006 page 708 of 1060 REJ09B0331-0500

D/A converter features are listed below.

- 8-bit resolution
- Two output channels
- Maximum conversion time of 10 µs (with 20 pF load)
- Output voltage of 0 V to Vref
- D/A output hold function in software standby mode

Rev. 5.00 Sep 14, 2006 page

REJ0




Figure 17.1 Block Diagram of D/A Converter

Rev. 5.00 Sep 14, 2006 page 710 of 1060 REJ09B0331-0500

Analog output pin 0	$DA_{0}$	Output	Channel 0 analog output
Analog output pin 1	DA <sub>1</sub>	Output	Channel 1 analog output
Reference voltage pin	$V_{ref}$	Input	Analog reference voltage
'-			

#### 17.1.4 **Register Configuration**

Table 17.2 summarizes the registers of the D/A converter.

Table 17.2 D/A Converter Regi	D/A Converter Registers							
Name	Abbreviation	R/W	Initial Value					
D/A data register 0	DADR0	R/W	H'00					

DACR

**MSTPCR** 

Note: \* Lower 16 bits of the address.

D/A data register 1 DADR1

D/A control register

Module stop control register

R/W

R/W

R/W

H'00

H'1F

H'3FFF

ŀ

ŀ

DADR0 and DADR1 are 8-bit readable/writable registers that store data for conversion

Whenever output is enabled, the values in DADR0 and DADR1 are converted and output analog output pins.

DADR0 and DADR1 are each initialized to H'00 by a reset and in hardware standby m

### 17.2.2 D/A Control Register (DACR)

Bit	:	7	6	5	4	3	2	1	
		DAOE1	DAOE0	DAE	_	_	_	_	-
Initial valu	ie:	0	0	0	1	1	1	1	
R/W	:	R/W	R/W	R/W	_	_	_	_	-

DACR is an 8-bit readable/writable register that controls the operation of the D/A conv

DACR is initialized to H'1F by a reset and in hardware standby mode.

Bit 7—D/A Output Enable 1 (DAOE1): Controls D/A conversion and analog output 1.

### Bit 7

DAOE1	Description	
0	Analog output DA, is disabled	(
1	Channel 1 D/A conversion is enabled; analog output DA, is enabled	

Rev. 5.00 Sep 14, 2006 page 712 of 1060 REJ09B0331-0500

**Bit 5—D/A Enable (DAE):** The DAOE0 and DAOE1 bits both control D/A conversion the DAE bit is cleared to 0, the channel 0 and 1 D/A conversions are controlled independent on the DAE bit is set to 1, the channel 0 and 1 D/A conversions are controlled together.

Output of resultant conversions is always controlled independently by the DAOE0 and bits.

Bit 7	Bit 6	Bit 5					
DAOE1	DAOE0	DAE	 Description				
0	0	*	Channel 0 and 1 D/A conversions disabled				
	1	0	Channel 0 D/A conversion enabled Channel 1 D/A conversion disabled				
		1	Channel 0 and 1 D/A conversions enabled				
1	0	0	Channel 0 D/A conversion disabled Channel 1 D/A conversion enabled				
		1	Channel 0 and 1 D/A conversions enabled				
	1	*	Channel 0 and 1 D/A conversions enabled				

Legend: \*: Don't care

If the H8S/2655 Group enters software standby mode when D/A conversion is enabled output is held and the analog power current is the same as during D/A conversion. Wheneversary to reduce the analog power current in software standby mode, clear both the and DAOE1 bits to 0 to disable D/A output.

**Bits 4 to 0—Reserved:** Read-only bits, always read as 1.



MSTPCR is a 16-bit readable/writable register that performs module stop mode control

When the MSTP10 bit in MSTPCR is set to 1, D/A converter operation stops at the end cycle and a transition is made to module stop mode. Registers cannot be read or writter module stop mode. For details, see section 21.5, Module Stop Mode.

software standby mode.

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in

Bit 10—Module Stop (MSTP10): Specifies the D/A converter module stop mode.

### **Bit 10**

Description	
D/A converter module stop mode cleared	
D/A converter module stop mode set	
	•

Rev. 5.00 Sep 14, 2006 page 714 of 1060

REJ09B0331-0500



The operation example described in this section concerns D/A conversion on channel 17.2 shows the timing of this operation.

- [1] Write the conversion data to DADR0.
- [2] Set the DAOE0 bit in DACR to 1. D/A conversion is started and the DA<sub>0</sub> pin beconverged pin. The conversion result is output after the conversion time has elapsed. To value is expressed by the following formula:

$$\frac{\text{DADR contents}}{256} \times \text{V}_{\text{ref}}$$

The conversion results are output continuously until DADR0 is written to again or bit is cleared to 0.

- [3] If DADR0 is written to again, the new data is immediately converted. The new coresult is output after the conversion time has elapsed.
- [4] If the DAOE0 bit is cleared to 0, the DA<sub>0</sub> pin becomes an input pin.




Figure 17.2 Example of D/A Converter Operation

Rev. 5.00 Sep 14, 2006 page 716 of 1060 REJ09B0331-0500

The on-chip RAM can be enabled or disabled by means of the RAM enable bit (RAM system control register (SYSCR).

#### 18.1.1 **Block Diagram**

Figure 18.1 shows a block diagram of the on-chip RAM.




Figure 18.1 Block Diagram of RAM

Rev. 5.00 Sep 14, 2006 page

REJ0



Note: Lower 16 bits of the address.

### 18.2 **Register Descriptions**

#### 18.2.1 System Control Register (SYSCR)

Bit :	7	6	5	4	3	2	1
	MACS	_	INTM1	INTM0	NMIEG	_	_
Initial value:	0	0	0	0	0	0	0
R/W :	R/W	_	R/W	R/W	R/W	_	

The on-chip RAM is enabled or disabled by the RAME bit in SYSCR. For details of ot SYSCR, see section 3.2.2, System Control Register (SYSCR).

Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit initialized when the reset state is released. It is not initialized in software standby mode

### Bit 0

RAME	Description	
0	On-chip RAM is disabled	
1	On-chip RAM is enabled	(

at an even address.

# 18.4 Usage Notes

DTC register information can be located in addresses H'FFF800 to H'FFFBFF. When used, the RAME bit must not be cleared to 0.

Rev. 5.00 Sep 14, 2006 page REJ0

Rev. 5.00 Sep 14, 2006 page 720 of 1060 REJ09B0331-0500

processing.

The on-chip ROM is enabled or disabled by setting the mode pins (MD<sub>2</sub>, MD<sub>1</sub>, and M EAE in BCRL.

The PROM version of the H8S/2655 Group can be programmed with a general-purpo programmer, by setting PROM mode.

### 19.1.1 Block Diagram

Figure 19.1 shows a block diagram of the on-chip ROM.




Figure 19.1 Block Diagram of ROM (H8S/2655)

Rev. 5.00 Sep 14, 2006 page REJ09

Bus control register L	BCRL	R/W	H'3C	Retained
Note: * Lower 16 b	its of the addres	SS.		

# 19.2 Register Descriptions

Bit

Bit 5

Note: \*

### 19.2.1 Bus Control Register L (BCRL)

	BRLE	BREQOE	EAE	LCASS	DDS	ASS	WDBE		
Initial value:	0	0	1	1	1	1	0		
R/W :	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Enabling or disabling of part of the H8S/2655's on-chip ROM area can be selected by a									

the EAE bit in BCRL. For details of the other bits in BCRL, see 6.2.5, Bus Control Reg (BCRL).

Bit 5—External Address Enable (EAE): Selects whether addresses H'010000 to H'01

to be internal addresses or external addresses.

This setting is invalid in normal mode.

11110	Setting	10	111 1	unu	 HOIHIM	11100

EAE	Description
0	Addresses H'010000 to H'01FFFF are in on-chip ROM (in the H8S/2655) or a reserved area $^{*}$ (in the H8S/2653).
1	Addresses H'010000 to H'01FFFF are external addresses (external expar or a reserved area* (single-chip mode).

Reserved areas should not be accessed.

Rev. 5.00 Sep 14, 2006 page 722 of 1060 REJ09B0331-0500

In normal mode, a maximum of 56 kbytes of ROM can be used.

Table 19.2 Operating Modes and ROM Area

		Mode Pin		BCRL		
Operating Mode		MD2	MD1	MD0	EAE	On-Chi
Mode 1	Normal expanded mode with on-chip ROM disabled	0	0	1	_	Disable
Mode 2	Normal expanded mode with on-chip ROM enabled	<del>_</del>	1	0	_	Enable (56 kby
Mode 3	Normal single-chip mode	_		1	<del></del>	
Mode 4	Advanced expanded mode with on-chip ROM disabled	1	0	0	_	Disable
Mode 5	Advanced expanded mode with on-chip ROM disabled	<del>_</del>		1	<del></del>	
Mode 6	Advanced expanded mode with	<del></del>	1	0	0	Enable
	on-chip ROM enabled				1	Enable
Mode 7	Advanced single-chip mode			1	0	Enable

Note: 128 kbytes in the H8S/2655, 64 kbytes in the H8S/2653

In H8/2655 modes 6 and 7, the on-chip ROM available after a power-on res kbyte area comprising addresses H'000000 to H'00FFFF.

1

Enabled

programmer.

Note that the PROM programmer should not be set to page mode as the H8S/2655 Gro support page programming.

Table 19.3 shows how PROM mode is selected.

**Table 19.3 Selecting PROM Mode** 

Pin Names	Setting	
MD <sub>2</sub> , MD <sub>1</sub> , MD <sub>0</sub>	Low	
STBY		
PA <sub>2</sub> , PA <sub>1</sub>	High	

### 19.4.2 Socket Adapter and Memory Map

Programs can be written and verified by attaching a 120-pin/32-pin socket adapter to the programmer. Table 19.4 gives ordering information for the socket adapter, and figure 1 the wiring of the socket adapter. Figure 19.3 shows the memory map in PROM mode.

Rev. 5.00 Sep 14, 2006 page 724 of 1060 REJ09B0331-0500

	50	56	PD <sub>6</sub>		EO <sub>6</sub>	20	
	51	57	PD <sub>7</sub>		EO <sub>7</sub>	21	
	2	6	PC <sub>0</sub>		EA <sub>0</sub>	12	
	3	7	PC <sub>1</sub>		EA <sub>1</sub>	11	
	4	8	PC <sub>2</sub>		EA <sub>2</sub>	10	
	5	9	PC <sub>3</sub>		EA <sub>3</sub>	9	
	7	11	PC <sub>4</sub>		EA <sub>4</sub>	8	
	8	12	PC <sub>5</sub>		EA <sub>5</sub>	7	
	9	13	PC <sub>6</sub>		EA <sub>6</sub>	6	
	10	14	PC <sub>7</sub>		EA <sub>7</sub>	5	
	11	11 15 PB <sub>0</sub>			EA <sub>8</sub>	27	
	74	82	NMI		EA <sub>9</sub>	26	
	13	17	PB <sub>2</sub>		EA <sub>10</sub>	23	
	14	18	PB <sub>3</sub>	EA <sub>11</sub>		25	
	16	20	PB <sub>4</sub>		EA <sub>12</sub>		
	17	21	PB <sub>5</sub>		EA <sub>13</sub>	28	
	18	22	PB <sub>6</sub>		EA <sub>14</sub>	29	
	19	23	3 PB <sub>7</sub>		EA <sub>15</sub>	3	
	20	24	PA <sub>0</sub>		EA <sub>16</sub>	2	
	86	94	PF <sub>2</sub>		CE	22	
	12	16	PB <sub>1</sub>		ŌĒ	24	
	87	95	PF <sub>1</sub>		PGM	31	
	1, 33, 52, 76, 81	1, 39, 58, 84, 89	$v_{cc}$	<u> </u>	V <sub>CC</sub>	32	
	93	103	AV <sub>CC</sub>				
	94	104	V <sub>ref</sub>				
	21	25	PA <sub>1</sub>				
	22	26	PA <sub>2</sub>				
	6, 15, 24, 38,	3, 10, 19, 28, 35,	$V_{SS}$	•	V <sub>SS</sub>	16	
	47, 59, 79, 104	36, 44, 53, 65, 67,					
		68, 87, 99, 100,114					
	103	113	AV <sub>SS</sub>				
	75	83	STBY		Legend:		
	113	123	MD <sub>0</sub>	1		amming powe	
	114	124	MD <sub>1</sub>	1	supply (12.5 V) $EO_7$ to $EO_0$ : Data input/output		
	115	125	MD <sub>2</sub>		$EA_{16}$ to $EA_0$ : Addre		
ı	Note: Pins not sho	wn in this figure shou	ıld be left o	•	OE : Output CE : Chip 6 PGM : Progra		

Figure 19.2 Wiring of 120-Pin/32-Pin Socket Adapter

Rev. 5.00 Sep 14, 2006 page REJ09






Figure 19.3 Memory Map in PROM Mode

Program	L	Н	L	$V_{PP}$	$V_{cc}$	Data input	Addr
Verify	L	L	Н	$V_{PP}$	V <sub>cc</sub>	Data output	Addı
Program-inhibit	L	L	L	$V_{PP}$	$V_{cc}$	High impedance	Addı
	L	Н	Н				
	Н	L	L				
	Н	Н	Н				
Legend:							
L : Low voltage le	evel						
H : High voltage le	evel						

PGM V<sub>DD</sub>

 $V_{cc}$ 

**CE** 

**OE** 

Mode

 $V_{pp}$ :  $V_{pp}$  voltage level V<sub>cc</sub>: V<sub>cc</sub> voltage level

Programming and verification should be carried out using the same specifications as f standard HN27C101 EPROM.

PROM programmer, check that it supports high-speed programming in byte units. Alv addresses within the range H'00000 to H'1FFFF.

#### 19.5.2 **Programming and Verification**

An efficient, high-speed programming procedure can be used to program and verify P This procedure writes data quickly without subjecting the chip to voltage stress or sac reliability. It leaves the data H'FF in unused addresses. Figure 19.4 shows the basic hi programming flowchart. Tables 19.6 and 19.7 list the electrical characteristics of the programming. Figure 19.5 shows a timing chart.

However, do not set the PROM programmer to page mode does not support page programmer to PROM programmer that only supports page programming cannot be used. When choo

EA<sub>16</sub>

EO, to EO




Figure 19.4 High-Speed Programming Flowchart

Rev. 5.00 Sep 14, 2006 page 728 of 1060

REJ09B0331-0500



Input low voltage	EO <sub>7</sub> to EO <sub>0</sub> ,	V <sub>IL</sub>	-0.3	_	8.0	V	
	$EA_{16}$ to $EA_{0}$ ,						
	OE, CE, PGM						
Output high voltage	EO <sub>7</sub> to EO <sub>0</sub>	V <sub>OH</sub>	2.4	_	_	V	Io
Output low voltage	EO <sub>7</sub> to EO <sub>0</sub>	V <sub>oL</sub>			0.45	V	Io
Input leakage	EO <sub>7</sub> to EO <sub>0</sub> ,			_	2	μA	V
current	$EA_{16}$ to $EA_{0}$ ,						5.
	OE, CE, PGM						
V <sub>cc</sub> current		I <sub>cc</sub>	_	_	40	mA	
V <sub>PP</sub> current		I <sub>PP</sub>	_	_	40	mA	

Rev. 5.00 Sep 14, 2006 page REJ09

Address hold time	t <sub>AH</sub>	0	_	_	μs
Data hold time	t <sub>DH</sub>	2	_	_	μs
Data output disable time	t <sub>DF</sub> *2	_	_	130	ns
V <sub>PP</sub> setup time	$\mathbf{t}_{VPS}$	2	_	_	μs
Programming pulse width	$\mathbf{t}_{_{\mathrm{PW}}}$	0.19	0.20	0.21	ms
PGM pulse width for overwrite programming	t <sub>opw</sub> *3	0.19	_	5.25	ms
V <sub>cc</sub> setup time	t <sub>vcs</sub>	2	_	_	μs
CE setup time	t <sub>CES</sub>	2	_	_	μs
Data output delay time	t <sub>o-</sub>	0	_	150	ns

Notes: 1. Input pulse level: 0.8 V to 2.2 V Input rise time and fall time ≤ 20 ns

Timing reference levels: Input: 1.0 V, 2.0 V

Output: 0.8 V, 2.0 V

- 2.  $t_{pF}$  is defined to be when output has reached the open state, and the output l
- longer be referenced. 3.  $t_{OPW}$  is defined by the value shown in the flowchart.

- - - - -






Figure 19.5 PROM Programming/Verification Timing

Rev. 5.00 Sep 14, 2006 page REJ09

- Do not touch the socket adapter or MCU while programming. Touching either of the
  - Do not touch the socket adapter or MCU while programming. Touching either of cause contact faults and programming errors.

    The MCU and the socket adapter or MCU while programming. Touching either of the cause contact faults and programming errors.
    - The MCU cannot be programmed in page programming mode. Select the programm carefully.
      - The size of the H8S/2655 PROM is 128 kbytes. Always set addresses within the rar H'00000 to H'1FFFF. During programming, write H'FF to unused addresses to avoit verification errors.

Rev. 5.00 Sep 14, 2006 page 732 of 1060 REJ09B0331-0500




Figure 19.6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is being programming and check the PROM programmer and socket adapter for defects.

Please inform Renesas of any abnormal conditions noted during or after programming screening of program data after high-temperature baking.

Rev. 5.00 Sep 14, 2006 page

2006 page REJ0:

Rev. 5.00 Sep 14, 2006 page 734 of 1060 REJ09B0331-0500

speed clock divider, and a bus master clock selection circuit.

#### 20.1.1 **Block Diagram**

Figure 20.1 shows a block diagram of the clock pulse generator.




Figure 20.1 Block Diagram of Clock Pulse Generator

# 20.2 Register Descriptions

### 20.2.1 System Clock Control Register (SCKCR)

Bit	:	7	6	5	4	3	2	1	
		PSTOP	_	_	_	_	SCK2	SCK1	
Initial val	ue:	0	0	0	0	0	0	0	
R/W	:	R/W	_	_	_	_	R/W	R/W	

SCKCR is an 8-bit readable/writable register that performs  $\phi$  clock output control and respeed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized software standby mode.

Bit 7—♦ Clock Output Disable (PSTOP): Controls ♦ output.

		Des	cription	
Bit 7			Software	Hardwa
PSTOP	Normal Operation	Sleep Mode	Standby Mode	Standby
0	φ output (initial value)	φ output	Fixed high	High imp
1	Fixed high	Fixed high	Fixed high	High imp

**Bit 6—Reserved:** This bit can be read or written to, but only 0 should be written.

**Bits 5 to 3—Reserved:** Read-only bits, always read as 0.

Rev. 5.00 Sep 14, 2006 page 736 of 1060

REJ09B0331-0500

		1	Medium-speed clock is φ/8
1	0	0	Medium-speed clock is φ/16
		1	Medium-speed clock is φ/32
	1	_	_

# 20.3 Oscillator

Clock pulses can be supplied by connecting a crystal resonator, or by input of an exter

# 20.3.1 Connecting a Crystal Resonator

## **Circuit Configuration**

A crystal resonator can be connected as shown in the example in figure 20.2. Select the resistance  $R_d$  according to table 20.2. An AT-cut parallel-resonance crystal should be




Figure 20.2 Connection of Crystal Resonator (Example)

### **Table 20.2 Damping Resistance Value**

Frequency (MHz)	2	4	8	12	16	
$R_d(\Omega)$	1 k	500	200	0	0	

Rev. 5.00 Sep 14, 2006 page REJ09



Figure 20.3 Crystal Resonator Equivalent Circuit

**Table 20.3 Crystal Resonator Parameters** 

Frequency (MHz)	2	4	8	12	16
$R_s \max (\Omega)$	500	120	80	60	50
C <sub>0</sub> max (pF)	7	7	7	7	7

### Note on Board Design

When a crystal resonator is connected, the following points should be noted:

Other signal lines should be routed away from the oscillator circuit to prevent induction interfering with correct oscillation. See figure 20.4.

When designing the board, place the crystal resonator and its load capacitors as close a to the XTAL and EXTAL pins.




Figure 20.4 Example of Incorrect Board Design

Rev. 5.00 Sep 14, 2006 page 738 of 1060

REJ09B0331-0500






Figure 20.5 External Clock Input (Examples)

Item	Symbol	Min	Max	Min	Max	Unit	Test Conditions
External clock input low pulse width	t <sub>exl</sub>	40	_	20	_	ns	Figure 20.6
External clock input high pulse width	t <sub>EXH</sub>	40	_	20	_	ns	_
External clock rise time	t <sub>EXr</sub>	_	10	_	5	ns	
External clock fall time	t <sub>EXf</sub>	_	10	_	5	ns	
Clock low pulse width	t <sub>CL</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz F
level		80	_	80	_	ns	φ < 5 MHz
Clock high pulse width	t <sub>ch</sub>	0.4	0.6	0.4	0.6	t <sub>cyc</sub>	φ≥5 MHz
level		80	_	80	_	ns	φ < 5 MHz




Figure 20.6 External Clock Input Timing

Rev. 5.00 Sep 14, 2006 page 740 of 1060 REJ09B0331-0500

#### 20.6 **Bus Master Clock Selection Circuit**

The bus master clock selection circuit selects the system clock  $(\phi)$  or one of the media clocks ( $\phi/2$ ,  $\phi/4$ , or  $\phi/8$ ,  $\phi/16$ , and  $\phi/32$ ) to be supplied to the bus master, according to of the SCK2 to SCK0 bits in SCKCR.

Rev. 5.00 Sep 14, 2006 page

REJ0

Rev. 5.00 Sep 14, 2006 page 742 of 1060 REJ09B0331-0500

modules, and so on.

The H8S/2655 Group operating modes are as follows:

- (1) High-speed mode
- (2) Medium-speed mode
- (3) Sleep mode
- (4) Module stop mode
- (5) Software standby mode
- (6) Hardware standby mode

Of these, (2) to (6) are power-down modes. Sleep mode is a CPU mode, medium-spec CPU and bus master mode, and module stop mode is an on-chip supporting module mediuncluding bus masters other than the CPU). A combination of these modes can be set

After a reset, the H8S/2655 Group is in high-speed mode.

Table 21.1 shows the conditions for transition to the various modes, the status of the C supporting modules, etc., and the method of clearing each mode.

Sleep mode	Instruction	Interrupt	Functions	Halted	Retained	High speed	Functions
Module stop mode	Control regist	er	Functions	High/ medium speed	Functions	Halted	Retained/ reset*2
Software standby mode	Instruction	External interrupt	Halted	Halted	Retained	Halted	Retained/ reset*2
Hardware standby mode	Pin		Halted	Halted	Undefined	Halted	Reset
Notes: 1. T	he bus mast	er operates	on the me	dium-spe	ed clock, ar	nd other or	n-chip sup

- modules on the high-speed clock.
  - 2. The SCI is reset, and other on-chip supporting modules retain their state.

#### 21.1.1 **Register Configuration**

Name

Note:

Power-down modes are controlled by the SBYCR, SCKCR, and MSTPCR registers. Ta summarizes these registers.

**Table 21.2 Power-Down Mode Registers** 

Standby control register	SBYCR	R/W	H'08	F
System clock control register	SCKCR	R/W	H'00	F
Module stop control register H	MSTPCRH	R/W	H'3F	H
Module stop control register L	MSTPCRL	R/W	H'FF	H

Abbreviation

Lower 16 bits of the address.

Rev. 5.00 Sep 14, 2006 page 744 of 1060 REJ09B0331-0500

RENESAS

R/W

**Initial Value** 

SBYCR is an 8-bit readable/writable register that performs software standby mode co

SBYCR is an 8-bit readable/writable register that performs software standby mode co

SBYCR is initialized to H'08 by a reset and in hardware standby mode. It is not initial software standby mode.

**Bit 7—Software Standby (SSBY):** Specifies a transition to software standby mode. It to 1 when software standby mode is released by an external interrupt, and a transition normal operation. The SSBY bit should be cleared by writing 0 to it.

### Bit 7

SSBY	Description
0	Transition to sleep mode after execution of SLEEP instruction
1	Transition to software standby mode after execution of SLEEP instruction

0	0	0	Standby time = 8192 states	
		1	Standby time = 16384 states	
	1	0	Standby time = 32768 states	
		1	Standby time = 65536 states	
1	0	0	Standby time = 131072 states	
		1	Standby time = 262144 states	
	1	0	Reserved	
		1	Standby time = 16 states	

**Bit 3—Output Port Enable (OPE):** Specifies whether the output of the address bus at control signals ( $\overline{CS}_0$  to  $\overline{CS}_7$ ,  $\overline{AS}$ ,  $\overline{RD}$ ,  $\overline{HWR}$ ,  $\overline{LWR}$ ,  $\overline{CAS}$ ,  $\overline{OE}$ ) is retained or set to the hi impedance state in software standby mode.

Bit 3

OPE	Description
0	In software standby mode, address bus and bus control signals are high-in
1	In software standby mode, address bus and bus control signals retain out

**Bits 2 to 0—Reserved:** Read-only bits, always read as 0.

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 746 of 1060

speed mode control.

SCKCR is initialized to H'00 by a reset and in hardware standby mode. It is not initial software standby mode.

**Bit 7—♦ Clock Output Disable (PSTOP):** Controls ♦ output.

Bit 7 Normal Operating PSTOP Mode		Sleep Mode	Software Standby Mode	Hardware Mode	
0	φ output (initial value)	φ output	Fixed high	High impe	
1	Fixed high	Fixed high	Fixed high	High impe	

Description

**Bits 6—Reserved:** This bit can be read or written to, but only 0 should be written.

**Bits 5 to 3—Reserved:** Read-only bits, always read as 0.

Bits 2 to 0—System Clock Select (SCK2 to SCK0): These bits select the clock for the master.

Bit 2	Bit 1	Bit 0	
SCK2	SCK1	SCK0	Description
0	0	0	Bus master in high-speed mode
		1	Medium-speed clock is φ/2
	1	0	Medium-speed clock is φ/4
		1	Medium-speed clock is φ/8
1	0	0	Medium-speed clock is φ/16
		1	Medium-speed clock is φ/32
	1	_	_

MSTPCR is a 16-bit readable/writable register that performs module stop mode control

MSTPCR is initialized to H'3FFF by a reset and in hardware standby mode. It is not in software standby mode.

**Bits 15 to 0—Module Stop (MSTP 15 to MSTP 0):** These bits specify module stop ntable 21.3 for the method of selecting on-chip supporting modules.

### Bits 15 to 0

MSTP15 to MSTP0	Description
0	Module stop mode cleared
1	Module stop mode set

# 21.3 Medium-Speed Mode

When the SCK2 to SCK0 bits in SCKCR are set to 1, the operating mode changes to me speed mode as soon as the current bus cycle ends. In medium-speed mode, the CPU operating clock ( $\phi$ /2,  $\phi$ /4,  $\phi$ /8,  $\phi$ /16, or  $\phi$ /32) specified by the SCK2 to SCK0 bits. To masters other than the CPU (the DMAC and DTC) also operate in medium-speed mode supporting modules other than the bus masters always operate on the high-speed clock

In medium-speed mode, a bus access is executed in the specified number of states with the bus master operating clock. For example, if  $\phi/4$  is selected as the operating clock, o memory is accessed in 4 states, and internal I/O registers in 8 states.

Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition high-speed mode and medium-speed mode is cleared at the end of the current bus cycle

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, a tran made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode

Rev. 5.00 Sep 14, 2006 page 748 of 1060 REJ09B0331-0500



Figure 21.1 shows the timing for transition to and clearance of medium-speed mode.




Figure 21.1 Medium-Speed Mode Transition and Clearance Timing

#### 21.4 **Sleep Mode**

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, the sleep mode. In sleep mode, CPU operation stops but the contents of the CPU's internaare retained. Other supporting modules do not stop.

Sleep mode is cleared by a reset or any interrupt, and the CPU returns to the normal p execution state via the exception handling state. Sleep mode is not cleared if interrupt disabled, or if interrupts other than NMI are masked by the CPU.

When the STBY pin is driven low, a transition is made to hardware standby mode.

Rev. 5.00 Sep 14, 2006 page

REJ09

Table 21.3 shows MSTP bits and the corresponding on-chip supporting modules.

When the corresponding MSTP bit is cleared to 0, module stop mode is cleared and th

starts operating at the end of the bus cycle. In module stop mode, the internal states of other than the SCI are retained.

After reset clearance, all modules other than DMAC and DTC are in module stop mode

When an on-chip supporting module is in module stop mode, read/write access to its re disabled.

Rev. 5.00 Sep 14, 2006 page 750 of 1060 REJ09B0331-0500

independently.

MSTPCRL	MSTP7	Serial communication interface (SCI) channel 2
	MSTP6	Serial communication interface (SCI) channel 1
	MSTP5	Serial communication interface (SCI) channel 0
	MSTP4	_
	MSTP3	_
	MSTP2	_
	MSTP1	_
	MSTP0	_
Note: Bit 8	and bits 4 to	0 can be read or written to, but do not affect operation.

D/A converter

A/D converter

MSTP10

MSTP9

MSTP8



Rev. 5.00 Sep 14, 2006 page REJ09

For details, refer to section 7, DMA Controller, and section 8, Data Transfer Controller

# **On-Chip Supporting Module Interrupt**

Relevant interrupt operations cannot be performed in module stop mode. Consequently stop mode is entered when an interrupt has been requested, it will not be possible to cle interrupt source or the DMAC or DTC activation source. Interrupts should therefore be before entering module stop mode.

### Writing to MSTPCR

MSTPCR should only be written to by the CPU.

Rev. 5.00 Sep 14, 2006 page 752 of 1060

REJ09B0331-0500



bus control signals are placed in the high-impedance state or retain the output state caspecified by the OPE bit in SBYCR.

In this mode the oscillator stops, and therefore power dissipation is significantly reduce

## 21.6.2 Clearing Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI pin, or pins  $\overline{IRQ}_0$  to  $\overline{I}$  means of the  $\overline{RES}$  pin or  $\overline{STBY}$  pin.

### Clearing with an interrupt

When an NMI or IRQ<sub>0</sub> to IRQ<sub>2</sub> interrupt request signal is input, clock oscillation starts the elapse of the time set in bits STS2 to STS0 in SYSCR, stable clocks are supplied t H8S/2655 Group chip, software standby mode is cleared, and interrupt exception hand started.

When clearing software standby mode with an  $IRQ_0$  to  $IRQ_2$  interrupt, set the correspondenable bit to 1 and ensure that no interrupt with a higher priority than interrupts  $IRQ_0$  generated. Software standby mode cannot be cleared if the interrupt has been masked

side or has been designated as a DTC activation source.

# Clearing with the **RES** pin

When the  $\overline{RES}$  pin is driven low, clock oscillation is started. At the same time as clock starts, clocks are supplied to the entire H8S/2655 Group chip. Note that the  $\overline{RES}$  pin is low until clock oscillation stabilizes. When the  $\overline{RES}$  pin goes high, the CPU begins rehandling.

# Clearing with the STBY pin

When the  $\overline{STBY}$  pin is driven low, a transition is made to hardware standby mode.

Rev. 5.00 Sep 14, 2006 page REJ09



STS0.

**Table 21.4 Oscillation Stabilization Time Settings** 

STS2	STS1	STS0	Standby Time	20 MHz	16 MHz	12 MHz	10 MHz	8 MHz	6 MHz	4 MHz
0	0	0	8192 states	0.41	0.51	0.68	8.0	1.0	1.3	2.0
		1	16384 states	0.82	1.0	1.3	1.6	2.0	2.7	4.1
	1	0	32768 states	1.6	2.0	2.7	3.3	4.1	5.5	8.2
		1	65536 states	3.3	4.1	5.5	6.6	8.2	10.9	16.4
1	0	0	131072 states	6.6	8.2	10.9	13.1	16.4	21.8	32.8
		1	262144 states	13.1	16.4	21.8	26.2	32.8	43.6	65.6
	1	0	*	_	_	_	_	_	_	_
		1	16 states	8.0	1.0	1.3	1.6	2.0	2.7	4.0

Legend:

-: Don't care

: Recommended time setting

Note: \* Reserved. If set, the standby time will be 16 states.

# **Using an External Clock**

Any value can be set. Normally, use of the minimum time is recommended.

Rev. 5.00 Sep 14, 2006 page 754 of 1060

REJ09B0331-0500

Software standby mode is then cleared at the rising edge on the NMI pin.




Figure 21.2 Software Standby Mode Application Example

#### Current Dissipation during Oscillation Stabilization Wait Period

Current dissipation increases during the oscillation stabilization wait period.

### **Write Data Buffer Function**

The write data buffer function and software standby mode cannot be used at the same t the write data buffer function is used, the WDBE bit in BCRL should be cleared to 0 to write data buffer function before entering software standby mode. Also check that exte have finished, by reading external addresses, etc., before executing a SLEEP instruction software standby mode. See section 6.10, Write Data Buffer Function, for details of the buffer function.

# 21.7 Hardware Standby Mode

### 21.7.1 Hardware Standby Mode

When the STBY pin is driven low, a transition is made to hardware standby mode from

In hardware standby mode, all functions enter the reset state and stop operation, resulting significant reduction in power dissipation. As long as the prescribed voltage is supplied RAM data is retained. I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 b driving the  $\overline{STBY}$  pin low.

Do not change the state of the mode pins ( $MD_2$  to  $MD_0$ ) while the H8S/2655 Group is i standby mode.

Hardware standby mode is cleared by means of the  $\overline{STBY}$  pin and the  $\overline{RES}$  pin. When a pin is driven high while the  $\overline{RES}$  pin is low, the reset state is set and clock oscillation is Ensure that the  $\overline{RES}$  pin is held low until the clock oscillator stabilizes (at least 8 ms—

oscillation stabilization time—when using a crystal oscillator). When the RES pin is su

Rev. 5.00 Sep 14, 2006 page 756 of 1060

REJ09B0331-0500



hardware standby mode. Hardware standby mode is cleared by driving the STBT pin for the oscillation stabilization time, then changing the  $\overline{RES}$  pin from low to high.




Figure 21.3 Hardware Standby Mode Timing (Example)

DDR	0	1	1
PSTOP	_	0	1
Hardware standby mode	High impedance	High impedance	High imp
Software standby mode	High impedance	Fixed high	Fixed hig
Sleep mode	High impedance	φ output	Fixed hig
Normal operating state	High impedance	φ output	Fixed hig

Rev. 5.00 Sep 14, 2006 page 758 of 1060 REJ09B0331-0500

Reference voltage	V <sub>ref</sub>	-0.3 to AV <sub>cc</sub> +0.3
Analog power supply voltage	$AV_cc$	-0.3 to +7.0
Analog input voltage	$V_{AN}$	-0.3 to AV <sub>cc</sub> +0.3
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75
		Wide-range specifications: -40 to +85
Storage temperature	T <sub>stg</sub>	-55 to +125
Caution: Permanent damage to		ay result if absolute maximum rating are ex

Symbol

 $V_{cc}$  $V_{PP}$ 

 $V_{in}$ 

 $V_{in}$ 

Value -0.3 to +7.0

-0.3 to +13.5

-0.3 to  $V_{cc}$  +0.3

-0.3 to AV<sub>cc</sub> +0.3

Item

Power supply voltage

Programming voltage

Input voltage (port 4)

Input voltage (except port 4)

Schmitt	Port 2,	V <sub>T</sub>	1.0	_	_	V
trigger input	P6 <sub>4</sub> to P6 <sub>7</sub> ,	V <sub>T</sub> <sup>+</sup>	_	_	$V_{cc} \times 0.7$	V
voltage	PA <sub>4</sub> to PA <sub>7</sub>	$V_T^+ - V_T^-$	0.4	_	_	V
Input high voltage	$\overline{\text{RES}}$ , $\overline{\text{STBY}}$ , NMI, $\text{MD}_2$ to $\text{MD}_0$	V <sub>IH</sub>	V <sub>cc</sub> -0.7	_	V <sub>cc</sub> +0.3	V
	EXTAL	_	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V
	Port 1, 3, 5, B to G, P6 <sub>0</sub> to P6 <sub>3</sub> , PA <sub>0</sub> to PA <sub>3</sub>	_	2.0	_	V <sub>cc</sub> +0.3	V
	Port4	_	2.0	_	AV <sub>cc</sub> +0.3	V
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IL</sub>	-0.3	_	0.5	V
	NMI, EXTAL, Port 1, 3 to 5, B to G, P6 <sub>0</sub> to P6 <sub>3</sub> , PA <sub>0</sub> to PA <sub>3</sub>	_	-0.3	_	0.8	V

 $V_{cc}$  -0.5

3.5

Symbol

Item

Output high

Output low

Input leakage

voltage

voltage

current

Min

Тур

Max

Unit

٧

٧

٧

٧

μΑ

μΑ

μΑ

0.4

1.0

10.0

1.0

1.0

 $I_{OH} = -2$ 

 $I_{OH} = -1$ 

 $I_{OL} = 1.$ 

 $I_{OL} = 10$ 

0.5 to \

 $V_{in} =$ 

 $V_{in} =$ 0.5 to A

Test C

Rev. 5.00 Sep 14, 2006 page 760 of 1060 REJ09B0331-0500

All output

All output pins V<sub>ol</sub>

Port 1, A to C

STBY, NMI,

MD<sub>2</sub> to MD<sub>0</sub> Port 4

pins

RES

 $V_{OH}$ 

| | | <sub>in</sub> |

current		and D/A conversion							
		Idle	<del></del>	_	0.01	5.0	μA		
RAM st	and	dby voltage	$V_{RAM}$	2.0	_	_	V		
Notes:	1.	If the A/D and Dopen.  Connect AV as ar					the $AV_{cc}$ , $AV_{ss}$	, an	
	2.	Current dissipati	Connect AV $_{\rm cc}$ and V $_{\rm rel}$ to V $_{\rm cc}$ , and connect AV $_{\rm ss}$ to V $_{\rm ss}$ . Current dissipation values are for V $_{\rm IH}$ min = V $_{\rm cc}$ –0.5 V and V $_{\rm IL}$ max = 0 output pins unloaded and the on-chip pull-up transistors in the off states.						
		The values are f			V <sub>IH</sub> min = V	$_{\rm cc} \times 0.9$ ,	and $V_{IL}$ max = 0	0.3	
	4. $I_{cc}$ depends on $V_{cc}$ and f as follows: $I_{cc}$ max = 1.0 (mA) + 1.1 (mA/(MHz × V)) × $V_{cc}$ × f [normal mode] $I_{cc}$ max = 1.0 (mA) + 0.75 (mA/(MHz × V)) × $V_{cc}$ × f [sleep mode]								

INIVII

Normal

operation Sleep mode

Standby

mode\*3

and D/A

Idle

During A/D

conversion

During A/D

Current

dissipation\*2

Analog power

supply current

Reference

All input pins except RES and NMI

I \*4 CC

Al<sub>cc</sub>

 $AI_{cc}$ 



RENESAS

50

15

122

84

5.0

20

24

5.0

3.0

80

60

(5.0 V)

(5.0 V)

0.01

16

0.01

2

(5.0 V)

рr

рF

mΑ

mΑ

μΑ

mΑ

μΑ

mΑ

Rev. 5.00 Sep 14, 2006 page

REJ0

- T<sub>a</sub> = 2

f = 20

f = 20

 $T_a \le 5$ 

50°C

voltage	PA <sub>4</sub> to PA <sub>7</sub>	$V_T^+ - V_T^-$	$V_{cc} \times 0.07$	_	——————————————————————————————————————	V	_
Input high voltage	RES, STBY, NMI, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IH</sub>	$V_{cc} \times 0.9$	_	V <sub>cc</sub> +0.3	V	
	EXTAL	-	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	=
	Port 1, 3, 5, B to G, P6 <sub>0</sub> to P6 <sub>3</sub> , PA <sub>0</sub> to PA <sub>3</sub>	•	$V_{cc} \times 0.7$	_	V <sub>cc</sub> +0.3	V	_
	Port 4	-	$V_{cc} \times 0.7$	_	AV <sub>cc</sub> +0.3	V	=
Input low voltage	RES, STBY, MD <sub>2</sub> to MD <sub>0</sub>	V <sub>IL</sub>	-0.3	_	$V_{cc} \times 0.1$	V	
	NMI, EXTAL, Port 1, 3 to 5, B to G, P6 <sub>0</sub> to P6 <sub>3</sub> , PA <sub>0</sub> to PA <sub>3</sub>		-0.3	_	$\frac{V_{cc} \times 0.2}{0.8}$	_V	$\frac{V_{CC} < 2}{V_{CC} = 2}$
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> -0.5	_	_	V	I <sub>OH</sub> = -
voltage			V <sub>cc</sub> -1.0	_	_	V	I <sub>OH</sub> = -
Output low	All output pins	V <sub>oL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1
voltage	Port 1, A to C		_	_	1.0	V	$V_{cc} \le 4$ $I_{oL} = 5$ $4.0 < V_{oL} = 1$
Input leakage	RES	I <sub>in</sub>	_	_	10.0	μΑ	V <sub>in</sub> =
current	STBY, NMI, MD <sub>2</sub> to MD <sub>0</sub>	•	_	_	1.0	μΑ	0.5 to
	Port 4	•	_	_	1.0	μΑ	V <sub>in</sub> = 0.5 to

Reference current	During A/D and D/A conversion	Al <sub>cc</sub>	_	1.5 (3.0 V)	2.5 )	mA
	Idle	_	_	0.01	5.0	μA
RAM standby vo	oltage	$V_{RAM}$	2.0	_	_	V
2. Curr outp 3. The 4. I <sub>cc</sub> d I <sub>cc</sub> n	n. nect AV <sub>cc</sub> and rent dissipation out pins unloade	$V_{ref}$ to $V_{CC}$ , and $V_{RAM} \le V_{CC} < 0$ , and $V_{CC} < 0$ ,	and connect e for V <sub>IH</sub> min on-chip pull < 2.7 V, V <sub>IH</sub> ollows: /(MHz × V))	t AV <sub>ss</sub> to $= V_{cc} - C$ $= V_{cc} - C$ $= V_{cc} - C$ $= V$ $\times V_{cc} \times C$	$0.V_{\rm ss}$ . $0.5~V$ and $V_{\rm nsistors}$ in the $t_{\rm cc} \times 0.9$ , and	$V_{\parallel}$ max = 0.5 V he off state.  d $V_{\parallel}$ max = 0.3 mode]

INIVII

Normal

operation

Standby

mode\*3

and D/A conversion

Idle

During A/D

Sleep mode

Current

dissipation\*2

Analog power

supply current

All input pins except RES and NMI

I \*4

 $AI_{cc}$ 



50

15

62

42

5.0

20

22

5.0

25

18

0.01

12

0.01

(3.0 V)

(3.0 V)

(3.0 V)

рr

pF

mΑ

mΑ

μΑ

mΑ

μΑ

Ta = 2

f = 10

f = 10

 $T_a \le 5$ 

50°C

REJ09

Rev. 5.00 Sep 14, 2006 page

Permissible output low current (total)	Total of 32 pins including port 1 and A to C	$\sum$ I <sub>OL</sub>	_	_	80
	Total of all output pins, including the above	_	_	_	120
Permissible output high current (per pin)	All output pins	-I <sub>OH</sub>	_	_	2.0
Permissible output high current (total)	Total of all output pins	$\sum -I_{OH}$	_	_	40

Notes: 1. To protect chip reliability, do not exceed the output current values in table 22
2. When driving a darlington pair or LED directly, always insert a current-limitin the output line, as show in figures 22.1 and 22.2.




Figure 22.1 Darlington Pair Drive Circuit (Example)




Figure 22.2 LED Drive Circuit (Example)

#### 22.3 **AC Characteristics**

Figure 22.3 show, the test conditions for the AC characteristics.




Figure 22.3 Output Load Circuit

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}$ C (regular specifications)

		Cond	lition A	Cond	lition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test Co
Clock cycle time	t cyc	100	500	50	500	ns	Figure 2
Clock high pulse width	t <sub>ch</sub>	35	_	20	_	ns	Figure 2
Clock low pulse width	t <sub>cL</sub>	35	_	20	_	ns	_
Clock rise time	t <sub>Cr</sub>	_	15	_	5	ns	_
Clock fall time	t <sub>cf</sub>	_	15	_	5	ns	_
Clock oscillator setting time at reset (crystal)	t <sub>osc1</sub>	20	_	10	_	ms	Figure 2
Clock oscillator setting time in software standby (crystal)	t <sub>osc2</sub>	20	_	10	_	ms	Figure 2
External clock output stabilization delay time	t DEXT	500	_	500	_	μs	Figure 2




Figure 22.4 System Clock Timing

Rev. 5.00 Sep 14, 2006 page 766 of 1060

REJ09B0331-0500






Figure 22.5 Oscillator Settling Timing

Rev. 5.00 Sep 14, 2006 page REJ09

RENESAS

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}C$  (regular specifications)

		Cond	lition A	Cond	lition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test Co
RES setup time	t <sub>RESS</sub>	200	_	200	_	ns	Figure 2
RES pulse width	t RESW	20	_	20	_	t cyc	
NMI reset setup time	t <sub>NMIRS</sub>	250	_	200	_	ns	
NMI reset hold time	t <sub>NMIRH</sub>	200	_	200	_		
NMI setup time	t <sub>NMIS</sub>	250	_	150	_	ns	Figure 2
NMI hold time	t <sub>nmih</sub>	10	_	10	_		
NMI pulse width (exiting software standby mode)	t <sub>NMIW</sub>	200	_	200	_	ns	
IRQ setup time	t IRQS	250	_	150	_	ns	
IRQ hold time	t IRQH	10	_	10	_	ns	_
IRQ pulse width (exiting software standby mode)	t <sub>IRQW</sub>	200	_	200	_	ns	_

Rev. 5.00 Sep 14, 2006 page 768 of 1060

REJ09B0331-0500



## Figure 22.6 Reset Input Timing




Figure 22.7 Interrupt Input Timing

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}C$  (regular specifications)

		Cond	lition A	Cond	dition B		Test
Item	Symbol	Min	Max	Min	Max	Unit	Con
Address delay time	t <sub>AD</sub>	_	40	_	20	ns	Figur
Address setup time	t <sub>AS</sub>	$0.5 \times t_{\rm cyc}$ $-30$	_	0.5 × t <sub>cyc</sub> -15	_	ns	Figur
Address hold time	t <sub>AH</sub>	$0.5 \times t_{\rm cyc}$ -20	_	0.5 × t <sub>cyc</sub> -10	_	ns	
Precharge time	t <sub>PCH</sub>	$1.5 \times t_{\rm cyc} -40$	_	$1.5 \times t_{\rm cyc}$ $-20$	_	ns	
CS delay time 1	t <sub>csD1</sub>	_	40	_	20	ns	
CS delay time 2	t <sub>CSD2</sub>	_	40	_	20	ns	_
CS pulse width	t <sub>csw</sub>	$2.5 \times t_{\text{cyc}} -40$	_	2.5 × t <sub>cyc</sub> –20	_	ns	_
AS delay time	t <sub>ASD</sub>	_	40	_	20	ns	
RD delay time 1	t <sub>RSD1</sub>	_	40	_	20	ns	
RD delay time 2	t <sub>RSD2</sub>	_	40	_	20	ns	
CAS delay time	t <sub>CASD</sub>	_	40	_	20	ns	
Read data setup time	t <sub>RDS</sub>	30	_	15	_	ns	
Read data hold time	t <sub>RDH</sub>	0	_	0	_	ns	
Read data access time1	t ACC1	_	1.0 × t <sub>cyc</sub> –50	_	1.0 × t <sub>cyc</sub> –25	ns	_
Read data access time2	t ACC2	_	1.5 × t = -50	_	1.5 × t = -25	ns	_

Rev. 5.00 Sep 14, 2006 page 770 of 1060

REJ09B0331-0500



WR delay time 1	t <sub>wrd1</sub>	_	40	_	20	ns	
WR delay time 2	t <sub>wrd2</sub>		40		20	ns	
WR pulse width 1	t wsw1	1.0 ×	_	1.0 ×	_	ns	_
		t <sub>cyc</sub> -40		t <sub>cyc</sub> –20			
WR pulse width 2	t wsw2	1.5 ×	_	1.5 ×		ns	_
		$t_{cyc}$ $-40$		$t_{cyc}$ $-20$			
Write data delay time	t <sub>wdd</sub>	_	60	_	30	ns	-
Write data setup time	t <sub>wds</sub>	0.5×	_	0.5×	_	ns	
	-	$t_{cyc}$ $-40$		$t_{cyc}$ $-20$			
Write data hold time	t <sub>wdh</sub>	0.5 ×	_	0.5×	_	ns	
		$t_{cyc}$ $-20$		$t_{cyc}$ $-10$			
WR setup time	twcs	0.5×	_	0.5×	_	ns	
		$t_{cyc}$ $-20$		$t_{cyc} - 10$			
WR hold time	t <sub>wch</sub>	0.5×	_	0.5×	_	ns	
		$t_{cyc}$ $-20$		$t_{cyc} - 10$			
CAS setup time	t <sub>CSR</sub>	0.5×	_	0.5×	_	ns	Figu
		$t_{cyc}$ $-20$		$t_{cyc}$ $-10$			ļ
WAIT setup time	t <sub>wrs</sub>	60		30		ns	Figu
WAIT hold time	t <sub>wth</sub>	10	_	5		ns	
BREQ setup time	t <sub>BRQS</sub>	60	_	30		ns	Figu
BACK delay time	t BACD		30		15	ns	-

Bus-floating time

BREQO delay time

 $t_{\scriptscriptstyle BZD}$ 

 $t_{_{\mathrm{BRQOD}}}$ 

Rev. 5.00 Sep 14, 2006 page REJ09

100

60

50

30

ns

ns

Figu




Figure 22.8 Basic Bus Timing (Two-State Access)

Rev. 5.00 Sep 14, 2006 page 772 of 1060 REJ09B0331-0500






Figure 22.9 Basic Bus Timing (Three-State Access)




Figure 22.10 Basic Bus Timing (Three-State Access with One Wait Stat




Figure 22.11 DRAM Bus Timing




Figure 22.12 CAS-Before-RAS Refresh Timing




Figure 22.13 Self-Refresh Timing

Rev. 5.00 Sep 14, 2006 page 776 of 1060

REJ09B0331-0500

RENESAS




Figure 22.14 PSRAM Bus Timing

Figure 22.15 Auto Refresh Timing




Figure 22.16 Self-Refresh Timing




Figure 22.17 Burst ROM Access Timing (Two-State Access)




Figure 22.18 Burst ROM Access Timing (One-State Access)

Rev. 5.00 Sep 14, 2006 page 780 of 1060 REJ09B0331-0500

RENESAS




Figure 22.19 External Bus Release Timing




Figure 22.20 External Bus Request Output Timing

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}C$  (regular specifications)

		Cond	lition A	Cond	lition B		
Item	Symbol	Min	Max	Min	Max	Unit	Test Co
DREQ setup time	t DRQS	40	_	30	_	ns	Figure 2
DREQ hold time	t DRQH	10	_	10	_		
TEND delay time	t <sub>TED</sub>	_	40	_	20		Figure 2
DACK delay time 1	t DACD1	_	40	_	20	ns	Figure 2
DACK delay time 2	t DACD2	_	40	_	20	<del></del>	Figure 2

Rev. 5.00 Sep 14, 2006 page 782 of 1060

REJ09B0331-0500






Figure 22.21 DMAC Single Address Transfer Timing (Two-State Acce




Figure 22.22 DMAC Single Address Transfer Timing (Three-State Acce

# Figure 22.23 DMAC TEND Output Timing




Figure 22.24 DMAC DREQ Intput Timing

Condition B:  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}C$  (regular specifications)

				Con	dition A	Con	dition B		
Item			Symbol	Min	Max	Min	Max	Unit	Test (
I/O PORTS	Output time	data delay	t <sub>PWD</sub>	_	100	_	50	ns	Figure
	Input da time	ata setup	t <sub>PRS</sub>	50	_	30	_	=	
	Input da time	ata hold	t <sub>PRH</sub>	50	_	30	_	=	
PPG	Pulse o time	utput delay	t <sub>POD</sub>	_	100	_	50	ns	Figure
TPU	Timer o	utput delay	t TOCD	_	100	_	50	ns	Figure
	Timer in time	nput setup	t <sub>TICS</sub>	50	_	30	_	=	
	Timer c	lock input me	t TCKS	50	_	30	_	ns	Figure
	Timer clock	Single edge	t <sub>TCKWH</sub>	1.5	_	1.5	_	t <sub>cyc</sub>	_
	pulse width	Both edges	t TCKWL	2.5	_	2.5	_	-	



t Asynchro- nous  Synchro- nous  t clock pulse t clock rise  t clock fall	t sckw  t sckr	4 6 0.4	
t clock pulse t clock rise t clock fall	t <sub>scKr</sub>		1.5
t clock rise	t <sub>scKr</sub>	0.4	1.5
t clock fall		_	
	t sckf	_	1.5
			1.0
	t <sub>TXD</sub>	_	100
		100	_
	t <sub>RXH</sub>	100	_
ger input setup	t TRGS	50	_
	e (synchronous) eive data hold (synchronous) ger input setup	y time eive data setup t <sub>RXS</sub> e(synchronous) eive data hold t <sub>RXH</sub> e(synchronous) ger input setup t <sub>TRGS</sub>	y time eive data setup t <sub>RXS</sub> 100 eive data hold t <sub>RXH</sub> 100 e(synchronous) ger input setup t <sub>TRGS</sub> 50

Timer clock

pulse

width

Single

Both edges

edge

1.5

2.5

 $t_{\scriptscriptstyle \mathsf{TMCWH}}$ 

 $t_{\scriptscriptstyle \mathsf{TMCWL}}$ 

1.5

2.5

4

6

0.4

50

50

30

50

0.6

1.5

1.5

50

Figu

Figu

Figu

Figu

Figu

 $t_{\rm cyc}$ 

ns

 $t_{\rm cyc}$ 

t scyc

 $t_{\rm cyc}$ 

ns

ns

ns

ns

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 22.25 I/O Port Input/Output Timing




Figure 22.26 PPG Output Timing




Figure 22.27 TPU Input/Output Timing

Rev. 5.00 Sep 14, 2006 page 788 of 1060

REJ09B0331-0500

RENESAS

#### Figure 22.28 TPU Clock Input Timing




Figure 22.29 8-Bit Timer Output Timing




Figure 22.30 8-Bit Timer Clock Input Timing




Figure 22.31 8-Bit Timer Reset Input Timing

Rev. 5.00 Sep 14, 2006 page REJ09




Figure 22.33 SCK Clock Input Timing




Figure 22.34 SCI Input/Output Timing (Clock Synchronous Mode)




Figure 22.35 A/D Converter External Trigger Input Timing

Rev. 5.00 Sep 14, 2006 page 790 of 1060

REJ09B0331-0500

RENESAS

Condition B:  $V_{cc} = AV_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{cc}$ ,  $V_{ss} = AV_{ss} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to  $+75^{\circ}$ C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

		Condition	on A		Conditi	on B
Item	Min	Тур	Max	Min	Тур	Max
Resolution	10	10	10	10	10	10
Conversion time	_	_	44	_	_	44
Analog input capacitance	_	_	20	_	_	20
Permissible signal-source impedance	_	_	5	_	_	5
Nonlinearity error	_	_	±12.0	_	_	±8.0
Offset error	_	_	±12.0	_	_	±8.0
Full-scale error	_	_	±12.0	_	_	±8.0
Quantization	_	_	±0.5	_	_	±0.5
Absolute accuracy	_	_	±12.0	_	_	±8.0

Rev. 5.00 Sep 14, 2006 page

REJ0

Condition B:  $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ref} = 4.5 \text{ V}$  to  $AV_{CC}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2$  to 20 MHz,  $T_a = -20$  to +75°C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$  (wide-range specifications)

	C	Conditio	n A	(	Condition	on B		
Item	Min	Тур	Max	Min	Тур	Max	Unit	Test Co
Resolution	8	8	8	8	8	8	bit	
Conversion time	_	_	10	_	_	10	μs	20-pF c load
Absolute accuracy	_	±2.0	±3.0	_	±1.0	±1.5	LSB	2-MΩ re load
	_	_	±2.0	_	_	±1.0	LSB	4-MΩ re load
		-			-			

### 22.6 Usage Notes

Although both the ZTAT and mask ROM versions fully meet the electrical specification this manual, due to differences in the fabrication process, the on-chip ROM, and the lay patterns, there will be differences in the actual values of the electrical characteristics, the margins, the noise margins, and other aspects.

Therefore, if a system is evaluated using the ZTAT version, a similar evaluation should performed using the mask ROM version.

Rev. 5.00 Sep 14, 2006 page 792 of 1060

REJ09B0331-0500



(EAs)  EXR  CCR  N  Z  V  C  PC  SP #IMM  disp + - × ÷  ^ ✓  ✓	Source operand  Extended control register  Condition-code register  N (negative) flag in CCR  Z (zero) flag in CCR  V (overflow) flag in CCR  C (carry) flag in CCR  Program counter  Stack pointer  Immediate data  Displacement  Add  Subtract  Multiply  Divide
CCR N Z V C PC SP #IMM disp + - × ÷ ^  ^ ✓	Condition-code register  N (negative) flag in CCR  Z (zero) flag in CCR  V (overflow) flag in CCR  C (carry) flag in CCR  Program counter  Stack pointer  Immediate data  Displacement  Add  Subtract  Multiply
N Z V C C PC SP #IMM disp + - × ÷ ∴ ∧ ∨ ⊕	N (negative) flag in CCR  Z (zero) flag in CCR  V (overflow) flag in CCR  C (carry) flag in CCR  Program counter  Stack pointer  Immediate data  Displacement  Add  Subtract  Multiply
Z V C PC SP #IMM disp + - × ÷ ^ V	Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Add Subtract Multiply
V C PC SP #IMM disp + - × ÷	V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Add Subtract Multiply
C PC SP #IMM disp + - × ÷ ^ V	C (carry) flag in CCR  Program counter  Stack pointer  Immediate data  Displacement  Add  Subtract  Multiply
PC SP #IMM disp + - × ÷ ^	Program counter Stack pointer Immediate data Displacement Add Subtract Multiply
SP #IMM disp + - × ÷ ^ ✓	Stack pointer Immediate data Displacement Add Subtract Multiply
#IMM disp + - × ÷ ^	Immediate data Displacement Add Subtract Multiply
disp + - × ÷	Displacement Add Subtract Multiply
+ - × ÷ ^ V	Add Subtract Multiply
- × ÷	Subtract Multiply
÷ ^	Multiply
÷ ^	· ·
^ ∨ ⊕	Divide
∨ ⊕	
<b>⊕</b>	Logical AND
	Logical OR
$\rightarrow$	Logical exclusive OR
	Transfer from the operand on the left to the operand on the ri transition from the state on the left to the state on the right
7	Logical NOT (logical complement)
( ) < >	Contents of operand
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length
	registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit r0 to E7), and 32-bit registers (ER0 to ER7).
	Rev. 5.00 Sep 14, 2006 page REJ09 <b>₹ENES∆S</b>

General register\*

Destination operand

General register (32-bit register)

Multiply-and-accumulate register (32-bit register)

Rn

ERn MAC

(EAd)

Rev. 5.00 Sep 14, 2006 page 794 of 1060 REJ09B0331-0500



			nst	Adc	les ion	sing Len	ĕ fg	Addressing Mode/ Instruction Length (Bytes)	tes)								
		erand Size	,	u N	d,ERn)	+uЯ∃@/uЯ∃		()d'p	999			ŭ	on d	Condition Code	ŭ	ap	
	Mnemonic		XX#	uŊ @E			<b>@</b> 9		ത	_	Operation	_	I	z	\ Z	>	ပ
MOV	MOV.B #xx:8,Rd	В	2								#xx:8→Rd8	_	-	$\leftrightarrow$	<b>+</b>	- 0	
	MOV.B Rs,Rd	В		2							Rs8→Rd8		-	$\leftrightarrow$	$\leftrightarrow$	- 0	П
	MOV.B @ERs,Rd	В		2							@ERs→Rd8	-	Ι	$\leftrightarrow$	$\leftrightarrow$	0	П
	MOV.B @(d:16,ERs),Rd	В			4						@(d:16,ERs)→Rd8	-	Ι	$\leftrightarrow$	$\leftrightarrow$	0	
	MOV.B @(d:32,ERs),Rd	В			8						@(d:32,ERs)→Rd8		Ι	$\leftrightarrow$	$\leftrightarrow$	- 0	Т
	MOV.B @ERs+,Rd	В				2					@ERs→Rd8,ERs32+1→ERs32		-	$\leftrightarrow$	$\leftrightarrow$	- 0	Т
	MOV.B @aa:8,Rd	В					2				@aa:8→Rd8		-	$\leftrightarrow$	$\leftrightarrow$	- 0	
	MOV.B @aa:16,Rd	В					4				@aa:16→Rd8			$\leftrightarrow$	$\leftrightarrow$	- 0	
	MOV.B @aa:32,Rd	В					9				@aa:32→Rd8		Π	$\leftrightarrow$	$\leftrightarrow$	- 0	
	MOV.B Rs,@ERd	В		2							Rs8→@ERd		-	$\leftrightarrow$	$\leftrightarrow$	- 0	
	MOV.B Rs,@(d:16,ERd)	В			4						Rs8→@(d:16,ERd)		-	$\leftrightarrow$	$\leftrightarrow$	- 0	Т
	MOV.B Rs,@(d:32,ERd)	В			8						Rs8→@(d:32,ERd)			$\leftrightarrow$	$\leftrightarrow$	0	Т
	MOV.B Rs,@-ERd	В				2					ERd32-1→ERd32,Rs8→@ERd		Τ	$\leftrightarrow$	$\leftrightarrow$	- 0	
	MOV.B Rs,@aa:8	В					7				Rs8→@aa:8		-	$\leftrightarrow$	$\leftrightarrow$	0	Т
	MOV.B Rs,@aa:16	В					4				Rs8→ <i>@</i> aa:16		Τ	$\leftrightarrow$	$\leftrightarrow$	- 0	
	MOV.B Rs,@aa:32	В					9				Rs8→ @aa:32		Τ	$\leftrightarrow$	$\leftrightarrow$	0	
	MOV.W #xx:16,Rd	×	4								#xx:16→Rd16		Τ	$\leftrightarrow$	$\leftrightarrow$	- 0	
	MOV.W Rs,Rd	>	- ' '	7							Rs16→Rd16		Т	$\leftrightarrow$	$\leftrightarrow$	0	П
	MOV.W @ERs,Rd	>		7							@ERs→Rd16			$\leftrightarrow$	$\leftrightarrow$	<u> </u>	Τ

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09

			l su	Ĭ &	g   j	Addressing Mode/ Instruction Length (Bytes)	l gr	P = 1	ğe [	(Se				
		erand Size			-	EKn/@EKn+		(Dd,i	999				Condit	dit
	Mnemonic	obe	XX#	Вn	" ∃®		@ 99			_	Operation	_	I	_
MOV	MOV.W @(d:16,ERs),Rd	≥			<u> </u>	4					@(d:16,ERs)→Rd16		1	$\overline{}$
	MOV.W @(d:32,ERs),Rd	8			~	8					@(d:32,ERs)→Rd16			$\overline{}$
	MOV.W @ERs+,Rd	>				(7	2				@ERs→Rd16,ERs32+2→ERs32			
	MOV.W @aa:16,Rd	>					4				@aa:16→Rd16		1	$\overline{}$
	MOV.W @aa:32,Rd	8					9				@aa:32→Rd16			. 1
	MOV.W Rs, @ERd	>			2						Rs16→@ERd			. 1
	MOV.W Rs, @ (d:16, ERd)	>			_	4					Rs16→@(d:16,ERd)			$\overline{}$
	MOV.W Rs, @ (d:32, ERd)	≥			~	- 8					Rs16→@(d:32,ERd)			$\overline{}$
	MOV.W Rs, @-ERd	≥				(/	0				ERd32-2→ERd32,Rs16→@ERd			$\overline{}$
	MOV.W Rs,@aa:16	8					4				Rs16→@aa:16			. 1
	MOV.W Rs, @aa:32	>					9				Rs16→@aa:32			. 1
	MOV.L #xx:32,ERd	_	9								#xx:32→ERd32			
	MOV.L ERS,ERd	_		7							ERs32→ERd32			$\overline{}$
	MOV.L @ERs,ERd	L			4						@ERs→ERd32			. 1
	MOV.L @(d:16,ERs),ERd	L			_	9					@(d:16,ERs)→ERd32	-		. 1
	MOV.L @(d:32,ERs),ERd	L			_	10					@(d:32,ERs)→ERd32			
	MOV.L @ERs+,ERd	_				4	_				@ERs→ERd32,ERs32+4→ERs32			$\overline{}$
	MOV.L @aa:16,ERd	_					9				@aa:16→ERd32			$\overline{}$
	MOV.L @aa:32,ERd	_					∞				@aa:32→ERd32			$\overline{}$

Rev. 5.00 Sep 14, 2006 page 796 of 1060 REJ09B0331-0500 RENESAS

			<u>=</u>	T A	dre	ssi n L	Addressing Mode/ Instruction Length (Bytes)	H (	Byt	es)			
		erand Size	,		Rn ERn	d,ERn)	ERn/@ERn+	()d'p	<b>B</b> B8			0	Condi
	Mnemonic	dO	XX#	uЯ			-@		00	_	Operation	-	I
MOV	MOV.L ERs,@ERd	_			4						ERs32→@ERd		
	MOV.L ERs,@(d:16,ERd)	_			_	9					ERs32→@(d:16,ERd)	I	-
	MOV.L ERs,@(d:32,ERd)	_			_	10					ERs32→@(d:32,ERd)	-	1
	MOV.L ERs,@-ERd	_				4					ERd32-4→ERd32,ERs32→@ERd		I
	MOV.L ERs,@aa:16	٦					9				ERs32→@aa:16	ı	
	MOV.L ERs,@aa:32	٦					8				ERs32→@aa:32	ı	-
POP	POP.W Rn	>								2	@SP→Rn16,SP+2→SP	-	-
	POP.L ERn	_								4	@SP→ERn32,SP+4→SP	-	1
PUSH	PUSH.W Rn	≥								2	SP-2→SP,Rn16→@SP		I
	PUSH.L ERn	٦								4	SP-4→SP,ERn32→@SP	ı	-
MQT	LDM @SP+,(ERm-ERn)	_								4	(@SP→ERn32,SP+4→SP)	ı	
											Repeated for each register restored		
STM	STM (ERm-ERn), @-SP	_								4	(SP-4→SP,ERn32→@SP)		
											Repeated for each register saved		
MOVFPE	MOVFPE @aa:16,Rd	Ca	out.	t be	nse	. <u>⊨</u>	the	원	S/2	65	Cannot be used in the H8S/2655 Group		
MOVTPE	MOVTPE Rs, @aa:16	S	2	t be	sn	ğ		울	S/2	92	Cannot be used in the H8S/2655 Group		

Rev. 5.00 Sep 14, 2006 page REJ09 RENESAS

			트	str	\dd ucti	res	sinç Ler	Addressing Mode/ Instruction Length (Bytes)	ode (B	yte.	(S					
	Mnemonic	Operand Size	xx#	ИЯ	@EKn	@(d,ERn)	+uЯ∃@/uЯ∃-@	@ 33	(39,b)	@ @ gg	_	Operation	_ ق	Condition Co	<u>≗</u> z	n C
ADD	ADD.B #xx:8,Rd	<u> </u>	7	L						Г		Rd8+#xx:8→Rd8		$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	ADD.B Rs,Rd	В		7								Rd8+Rs8→Rd8		$\leftrightarrow$	$\leftrightarrow$	$\downarrow$
	ADD.W #xx:16,Rd	≥	4									Rd16+#xx:16→Rd16		[3]	$\leftrightarrow$	$\leftrightarrow$
	ADD.W Rs,Rd	≯		7								Rd16+Rs16→Rd16		[3]	$\leftrightarrow$	$\leftrightarrow$
	ADD.L #xx:32,ERd		9									ERd32+#xx:32→ERd32	_	[4]	$\leftrightarrow$	$\uparrow$
	ADD.L ERS,ERd			7								ERd32+ERs32→ERd32		4	$\leftrightarrow$	$\leftrightarrow$
ADDX	ADDX #xx:8,Rd	В	2									Rd8+#xx:8+C→Rd8	_	$\leftrightarrow$	$\leftrightarrow$	[2]
	ADDX Rs,Rd	В		7								Rd8+Rs8+C→Rd8		$\leftrightarrow$	$\leftrightarrow$	[2]
ADDS	ADDS #1,ERd			7								ERd32+1→ERd32		П	Ì	T
	ADDS #2,ERd			2								ERd32+2→ERd32	_	П	Ì	
	ADDS #4,ERd	7		2								ERd32+4→ERd32	_	П	Ī	
INC	INC.B Rd	В		2								Rd8+1→Rd8	_	Τ	$\leftrightarrow$	$\leftrightarrow$
	INC.W #1,Rd	<b>X</b>		7								Rd16+1→Rd16		Τ	$\leftrightarrow$	$\leftrightarrow$
	INC.W #2,Rd	8		7								Rd16+2→Rd16		П	$\leftrightarrow$	$\leftrightarrow$
	INC.L #1,ERd			2								ERd32+1→ERd32	_		$\leftrightarrow$	$\leftrightarrow$
	INC.L #2,ERd	٦		2								ERd32+2→ERd32	_	П	$\leftrightarrow$	$\leftrightarrow$
DAA	DAA Rd	В		7								Rd8 decimal adjust→Rd8		*	$\leftrightarrow$	*
SUB	SUB.B Rs,Rd	В		7								Rd8-Rs8→Rd8		$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	SUB.W #xx:16.Rd	3	4									Rd16-#xx:16→Rd16		3	$\leftrightarrow$	$\leftrightarrow$

RENESAS

Rev. 5.00 Sep 14, 2006 page 798 of 1060 REJ09B0331-0500

١	@99																		
	+uЯ∃@\nЯ∃-@																		
	@(d,ERn)																		
	@ERn																		
	Кn	2		2		2	7	7	2	7	2	2	7	2	7	2	2	4	4
	XX#		9		2														
	Operand Size	W	L	Г	В	В	_	_	L	В	≷	W	L	L	В	В	8	В	≥
	Mnemonic	SUB.W Rs,Rd	SUB.L #xx:32,ERd	SUB.L ERS,ERd	SUBX #xx:8,Rd	SUBX Rs,Rd	SUBS #1,ERd	SUBS #2,ERd	SUBS #4,ERd	DEC.B Rd	DEC.W #1,Rd	DEC.W #2,Rd	DEC.L #1,ERd	DEC.L #2,ERd	DAS Rd	MULXU.B Rs,Rd	MULXU.W Rs,ERd	MULXS.B Rs,Rd	MULXS.W Rs,ERd
		SUB			SUBX		SUBS			DEC					DAS	MULXU		MULXS	
							í	<b>?</b> (	ΞN	1E	:S	R AS		5.0	00	Sep	14, 2		page REJ09

Condi

**=** \_

Operation

@ @ 99

@(q,PC)

Instruction Length (Bytes)

Addressing Mode/

4

ERd32-#xx:32→ERd32 ERd32-ERs32→ERd32

Rd8-#xx:8-C→Rd8

Rd8-Rs8-C→Rd8

ERd32-1→ERd32 ERd32-2→ERd32 ERd32-4→ERd32

Rd16-Rs16→Rd16

4

 $\leftrightarrow$  $\leftrightarrow$ 

Ī

Rd8×Rs8→Rd16 (unsigned multiplication)

Rd8 decimal adjust→Rd8

ERd32-1→ERd32 ERd32-2→ERd32

Rd16-1→Rd16 Rd16-2→Rd16

Rd8-1→Rd8

Rd8×Rs8→Rd16 (signed multiplication)

(signed multiplication)

Rd16×Rs16→ERd32

(unsigned multiplication)

Rd16×Rs16→ERd32

			Su	A	Addressing Mode/ Instruction Length (Bytes)	ssi	ng l	100 H	→ ₹	9				
		eziS bns			LD V/	:Rn/@ERn+	11111778	(29,	99				Condi	ë
	Mnemonic	ədO	XX#	Вn	9)     @ El		@99		<b>® ®</b>	_	Operation	-	I	F
DIVXU	DIVXU.B Rs,Rd	В		7							Rd16÷Rs8→Rd16 (RdH: remainder,			. [
											RdL: quotient) (unsigned division)			
	DIVXU.W Rs, ERd	≥		7							ERd32÷Rs16→ERd32 (Ed: remainder,			] [
											Rd: quotient) (unsigned division)			
DIVXS	DIVXS.B Rs,Rd	<u>m</u>	<u> </u>	4							Rd16÷Rs8→Rd16 (RdH: remainder,			-
											RdL: quotient) (signed division)			
	DIVXS.W Rs,ERd	>		4							ERd32÷Rs16→ERd32 (Ed: remainder,	-		-
											Rd: quotient) (signed division)			
CMP	CMP.B #xx:8,Rd	B	7								Rd8-#xx:8	-	$\leftrightarrow$	٠,
	CMP.B Rs,Rd	В		2							Rd8-Rs8	-	$\leftrightarrow$	.,
	CMP.W #xx:16,Rd	3	4								Rd16-#xx:16	ı	<u>E</u>	
	CMP.W Rs,Rd	N	.,	2							Rd16-Rs16		[3]	1
	CMP.L #xx:32,ERd	_	9								ERd32-#xx:32	-	4	
	CMP.L ERS,ERd	_		7							ERd32-ERs32		4	
NEG	NEG.B Rd	В	.,	2							0-Rd8→Rd8		$\leftrightarrow$	•
	NEG.W Rd	8		2							0-Rd16→Rd16	ļ	$\leftrightarrow$	.,
	NEG.L ERd	_	.,	2							0-ERd32→ERd32	ı	$\leftrightarrow$	. ,
EXTU	EXTU.W Rd	≥	- 1	7							0→( <bit 15="" 8="" to=""> of Rd16)</bit>	-		
	EXTU.L ERd	_		7							0→( bit 31 to 16> of ERd32)	ļ		_
			l	l	l	l	l	ļ						Г

Rev. 5.00 Sep 14, 2006 page 800 of 1060 REJ09B0331-0500 RENESAS

			lnst	A P	Addressing Mode/ Instruction Length (Bytes)	sir Le	ngt N	Q   P	~ \f	(§				
	Mooni	9ziS bns1eq	XX	©EKu u	(d,ERn)	#u83@/u83	999	(3q,PC)		_	C state	- ا	Condi	<u>.</u> ₫
EXTS	EXTS:W Rd				_					-	( bit 7> of Rd16) →	1	1	1
			1								( <bit 15="" 8="" to=""> of Rd16)</bit>			,
	EXTS.L ERd	_	'	7							( <bit 15=""> of ERd32)→</bit>		H	
											( bit 31 to 16> of ERd32)			
TAS	TAS @ERd	В		4	_						@ERd-0→CCR set, (1)→		1	
											( <bit 7=""> of @ERd)</bit>			
MAC	MAC @ERn+, @ERm+	Ι		_		4					@ERnx@ERm+MAC→MAC		1	
											(signed multiplication)			L
											ERn+2→ERn,ERm+2→ERm			
CLRMAC	CLRMAC	ı								2	0→MACH,MACL	ı		
LDMAC	LDMAC ERS,MACH	٦	. 1	2							ERS→MACH	I		
	LDMAC ERS,MACL	٦	. 1	2							ERS→MACL	ı		
STMAC	STMAC MACH,ERd	_	. 1	7							MACH→ERd	ı		1
	STMAC MACL, ERd		- 1	2							MACL→ERd		4	

															1
(S															Ĺ
Addressing Mode/ Instruction Length (Bytes)	@ @ 99														Ĺ
اع ق	(39,b)														L
Z €	@99														L
Sing	@-ERn/@ERn+														L
on G	@(d,ERn)														L
Addressing Mode/ ruction Length (By	@ERn														L
str	Вn		7		7		4		2		2		4		L
르	XX#	2		4		9		7		4		9		2	L
	Operand Size	В	В	W	≥	_	_	В	В	W	≥	_	_	В	L
	Mnemonic	AND AND.B #xx:8,Rd	AND.B Rs,Rd	AND.W #xx:16,Rd	AND.W Rs,Rd	AND.L #xx:32,ERd	AND.L ERS,ERd	R OR.B #xx:8,Rd	OR.B Rs,Rd	OR.W #xx:16,Rd	OR.W Rs,Rd	OR.L #xx:32,ERd	OR.L ERS,ERd	XOR XOR.B #xx:8,Rd	
		A						OR						×	
	5.00 Sep 14, 20 9B0331-0500	006	pa	ige	802	2 of			ΕN	JE	:S	Δ	<u> </u>		

ERd32\#xx:32→ERd32 ERd32\ERs32→ERd32

Rd16∧#xx:16→Rd16

Rd16∧Rs16→Rd16

Condition Co

Operation

Rd8∧#xx:8→Rd8

Rd8∧Rs8→Rd8

 $\leftrightarrow$   $|\leftrightarrow$   $|\leftrightarrow$   $|\leftrightarrow$   $|\leftrightarrow$   $|\leftrightarrow$ 

 $\leftrightarrow$   $|\leftrightarrow$   $|\leftrightarrow$   $|\leftrightarrow$ 

ERd32√#xx:32→ERd32 ERd32√ERs32→ERd32

Rd16∨#xx:16→Rd16

Rd8∨#xx:8→Rd8

Rd8∨Rs8→Rd8

Rd16∨Rs16→Rd16

 $\leftrightarrow$   $|\leftrightarrow$   $|\leftrightarrow$ 

 $\leftrightarrow \mid \leftrightarrow$ 

ERd32⊕#xx:32→ERd32 ERd32⊕ERs32→ERd32

¬ Rd8→Rd8 ¬ Rd16→Rd16

≥

NOT.B Rd NOT.W Rd

NOT

Rd16⊕#xx:16→Rd16

Rd8⊕#xx:8→Rd8

Rd8⊕Rs8→Rd8

N

В

XOR.B Rs,Rd

**X** 

XOR.W #xx:16,Rd

XOR.W Rs,Rd

Rd16⊕Rs16→Rd16

2


≥


\_ | \_ | B

XOR.L #xx:32,ERd

XOR.L ERS,ERd

4 0 0






Rev. 5.00 Sep 14, 2006 page 804 of 1060

REJ09B0331-0500





	Condition Co	N		<u> </u>										     				<u> </u>			
	<u> </u>	_	- 1		- 1						- 1		- 1								_
		Operation	(#xx:3 of Rd8)←1	(#xx:3 of @ERd)←1	(#xx:3 of @aa:8)←1	(#xx:3 of @aa:16)←1	(#xx:3 of @aa:32)←1	(Rn8 of Rd8)←1	(Rn8 of @ERd)←1	(Rn8 of @aa:8)←1	(Rn8 of @aa:16)←1	(Rn8 of @aa:32)←1	(#xx:3 of Rd8)←0	(#xx:3 of @ERd)←0	(#xx:3 of @aa:8)←0	(#xx:3 of @aa:16)←0	(#xx:3 of @aa:32)←0	(Rn8 of Rd8)←0	(Rn8 of @ERd)←0	(Rn8 of @aa:8)←0	0 . (0)
(Si		_																			
Addressing Mode/ Instruction Length (Bytes)	@ 99																				
Addressing Mode/ ruction Length (By	d,PC)																				
g N ngtl		@ s			4	9	8			4	9	8			4	9	8			4	(
isin Le	+uЯ∃@/uЯ∃																				
lres ion	(nЯ∃,b	_																			
^dd uct	иЯ	_		4					4					4					4		
, Istr		uЫ	7					2					7					2			
=		KX#																			
	erand Size	ďΟ	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	٥
		Mnemonic	BSET #xx:3,Rd	BSET #xx:3, @ERd	BSET #xx:3, @aa:8	BSET #xx:3, @aa:16	BSET #xx:3, @aa:32	BSET Rn,Rd	BSET Rn, @ERd	BSET Rn, @aa:8	BSET Rn, @aa:16	BSET Rn, @aa:32	BCLR #xx:3,Rd	BCLR #xx:3, @ERd	BCLR #xx:3, @aa:8	BCLR #xx:3,@aa:16	BCLR #xx:3, @aa:32	BCLR Rn,Rd	BCLR Rn, @ERd	BCLR Rn, @aa:8	0.000
			BSET										BCLR								

			<u>ء</u> ا	¥ 1	ti de l	essi	l ig	Addressing Mode/ Instruction Length (Bytes)	B €	es)				
		erand Size			иЯ	(nA3,t	ERn/@ERn+	a, (Da,	66.0	`		O	Condit	¥
	Mnemonic	odO	XX#	иŊ	3@			שני ששי		_	Operation	_	I	_
BCLR	BCLR Rn,@aa:32	В					₩				(Rn8 of @aa:32)←0			
BNOT	BNOT #xx:3,Rd	В		7							(#xx:3 of Rd8)←[¬ (#xx:3 of Rd8)]			
	BNOT #xx:3,@ERd	В			4						(#xx:3 of @ERd)←			
											[¬ (#xx:3 of @ERd)]			
	BNOT #xx:3,@aa:8	В					7	4			(#xx:3 of @aa:8)←			
											[¬ (#xx:3 of @aa:8)]			
	BNOT #xx:3,@aa:16	В					_	9			(#xx:3 of @aa:16)←			П
											[¬ (#xx:3 of @aa:16)]			
	BNOT #xx:3,@aa:32	В						- &			(#xx:3 of @aa:32)←			
											[¬ (#xx:3 of @aa:32)]			
	BNOT Rn,Rd	В		2							(Rn8 of Rd8)←[¬ (Rn8 of Rd8)]			
	BNOT Rn,@ERd	В			4						(Rn8 of @ERd)←[¬ (Rn8 of @ERd)]			
	BNOT Rn,@aa:8	В					7	4			(Rn8 of @aa:8)←[¬ (Rn8 of @aa:8)]			
	BNOT Rn,@aa:16	В					_	9			(Rn8 of @aa:16)←			Т
											[¬ (Rn8 of @aa:16)]			
	BNOT Rn,@aa:32	В					~	8			(Rn8 of @aa:32)←			
											[¬ (Rn8 of @aa:32)]			
BTST	BTST #xx:3,Rd	В		7							¬ (#xx:3 of Rd8)→Z			
	BTST #xx:3, @ERd	В			4						¬ (#xx:3 of @ERd)→Z			
	BTST #xx:3.@aa:8	В					7	4			¬ (#xx:3 of @aa:8)→Z			

Rev. 5.00 Sep 14, 2006 page REJ09

				ĕ	Addressing Mode/	essi	ng	∣ĕ	de/			-		T
			=	딅	Instruction Length (Bytes)	<u>_</u>	eng	된	Ē	tes)				
		eziS bnare				1,ERn)	SKn/@ERn+		) 1,PC)	nn a			Condi	ibr
	Mnemonic	odO	XX#	иŊ	, <u>°</u> ∃®			שני @פ			Operation	_	ェ	Ξ
BTST	BTST #xx:3, @aa:32	В					μω	- 8			¬ (#xx:3 of @aa:32)→Z		H	
	BTST Rn,Rd	В		7							¬ (Rn8 of Rd8)→Z		1	
	BTST Rn, @ERd	В			4						¬ (Rn8 of @ERd)→Z	I	-	
	BTST Rn,@aa:8	В					4	4			¬ (Rn8 of @aa:8)→Z			
	BTST Rn,@aa:16	В					9	9			¬ (Rn8 of @aa:16)→Z	- 1		
	BTST Rn,@aa:32	В					3	8			¬ (Rn8 of @aa:32)→Z	I		_
BLD	BLD #xx:3,Rd	В		7				-	_		(#xx:3 of Rd8)→C		+	$\exists$
	BLD #xx:3,@ERd	В			4						(#xx:3 of @ERd)→C	ı		
	BLD #xx:3,@aa:8	В					4	4			(#xx:3 of @aa:8)→C			_
	BLD #xx:3,@aa:16	В					9	9			(#xx:3 of @aa:16)→C	- 1		
	BLD #xx:3,@aa:32	В					ω	8			(#xx:3 of @aa:32)→C	- 1		
BILD	BILD #xx:3,Rd	В		2							¬ (#xx:3 of Rd8)→C	ı		
	BILD #xx:3,@ERd	В			4						¬ (#xx:3 of @ERd)→C	- 1		$\exists$
	BILD #xx:3,@aa:8	В					4	4	-		¬ (#xx:3 of @aa:8)→C	- 1	+	$\exists$
	BILD #xx:3,@aa:16	В					9	9			¬ (#xx:3 of @aa:16)→C	- 1	1	
	BILD #xx:3,@aa:32	В					ω	8			¬ (#xx:3 of @aa:32)→C	- 1		
BST	BST #xx:3,Rd	В		7				-	_		C→(#xx:3 of Rd8)		+	$\exists$
	BST #xx:3,@ERd	В			4			$\dashv$	-		C→(#xx:3 of @ERd)	- 1	+	
	BST #xx:3,@aa:8	В					4	-			C→(#xx:3 of @aa:8)	I		
		1	1	1	1	1		ł	ł	$\left\{ \right.$		1	ł	Т

Rev. 5.00 Sep 14, 2006 page 808 of 1060 REJ09B0331-0500

			nst	Ad	Addressing Mode/ Instruction Length (Bytes)	ssin	ng M	9 E	چ د   چود ا	s)			
		erand Size		EBn	(d,ERn)	+uЯ∃@/uЯ∃-	99	(a,PC)	66.0				Condi
	Mnemonic		иа   х#	1Я (0)	_			<b>@</b>	_	-[	Operation	-	ᆈ
BST	BST #xx:3,@aa:16	В		_			9				C→(#xx:3 of @aa:16)		1
	BST #xx:3,@aa:32	В		-	_		8				C→(#xx:3 of @aa:32)		1
BIST	BIST #xx:3,Rd	В	. 4	2							¬ C→(#xx:3 of Rd8)		
	BIST #xx:3,@ERd	В		4	4						¬ C→(#xx:3 of @ERd)		1
	BIST #xx:3,@aa:8	В					4				- C→(#xx:3 of @aa:8)		
	BIST #xx:3,@aa:16	В					9				¬ C→(#xx:3 of @aa:16)		
	BIST #xx:3,@aa:32	В					8				¬ C→(#xx:3 of @aa:32)	-	
BAND	BAND #xx:3,Rd	В	. 4	2							C∧(#xx:3 of Rd8)→C		1
	BAND #xx:3,@ERd	В		4	4						C∧(#xx:3 of @ERd)→C		
	BAND #xx:3,@aa:8	В					4				C∧(#xx:3 of @aa:8)→C		
	BAND #xx:3,@aa:16	В					9				C∧(#xx:3 of @aa:16)→C		
	BAND #xx:3,@aa:32	В					8				C∧(#xx:3 of @aa:32)→C	-	
BIAND	BIAND #xx:3,Rd	В	. 4	2							C^[¬ (#xx:3 of Rd8)]→C		1
	BIAND #xx:3, @ERd	В		4	4						C∧[¬ (#xx:3 of @ERd)]→C		
	BIAND #xx:3, @aa:8	В					4				C∧[¬ (#xx:3 of @aa:8)]→C		
	BIAND #xx:3, @aa:16	В					9				C∧[¬ (#xx:3 of @aa:16)]→C	-	
	BIAND #xx:3, @aa:32	В					8				C∧[¬ (#xx:3 of @aa:32)]→C	- [	1
BOR	BOR #xx:3,Rd	В	. 4	2							C√(#xx:3 of Rd8)→C		
	BOR #xx:3,@ERd	В		4	4						C√(#xx:3 of @ERd)→C		



Rev. 5.00 Sep 14, 2006 page REJ09

		_	ustr	Adr l	dres ion	Addressing Mode/ Instruction Length (Bytes)	g M	g g	_ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				
		erand Size		uЯ	(nA3,t	ERn/@ERn+	е	(Jati	, 88				Condi
	Mnemonic	odO xx#	uy uy	∃@			<b>®</b> 9		0 0	_	Operation	<b>-</b>	I
BOR	BOR #xx:3,@aa:8	В		_			4				C∨(#xx:3 of @aa:8)→C		Ι
	BOR #xx:3,@aa:16	В					9				C∨(#xx:3 of @aa:16)→C		I
	BOR #xx:3,@aa:32	В					∞				C∨(#xx:3 of @aa:32)→C		1
BIOR	BIOR #xx:3,Rd	В	2								C∨[¬ (#xx:3 of Rd8)]→C		Ι
	BIOR #xx:3, @ERd	В		4							C∨[¬ (#xx:3 of @ERd)]→C		
	BIOR #xx:3,@aa:8	В					4				C∨[¬ (#xx:3 of @aa:8)]→C		Ī
	BIOR #xx:3,@aa:16	В					9				C∨[¬ (#xx:3 of @aa:16)]→C		I
	BIOR #xx:3,@aa:32	В					8				C∨[¬ (#xx:3 of @aa:32)]→C		Ţ
BXOR	BXOR #xx:3,Rd	В	2								C⊕(#xx:3 of Rd8)→C		Ι
	BXOR #xx:3,@ERd	В		4							C⊕(#xx:3 of @ERd)→C		I
	BXOR #xx:3,@aa:8	В					4				C⊕(#xx:3 of @aa:8)→C		I
	BXOR #xx:3,@aa:16	В					9				C⊕(#xx:3 of @aa:16)→C		I
	BXOR #xx:3,@aa:32	В					8				C⊕(#xx:3 of @aa:32)→C		Ι
BIXOR	BIXOR #xx:3,Rd	В	2								C⊕[¬ (#xx:3 of Rd8)]→C		Ι
	BIXOR #xx:3, @ERd	В		4							C⊕[¬ (#xx:3 of @ERd)]→C		Ī
	BIXOR #xx:3, @aa:8	В					4				C⊕[¬ (#xx:3 of @aa:8)]→C		Ī
	BIXOR #xx:3, @aa:16	В					9				C⊕[¬ (#xx:3 of @aa:16)]→C		Ι
	BIXOR #xx:3, @aa:32	В					8				C⊕[¬ (#xx:3 of @aa:32)]→C		

Rev. 5.00 Sep 14, 2006 page 810 of 1060 REJ09B0331-0500

St d:8) St d:8				Inst	Adc	ion	Addressing Mode/ ruction Length (By	¥ No.	Addressing Mode/ Instruction Length (Bytes)	s)						
Minemonic Operan   Minemonic						(u <sub>2</sub>	+u为3@/	, ,			Operation		ၓ	i	į.	ŭ
BRA d:8(BT d:8)       —       2       if condition is true then         BRA d:16(BT d:16)       —       4       PC←PC+d         BRN d:16(BF d:16)       —       4       else next;         BHI d:8       —       4       4         BHI d:16       —       4       4         BLS d:16       —       4       4         BCC d:16(BHS d:16)       —       4       4         BCC d:16(BHS d:16)       —       4       4         BCS d:16(BLO d:16)       —       4       4         BNE d:16       —       4       4         BNE d:16       —       4       4         BNE d:16       —       4       4         BNC d:16       —       4       4		Mnemonic					@−ERr			_		Branching Condition	_	I	z	Z
PC←PC+d	Bcc	BRA d:8(BT d:8)	T	$\vdash$	-			12			if condition is true then	Always	П	Ħ	Ħ	H
else next;		BRA d:16(BT d:16)	-					4			PC←PC+d		1	i	i	i
		BRN d:8(BF d:8)						2			else next;	Never	Ι	Ė	Ė	
		BRN d:16(BF d:16)	-					4	_					Ť	i	
		BHI d:8						2				C~Z=0		İ	Ė	
		BHI d:16	Т					4					I	İ	i	- -
		BLS d:8	-					2				C~Z=1		Ť	i	
		BLS d:16	Т					4						Ť	Ħ	_ -
		BCC d:B(BHS d:8)	Т					7				C=0	Ι	İ	i	
BLO d:8) — 2 BLO d:16) — 4		BCC d:16(BHS d:16)	-					4						Ť	Ė	_ -
BLO d:16) — 4 4 2 2 — 2 4 4 4 4 4 4 4 4 4 4 4 4 4		BCS d:8(BLO d:8)	Т					2				C=1		Ť	Ħ	- -
		BCS d:16(BLO d:16)	Т					4					Ι	Ħ	Ħ	$\dot{\top}$
4 0 4 0 4		BNE d:8	-					7				Z=0		Ť	Ė	_ -
		BNE d:16	-					4					Π	Ť	Ė	T
4 2 4		BEQ d:8	Т					2				Z=1		Ħ	Ħ	
		BEQ d:16	П					4			'			Ħ	Ħ	$\exists$
		BVC d:8						2				V=0		Ť	İ	- -
		BVC d:16						4	_					Ť	÷	<u> </u>

Rev. 5.00 Sep 14, 2006 page REJ09

			l si	T Ag	dres	Addressing Mode/ Instruction Length (Bytes)	ĕg g	g   g	tes	0				
		əziS bu				+uЯ∃@/u			p	Operation		ŏ	Condit	ī
	Mnemonic		XX#	@EВr	3,b)@	9–ER	@99	<b>զ,b)</b> @	@ @ g		Branching Condition	_	I	Z
Bcc	BVS d:8	Τ						2			V=1	Τ		
	BVS d:16	Т						4				Τ	Π	
	BPL d:8	Т						2			0=N	Ι		
	BPL d:16							4				Т		
	BMI d:8	Т						2			N=1	Т		
	BMI d:16	Π						4				Τ		
	BGE d:8							2			N⊕V=0	Т		
	BGE d:16	Т						4				Τ	Τ	
	BLT d:8	Т						2			l=V⊕N	Ι		
	BLT d:16							4				Т		
	BGT d:8	Т						2			Z√(N⊕V)=0	Т	Т	
	BGT d:16	Т						4				Ι		
	BLE d:8	Ι						2			Z~(N⊕V)=1	-		
	BLE d:16	$\overline{}$						4				Τ	Τ	
									ı			ı	ı	ľ

Rev. 5.00 Sep 14, 2006 page 812 of 1060 REJ09B0331-0500



			l su	T A	Addressing Mode/ Instruction Length (Bytes)	ssir Le	J gr	h de	ğ e	(S)			
		erand Size			4 EBD)	a,ERn/@ERn+		(Ja'r	933				Condi
	Mnemonic	odO	XX#	uЯ			<b>@</b> 9			_	Operation	_	I
JMP	JMP @ERn	Ι			7						PC←ERn		I
	JMP @aa:24	I					4				PC←aa:24		İ
	JMP @@aa:8	П							2		PC←@aa:8		i
BSR	BSR d:8	I						7			PC→@-SP,PC←PC+d:8		
	BSR d:16	Ι						4			PC→@-SP,PC←PC+d:16		İ
JSR	JSR @ERn	Π			2						PC→@-SP,PC←ERn		
	JSR @aa:24	П					4				PC→@-SP,PC←aa:24		
	JSR @@aa:8	П							7		PC→@-SP,PC←@aa:8		i
RTS	RTS	-								2	PC←@SP+		İ

			<u>u</u>	ξ¥	Addressing Mode/ ruction Length (By	ssi n L	ing	ξĘ	Addressing Mode/ Instruction Length (Bytes)	es)					
	Mnemonic	Sperand Size	xx;	u	@EKn	@(d,ERn)	#uЫ∃@/uЫ∃-@	0399 0399	@(q,PC) @@aa		Onerstion	- ا	Condition C	<u>:</u> ≥	u N
TRAPA	TRAPA #xx:2	1	_					`-		-	PC→@-SP,CCR→@-SP,	-	:	:	$\perp \perp$
											EXR→@-SP, <vector>→PC</vector>				
RTE	RTE	Τ									EXR←@SP+,CCR←@SP+,	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
											PC←@SP+				
SLEEP	SLEEP	Т									Transition to power-down state			П	
CDC	LDC #xx:8,CCR	ω	7								#xx:8→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	LDC #xx:8,EXR	В	4								#xx:8→EXR			-	
	LDC Rs,CCR	В		2							Rs8→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	LDC Rs,EXR	В		2							Rs8→EXR		-	-	
	LDC @ERs,CCR	≥			4						@ERs→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	LDC @ERS,EXR	≥			4						@ERs→EXR		-	-	
	LDC @(d:16,ERs),CCR	≥				9					@(d:16,ERs)→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	LDC @(d:16,ERs),EXR	8				9					@(d:16,ERs)→EXR		-	-	
	LDC @(d:32,ERs),CCR	8			_	10					@(d:32,ERs)→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	LDC @(d:32,ERs),EXR	≥			_	10					@(d:32,ERs)→EXR		-	Π	
	LDC @ERs+,CCR	>					4				@ERs→CCR,ERs32+2→ERs32	$\leftrightarrow$	$\leftrightarrow$	$\Rightarrow$	$\leftrightarrow$
	LDC @ERs+,EXR	≥					4				@ERs→EXR,ERs32+2→ERs32			-	
	LDC @aa:16,CCR	≥						9			@aa:16→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	LDC @aa:16,EXR	≥					_	9			@aa:16→EXR				
	LDC @aa:32,CCR	8						8			@aa:32→CCR	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$
	I DC @aa:32 EXB	}						α			@aa:32→FXR				_

Rev. 5.00 Sep 14, 2006 page 814 of 1060 REJ09B0331-0500

Į	(30 P)																				
١	@ 99											9	9	8	8						
	@-ERn/@ERn+									4	4										
	@(d,ERn)					6	9	10	10												
	@ERn			4	4																
	иЯ	2	2																		
	XX#															2	4	2	4	2	4
	Operand Size	В	В	≥	≷	8	≥	≥	≥	≥	≥	≥	≥	≥	8	В	В	В	В	В	В
	Mnemonic	STC CCR,Rd	STC EXR,Rd	STC CCR, @ERd	STC EXR,@ERd	STC CCR, @(d:16, ERd)	STC EXR,@(d:16,ERd)	STC CCR, @(d:32, ERd)	STC EXR, @(d:32, ERd)	STC CCR, @-ERd	STC EXR,@-ERd	STC CCR, @aa:16	STC EXR,@aa:16	STC CCR, @aa:32	STC EXR,@aa:32	ANDC #xx:8,CCR	ANDC #xx:8,EXR	ORC #xx:8,CCR	ORC #xx:8,EXR	XORC #xx:8,CCR	XORC #xx:8,EXR
		STC														ANDC		ORC		XORC	
												R	lev.	5.0	00	Ser	o 14	I, 2 <sup>,</sup>	00€	pa RE	age
							ĺ	₹(	ΞN	1 <b>C</b>	S	Δ	5							KE,	JUS

CCR→@(d:16,ERd) EXR→@(d:16,ERd) CCR→@(d:32,ERd) EXR→@(d:32,ERd)

CCR→@ERd EXR→@ERd

Condit I I

Operation

@ @ 99

@(q,PC)

Instruction Length (Bytes)

Addressing Mode/

CCR→Rd8 EXR→Rd8



 $\leftrightarrow$ 

 $\leftrightarrow$ 

 $\leftrightarrow$ 

CCR∨#xx:8→CCR

EXR∧#xx:8→EXR

 $\leftrightarrow$ 

CCR∧#xx:8→CCR

ERd32-2→ERd32,CCR→@ERd ERd32-2→ERd32,EXR→@ERd

CCR→@aa:16 EXR→@aa:16 CCR→@aa:32 EXR→@aa:32  $\leftrightarrow$  $\leftrightarrow$ 

 $\leftrightarrow$ 

CCR⊕#xx:8→CCR

EXR∨#xx:8→EXR

EXR⊕#xx:8→EXR

Conditio           Operation         I H N           @ER5→@ER6	Mnemonic  EEPMOV.W  EEPMOV.W  Rn  Rn  Rn	@ERn @(d,ERn) @-ERn/@ERn+	(Oq,b)@		<b>!</b> =	0 -	υς Ξ	i <del>j</del> z	2 2
§ 1.4. ESE 4.	Mnemonic Op #xx #xx	-0 ))0 30	0)@		=	-	<b>I</b>	z	7
7 - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2				4	<b>!</b> =				
- 2 <u>2</u> 22 <u>4</u>	EEPMOV.W				Repeat @ER5→@ER6 ER5+1→ER5 ER6+1→ER6 P.41.1→R41				
4 <u>-27</u> 22	EEPMOV.W —				ER5+1→ER5 ER6+1→ER6 P.41-1→R41	_			
- 4 <u>- 5 2 2 2</u> 2	EEPMOV.W				ER6+1→ER6 R4I-1→R4I	_	_		
-45 <u>Z</u> <u>Z</u> <u>Z</u>	EEPMOV.W				PAI -1 →R4I				
	EEPMOV.W				14414				
	EEPMOV.W		_		Until R4L=0				
4. <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u> <u> 52</u>	EEPMOV.W				else next;				
4. Z. Z. Z. Z. Z. Z. Z. Z. Z. Z. Z. Z. Z.				4			I	Ι	
- 4 <u>- 5 2 2 2 4</u>									
4. <u> 4 5. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2.</u>					ER5+1→ER5				
÷.4.EZE4					ER6+1→ER6				
-: 4: <u>EZE</u>					R4-1→R4				
- 2. - 2. - 2. - 2. - 2. - 2. - 2. - 2.					Until R4=0				
-:4 <u>E</u> Z <u>E</u> Z					else next;				
	- 2	states requ	ired for e	- Xe	cution when the instruction and its c	per	and	sar	Φ
, .,		o registers,	nine sta	tes	for three registers, or eleven states	for	four	reg	<u>.</u>
••		s at bit 11; o	otherwise	Cle	eared to 0.				
	• • •	s at bit 27; o	otherwise	S	eared to 0.				

Rev. 5.00 Sep 14, 2006 page 816 of 1060

REJ09B0331-0500

One additional state is required for execution immediately after a MULXU, MULXS, or STMAC instruction. Also, a additional states are required for execution of a MULXU instruction within three states after execution of a MAC ir if there is a one-state instruction (such as NOP) between a MAC instruction and a MULXU instruction, the MULXI

A maximum of two additional states are required for execution of a MULXS instruction within two states after exer instruction. For example, if there is a one-state instruction (such as NOP) between a MAC instruction and a MUL

Set to 1 when the divisor is negative; otherwise cleared to 0. Set to 1 when the divisor is zero; otherwise cleared to 0.

<u>@</u>[6]

MULXS instruction will be one state longer.

states longer.

 $\subseteq$ 

Rev. 5.00 Sep 14, 2006 page REJ09

Instruc-	Mnemonic	0.10								Instructio	Instruction Format		
tion		3125		1st byte	2nd	2nd byte	3rd byte	-	4th byte	5th byte	6th byte	7th byte	8th by
ADD	ADD.B #xx:8,Rd	В	8	Б	AI.	IMM							
	ADD.B Rs,Rd	В	0	8	LS	Б							
	ADD.W #xx:16,Rd	>	7	6	-	Б		MM					
	ADD.W Rs,Rd	8	0	6	LS	ъ							
	ADD.L #xx:32,ERd	٦	7	4	1	0 erd			IMM	N			
	ADD.L ERS,ERd	_	0	4	1 ers	1 ers 0 erd							
ADDS	ADDS #1,ERd	_	0	а	0	0 erd							
	ADDS #2,ERd	_	0	В	80	0 erd							
	ADDS #4,ERd	_	0	В	6	0 erd							
ADDX	ADDX #xx:8,Rd	В	6	5	≧	MM							
	ADDX Rs,Rd	В	0	ш	rs	rd							
AND	AND.B #xx:8,Rd	В	В	ъ	≅	MMI							
	AND.B Rs,Rd	В	-	9	rs	ū							
	AND.W #xx:16,Rd	8	7	6	9	Б		MM					
	AND.W Rs,Rd	≥	9	9	rs	Б							
	AND.L #xx:32,ERd	٦	7	4	9	0 erd			IMM	N			
	AND.L ERS,ERd	_	0	-	ш	0	9	9 0 9	ers 0 erd				
ANDC	ANDC #xx:8,CCR	М	0	9	≧	MM							
	ANDC #xx:8,EXR	В	0	1	4	1	0	9	IMM				
BAND	BAND #xx:3,Rd	В	7	9	имі о	rd							
	BAND #xx:3, @ERd	В	7	ပ	0 erd	0	2	6 0 IMM	0				
	BAND #xx:3, @aa:8	В	7	ш	at	abs	7 (	6 0 IMM	0 MI				
	BAND #xx:3, @aa:16	В	9	4	-	0		abs		7 6	O IMM O		
	BAND #xx:3, @aa:32	В	9	A	3	0			abs	s		7 6	OIMM
Bcc	BRA d:8 (BT d:8)	1	4	0	ġ	dsib							
	BRA d:16 (BT d:16)	1	2	8	0	0		disp					
	BRN d:8 (BF d:8)	Ι	4	1	di	disp							
	BRN d:16 (BF d:16)	I	2	8	-	0		disb					
	Ì												

Rev. 5.00 Sep 14, 2006 page 818 of 1060 REJ09B0331-0500

Instruc-								Instructio	Instruction Format		Г
tion	Мпетопіс	Size	1st	1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	
Bcc	BHI d:8	I	4	2	disp						
	BHI d:16	I	2	8	2 0	dsip					
	BLS d:8	Ι	4	3	disp						
	BLS d:16	Ι	2	8	3 0	disp					
	BCC d:8 (BHS d:8)	Ι	4	4	dsip						
	BCC d:16 (BHS d:16)	Ι	2	8	4 0	disp					
	BCS d:8 (BLO d:8)	I	4	5	dsip						
	BCS d:16 (BLO d:16)	I	2	8	5 0	disp					
	BNE d:8	Ι	4	9	dsip						
	BNE d:16	Ι	5	8	0 9	disp					
	BEQ d:8	Ι	4	7	dsip						
	BEQ d:16	I	2	8	7 0	dsip					
	BVC d:8	١	4	8	dsib						
	BVC d:16	-	2	8	8 0	dsib	(				
	BVS d:8	Ι	4	6	disp						
	BVS d:16	١	2	8	0 6	dsib					
	BPL d:8	-	4	Α	dsip						
	BPL d:16	Ι	5	8	A 0	disp					
	BMI d:8	١	4	В	disp						
	BMI d:16	1	2	8	B 0	disp					
	BGE d:8	Ι	4	ပ	disp						
	BGE d:16	١	2	8	0 0	dsib					
	BLT d:8	-	4	D	dsip						
	BLT d:16	I	2	8	0 0	dsip					
	BGT d:8	١	4	ш	dsib						
	BGT d:16	1	2	8	E 0	disp					
	BLE d:8	Ι	4	ц	disp						
	BLE d:16	I	2	8	Р 0	disp					

Rev. 5.00 Sep 14, 2006 page REJ09

Instruc-	Mnemonic	i									Instru	ction	Instruction Format		
tion		Size		1st byte	2nd	2nd byte	3rd	3rd byte	4th byte	yte	5th byte	e.	6th byte	7th byte	e (
BCLR	BCLR #xx:3,Rd	В	7	2	о імм	ъ									
	BCLR #xx:3,@ERd	В	7	۵	0 erd	0	7	7	ОШММ	0					
	BCLR #xx:3, @aa:8	В	7	ш	ak	abs	7	7	0 IMM	0					
	BCLR #xx:3, @aa:16	В	9	A	1	8		ιυ	abs			2 (	0 MMI 0		
	BCLR #xx:3, @aa:32	В	9	A	3	8				abs	SC			. 2	2 0 1
	BCLR Rn,Rd	В	9	2	٤	ы									
	BCLR Rn, @ ERd	В	7	۵	0 erd	0	9	7	٤	0					
	BCLR Rn, @aa:8	В	7	ш	aţ	abs	9	7	٤	0					
	BCLR Rn, @aa:16	В	9	٨	-	8		10	abs		9	2	n 0		
	BCLR Rn, @aa:32	В	9	A	3	8				abs	SC			9	2   r
BIAND	BIAND #xx:3,Rd	В	2	9	1 IMM	rd									
	BIAND #xx:3, @ERd	В	7	ပ	0 erd	0	7	9	1 IMM	0					
	BIAND #xx:3, @aa:8	В	2	ш	ak	abs	7	9	1 IMM	0					
	BIAND #xx:3, @aa:16	В	9	A	1	0		w	abs		2	6 1	1 IMM 0		
	BIAND #xx:3, @aa:32	В	9	⋖	3	0				abs	SC			7	6 1 1
BILD	BILD #xx:3,Rd	В	2	7	1 IMM	rd									
	BILD #xx:3,@ERd	В	2	၁	0 erd	0	7	7	1 IMM	0					
	BILD #xx:3,@aa:8	В	7	ш	ak	abs	7	7	1 IMM	0					
	BILD #xx:3,@aa:16	В	9	Α	1	0		ω	abs			7 1	1 IMM 0		
	BILD #xx:3,@aa:32	В	9	A	3	0				abs	SC			. 2	7 11
BIOR	BIOR #xx:3,Rd	В	2	4	1 IMM	rd									
	BIOR #xx:3,@ERd	В	7	၁	0 erd	0	7	4	1 IMM	0					
	BIOR #xx:3,@aa:8	В	7	ш	ak	abs	7	4	1 IMM	0					
	BIOR #xx:3,@aa:16	В	9	∢	-	0		io	abs		7	4	1 IMM 0		
	BIOR #xx:3,@aa:32	В	9	∢	3	0				aps	8			, ,	4 11

Rev. 5.00 Sep 14, 2006 page 820 of 1060 REJ09B0331-0500



Inctring.											Instr	uctio	Instruction Format		
tion	Mnemonic	Size	1st byte	yte	2nd byte	byte	3rd	3rd byte	4th byte	yte	5th byte	J te	6th byte	7th byte	<u>ه</u>
BIST	BIST #xx:3,Rd	В	9	7	1 IMM	ā									
	BIST #xx:3,@ERd	В	7	D	0 erd	0	9	7	1 IMM	0					
	BIST #xx:3,@aa:8	В	7	н	abs	S	9	7	1 IMM	0					
	BIST #xx:3,@aa:16	В	9	A	-	8		, a	abs		9	7	1 IMM 0		
	BIST #xx:3,@aa:32	В	9	Α	3	8				abs	လွ			9	7 11
BIXOR	BIXOR #xx:3,Rd	В	7	2	1 IMM	rd									
	BIXOR #xx:3,@ERd	В	7	C	0 erd	0	2	2	1 IMM	0					
	BIXOR #xx:3,@aa:8	В	7	Е	abs	S	2	2	1 IMM	0					
	BIXOR #xx:3,@aa:16	В	9	А	1	0		В	abs		7	5	1 IMM 0		
	BIXOR #xx:3,@aa:32	В	9	А	3	0				abs	S			7	5 11
BLD	BLD #xx:3,Rd	В	7	7	о імм	rd									
	BLD #xx:3, @ERd	В	7	С	0 erd	0	2	7	о імм	0					
	BLD #xx:3, @aa:8	В	7	Ш	abs	S	7	7	ОІММ	0					
	BLD #xx:3, @aa:16	В	9	Α	1	0		В	abs		7	7	0 MMI 0		
	BLD #xx:3,@aa:32	В	9	А	3	0				abs	S			7	7 0 11
BNOT	BNOT #xx:3,Rd	В	2	1	имі о	rd									
	BNOT #xx:3,@ERd	В	7	D	0 erd	0	7	1	ОІММ	0					
	BNOT #xx:3,@aa:8	В	7	F	abs	S	7	-	0 IMM	0					
	BNOT #xx:3,@aa:16	В	9	A	1	8		a	abs		7	_	0 MMI 0		
	BNOT #xx:3,@aa:32	В	9	А	3	8				abs	S			7	1 0 1
	BNOT Rn,Rd	В	9	1	٤	Б									
	BNOT Rn,@ERd	В	7	D	0 erd	0	9	-	E	0					
	BNOT Rn,@aa:8	В		ш	abs	S	9	-	E	0					
	BNOT Rn,@aa:16	В	9	А	-	8		В	abs		9	1	rn 0		
	BNOT Rn,@aa:32	В	9	٨	3	8				abs	တ္သ			9	_

Rev. 5.00 Sep 14, 2006 page REJ0:



Instruc-	Mnemonic	.!									lnst	ructio	Instruction Format			
tion		Size	1st byte	yte	2nd byte	yte	3rd	3rd byte	4th byte	yte	5th byte	yte	6th byte	7tl	7th byte	_
BOR	BOR #xx:3,Rd	В	7	4	о ІММ	ъ										
	BOR #xx:3, @ERd	В	7	С	0 erd	0	7	4	O IMM	0						
	BOR #xx:3,@aa:8	В	7	ш	abs	s	7	4	0 IMM	0						
	BOR #xx:3, @aa:16	В	9	A	1	0			abs		7	4	0 IMM 0			
	BOR #xx:3,@aa:32	В	9	Α	3	0				abs	S			7	4	0 11
BSET	BSET #xx:3,Rd	В	7	0	имі о	rd										
	BSET #xx:3, @ERd	В	7	۵	0 erd	0	7	0	ОІММ	0						
	BSET #xx:3,@aa:8	В	7	ш	aps	S	7	0	O IMM	0						
	BSET #xx:3,@aa:16	В	9	4	-	8			abs		7	0	O IMM O			
	BSET #xx:3, @aa:32	В	9	٨	3	8				aţ	abs			7	0	0
	BSET Rn,Rd	В	9	0	٤	ъ										
	BSET Rn, @ERd	В	7	۵	0 erd	0	9	0	٤	0						
	BSET Rn, @aa:8	Ф	7	ш	abs	s	9	0	٤	0						
	BSET Rn, @aa:16	В	9	⋖	-	8			abs		9	0	n 0			
	BSET Rn, @aa:32	В	9	٨	3	8				abs	S			9	0	_
BSR	BSR d:8	Ι	2	2	dsip	d										
	BSR d:16	I	2	ပ	0	0			dsip							
BST	BST #xx:3,Rd	В	9	7	о имм	rd										
	BST #xx:3,@ERd	В	7	D	0 erd	0	9	7	O IMM	0						
	BST #xx:3,@aa:8	В	7	ட	aps	s	9	7	O IMM	0						
	BST #xx:3,@aa:16	В	9	Α	1	8		٠٥	abs		9	7	0 IMM 0			
	BST #xx:3,@aa:32	В	9	Α	3	8				ak	abs			9	2	0 11
BTST	BTST #xx:3,Rd	В	7	3	имі о	rd										
	BTST #xx:3, @ERd	В	7	ပ	0 erd	0	7	3	O IMM	0						
	BTST #xx:3,@aa:8	В	7	ш	abs	s	7	3	о імм	0						
	BTST #xx:3,@aa:16	В	9	4	-	0			abs		7	3	0 MMI 0			
	BTST #xx:3,@aa:32	В	9	Α	3	0				ak	abs			7	3	0
	BTST Rn,Rd	В	9	8	٤	Б										
	BTST Do @EDd	а	7	C	Oord	0	g	۲	ď	c						

Rev. 5.00 Sep 14, 2006 page 822 of 1060 REJ09B0331-0500



Instruc-	Mnemonic								Instruction	Instruction Format		
tion		Size		1st byte	2nd	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	_
BTST	BTST Rn, @aa:8	В	2	Е	at	abs	6 3	rn 0				
	BTST Rn, @aa:16	В	9	∢	-	0	Ø	abs	9	m 0		
	BTST Rn, @aa:32	В	9	Α	3	0		а	abs		6 3	_
BXOR	BXOR #xx:3,Rd	В	7	5	о імм	Þ						
	BXOR #xx:3,@ERd	В	7	С	0 erd	0	7 5	0 IMM 0				
	BXOR #xx:3, @aa:8	В	2	В	aţ	abs	7 5	0 IMM 0				
	BXOR #xx:3,@aa:16	В	9	A	1	0	, co	abs	7 5	0 MMI 0		
	BXOR #xx:3,@aa:32	В	9	٧	8	0		B	abs		9 /	0
CLRMAC	CLRMAC CLRMAC	I	0	1	۷	0						
CMP	CMP.B #xx:8,Rd	В	٧	rd	M	MMI						
	CMP.B Rs,Rd	В	1	С	IS	Þ						
	CMP.W #xx:16,Rd	≥	2	6	2	5	=	IMM				
	CMP.W Rs,Rd	≥	1	۵	গ্ৰ	5						
	CMP.L #xx:32,ERd	٦	2	٧	7	0 erd		4I	IMM			
	CMP.L ERS,ERd	٦	1	F	1 ers	0 erd						
DAA	DAA Rd	В	0	F	0	p						
DAS	DAS Rd	В	1	F	0	ъ						
DEC	DEC.B Rd	В	ı	٧	0	p						
	DEC.W #1,Rd	W	1	В	5	p						
	DEC.W #2,Rd	>	-	В	D	5						
	DEC.L #1,ERd	_	1	В	7	0 erd						
	DEC.L #2,ERd	_	1	В	ш	0 erd						
DIVXS	DIVXS.B Rs,Rd	В	0	1	۵	0	5 1	rs rd				
	DIVXS.W Rs,ERd	8	0	1	D	0	5 3	rs 0 erd				
DIVXU	DIVXU.B Rs,Rd	В	9	1	SI	5						
	DIVXU.W Rs,ERd	>	2	ဗ	গ্ৰ	0 erd						
EEPMOV	EEPMOV EEPMOV.B	_	2	В	9	၁	6 9	8 F				
	EEPMOV.W	I	7	В	Ο	4	5 9	8 				

Instruc-	Magazic										Inst	Instruction Format	n Forn	nat		
tion		Size		1st byte	2nd	2nd byte	3rd byte		4th byte	te	5th byte	yte	6th byte	byte	7th byte	_
EXTS	EXTS.W Rd	Μ	-	7	۵	Ð										
	EXTS.L ERd	_	-	7	щ	0 erd										
EXTU	EXTU.W Rd	≥	-	7	2	2										
	EXTU.L ERd	٦	1	7	7	0 erd										
NC	INC.B Rd	В	0	∢	0	5										
	INC.W #1,Rd	8	0	В	2	Þ										
	INC.W #2,Rd	≥	0	ш	۵	5										
	INC.L #1,ERd	_	0	Ф	7	0 erd										
	INC.L #2,ERd	_	0	<u>m</u>	ш	0 erd										
JMP	JMP @ERn	Ι	2	6	0 ern	0										
	JMP @aa:24	Ι	2	∢			abs									
	JMP @@aa:8	Ι	2	В	ä	abs										
JSR	JSR @ERn	Ι	2	۵	0 ern	0										
	JSR @aa:24	I	2	ш			abs									
	JSR @@aa:8	Ι	2	ш	ā	abs										
LDC	LDC #xx:8,CCR	В	0	7	≅	MMI										
	LDC #xx:8,EXR	В	0	1	4	1	0	7	IMM							
	LDC Rs,CCR	В	0	3	0	S										
	LDC Rs,EXR	В	0	3	-	S										
	LDC @ERs,CCR	≥	0	-	4	0	9	0 6	ers	0						
	LDC @ERS,EXR	>	0	-	4	-	9	0 6	ers	0						
	LDC @(d:16,ERs),CCR	Μ	0	-	4	0	9	ь 0	ers	0		disp	d			
	LDC @(d:16,ERs),EXR	>	0	-	4	-	9 P	Р.	ers	0		disp	d.			
	LDC @(d:32,ERs),CCR	8	0	-	4	0	3 /	8	ers	0	9	В	2	0		
	LDC @(d:32,ERs),EXR	≥	0	-	4	-	2	8	ers	0	9	В	7	0		
	LDC @ERs+,CCR	≥	0	-	4	0	9	0	ers	0						
	LDC @ERs+,EXR	Μ	0	-	4	-	] 9	0 0	ers	0						
	LDC @aa:16,CCR	≥	0	-	4	0	9	<u>а</u>		0		disp	ا م			
	I DC @aa-16 EVD	1/1/	c	7	7	,				0		dien	g			

Rev. 5.00 Sep 14, 2006 page 824 of 1060 REJ09B0331-0500



Instruc-	Mnemonic	i.									Instructic	Instruction Format		
tion		SIZE		1st byte	2nd byte	yte	3rd byte	yte	4th byte	e	5th byte	6th byte	7th byte	
ГРС	LDC @aa:32,CCR	W	0	1	4	0	9	В	2	0		at	abs	
	LDC @aa:32,EXR	8	0	1	4	1	9	В	2	0		ak	abs	
LDM	LDM.L @SP+, (ERn-ERn+1)	٦	0	-	-	0	9	D	2 0	0 ern+1				
	LDM.L @SP+, (ERn-ERn+2)	٦	0	1	2	0	9	D	0 2	0 ern+2				
	LDM.L @SP+, (ERn-ERn+3)	_	0	1	3	0	9	D	7 0	0 ern+3				
LDMAC	LDMAC ERS,MACH	7	0	3	5 (	0 ers								
	LDMAC ERS,MACL	_	0	3	က	0 ers								
MAC	MAC @ERn+,@ERm+	1	0	1	9	0	9	D	0 ern 0 erm	erm				
MOV	MOV.B #xx:8,Rd	В	ь	rd	MMI	>								
	MOV.B Rs,Rd	В	0	С	ত	Þ								
	MOV.B @ERs,Rd	В	9	8	o ers	rd								
	MOV.B @(d:16,ERs),Rd	В	9	Ш	0 ers	Б		disp	ds					
	MOV.B @(d:32,ERs),Rd	В	7	8	o ers	0	9	Α	5	- P		dis	dsip	
	MOV.B @ERs+,Rd	В	9	C	0 ers	Б								
	MOV.B @aa:8,Rd	В	2	rd	abs	s								
	MOV.B @aa:16,Rd	В	9	Α	0	Б		ac	abs					
	MOV.B @aa:32,Rd	В	9	Α	7	Б				abs	60			
	MOV.B Rs, @ERd	В	9	8	1 erd	LS								
	MOV.B Rs, @ (d:16,ERd)	В	9	Е	1 erd	rs		disp	ds					
	MOV.B Rs, @ (d:32,ERd)	В	7	8	0 erd	0	9	Α	A	LS		dis	dsip	
	MOV.B Rs,@-ERd	В	9	С	1 erd	LS.								
	MOV.B Rs,@aa:8	В	3	rs	abs	s								
	MOV.B Rs,@aa :16	В	9	А	8	rs		ac	abs					
	MOV.B Rs, @aa:32	В	9	Α	⋖	S				abs	0			
	MOV.W #xx:16,Rd	8	7	6	0	rd		≧	IMM					
	MOV.W Rs,Rd	≥	0	D	ន	Б								
	MOV.W @ERs,Rd	≥	9	6	0 ers	Б								
	MOV.W @(d:16,ERs),Rd	×	9	F	0 ers	rd		dis	disp					

Instruc-	Mnemonic	0									Instru	ction	Instruction Format		
tion		Size		1st byte	2nd	2nd byte	3rd byte	yte	4th byte	yte	5th byte	6	6th byte	7th byte	٤
MOV	MOV.W @ERs+,Rd	≷	9	۵	0 ers	rd									
	MOV.W @aa:16,Rd	⋈	9	В	0	rd		aps	S						
	MOV.W @aa:32,Rd	≷	9	В	2	rd				abs	S				
	MOV.W Rs, @ERd	8	9	6	1 erd	rs									
	MOV.W Rs, @(d:16,ERd)	≥	9	ш	1 erd	ន		disp	Q.						
	MOV.W Rs, @(d:32,ERd)	≥	7	8	0 erd	0	9	В	⋖	S			dis	disp	
	MOV.W Rs, @-ERd	≥	9	۵	1 erd	S									
	MOV.W Rs,@aa:16	Μ	9	В	8	rs		abs	S						
	MOV.W Rs,@aa:32	≥	9	Ф	∢	rs.				abs	s				
	MOV.L #xx:32,Rd	_	7	⋖	0	0 erd				IMM	5				
	MOV.L ERS,ERd	٦	0	ш	1 ers	0 erd									
	MOV.L @ERS,ERd	_	0	-	0	0	9	6	0 ers 0	erd					
	MOV.L @ (d:16,ERs),ERd	٦	0	1	0	0	9	н	0 ers 0	erd		disp			
	MOV.L @(d:32,ERs),ERd	_	0	-	0	0	2	8	0 ers	0	9	В	2 0 erd		
	MOV.L @ERs+,ERd	_	0	-	0	0	9	٥	0 ers 0 erd	erd					
	MOV.L @aa:16 ,ERd	_	0	1	0	0	9	В	0	0 erd		abs			
	MOV.L @aa:32 ,ERd	_	0	1	0	0	9	В	5	0 erd			ak	abs	
	MOV.L ERs, @ERd	Г	0	-	0	0	9	6	1 erd 0 ers	ers					
	MOV.L ERs, @(d:16,ERd)	Γ	0	1	0	0	9	Ь	1 erd 0 ers	ers (		disp			
	MOV.L ERs, @(d:32,ERd)*	_	0	-	0	0	7	8	0 erd	0	9 9	В	A 0 ers		
	MOV.L ERs, @-ERd	Γ	0	1	0	0	9	D	1 erd 0 ers	ers (					
	MOV.L ERs, @aa:16	٦	0	1	0	0	9	В	8	o ers		abs			
	MOV.L ERs, @aa:32	_	0	1	0	0	9	В	Α	0 ers			ak	abs	
MOVFPE	MOVFPE MOVFPE @aa:16,Rd	В	9	٨	4	rd		abs	S						
MOVTPE	MOVTPE MOVTPE Rs,@aa:16	В	9	⋖	ပ	S.		abs	တ္						
MULXS	MULXS.B Rs,Rd	В	0	1	၁	0	9	0	LS.	rd					
	MULXS.W Rs,ERd	×	0	1	ပ	0	2	2	LS (	0 erd					
MULXU	MULXU.B Rs,Rd	В	9	0	rs	гq									
	MIII YII W De EDA	W	Б	2	ů	O. ord									

Rev. 5.00 Sep 14, 2006 page 826 of 1060 REJ09B0331-0500

									Instruction Format	n Format		
Instruc-	Mnemonic	Size				ľ			ווופון מכווג			
tion			1st byte	oyte	2nd byte	byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8
NEG	NEG.B Rd	В	1	7	8	p						
	NEG.W Rd	8	-	7	6	Б						
	NEG.L ERd	٦	1	7	В	0 erd						
NOP	NOP	Ι	0	0	0	0						
NOT	NOT.B Rd	В	1	7	0	ъ						
	NOT.W Rd	8	-	7	-	ъ						
	NOT.L ERd	_	-	7	3	0 erd						
OR	OR.B #xx:8,Rd	В	၁	rd	≅	MMI						
	OR.B Rs,Rd	В	-	4	rs	р						
	OR.W #xx:16,Rd	8	7	6	4	Б	≅	IMM				
	OR.W Rs,Rd	8	9	4	rs	Þ						
	OR.L #xx:32,ERd	٦	7	A	4	0 erd		IMM	M			
	OR.L ERS,ERd	_	0	1	ч	0	6 4	0 ers 0 erd				
ORC	ORC #xx:8,CCR	В	0	4	≅	IMM						
	ORC #xx:8,EXR	В	0	1	4	1	0 4	IMM				
POP	POP.W Rn	W	9	D	7	E						
	POP.L ERn	٦	0	1	0	0	9 9	7 0 ern				
PUSH	PUSH.W Rn	Ν	9	O	ч	٤						
	PUSH.L ERn	٦	0	1	0	0	0 9	F 0 ern				
ROTL	ROTL.B Rd	В	1	2	8	rd						
	ROTL.B #2, Rd	В	-	2	ပ	Þ						
	ROTL.W Rd	>	-	2	6	Þ						
	ROTL.W #2, Rd	≥	τ-	7	Δ	2						
	ROTL.L ERd	٦	-	2	В	0 erd						
	ROTL.L #2, ERd	_	-	2	ч	0 erd						

Rev. 5.00 Sep 14, 2006 page REJ0:



tion		Size										
			1st	1st byte	2nd	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	
ROTR	ROTR.B Rd	В	1	3	8	p						
	ROTR.B #2, Rd	В	-	3	ပ	p						
	ROTR.W Rd	8	1	3	6	rd						
	ROTR.W #2, Rd	>	-	3	Δ	p						
	ROTR.L ERd	_	-	က	Ф	0 erd						
	ROTR.L #2, ERd	_	-	က	ш	0 erd						
ROTXL	ROTXL.B Rd	В	1	2	0	rd						
	ROTXL.B #2, Rd	В	1	2	4	rd						
	ROTXL.W Rd	≥	-	2	-	5						
	ROTXL.W #2, Rd	≥	-	2	2	5						
	ROTXL.L ERd	_	-	2	က	0 erd						
	ROTXL.L #2, ERd	_	-	2	7	0 erd						
ROTXR	ROTXR.B Rd	В	1	3	0	rd						
	ROTXR.B #2, Rd	В	-	3	4	p						
	ROTXR.W Rd	8	1	3	1	rd						
	ROTXR.W #2, Rd	>	-	3	2	rd						
	ROTXR.L ERd	_	1	3	3	0 erd						
	ROTXR.L #2, ERd	٦	1	3	7	0 erd						
RTE	RTE	Ι	2	9	7	0						
RTS	RTS	Ι	2	4	7	0						
SHAL	SHAL.B Rd	В	1	0	8	rd						
	SHAL.B #2, Rd	В	-	0	ပ	Б						
	SHAL.W Rd	8	1	0	6	p						
	SHAL.W #2, Rd	8	1	0	D	ы						
	SHAL.L ERd	٦	-	0	В	0 erd						
	SHAL.L #2, ERd	_	-	0	ш	0 erd						

Rev. 5.00 Sep 14, 2006 page 828 of 1060 REJ09B0331-0500



Inefrito											lust	ruction	Instruction Format	lat		
tion	Minemonic	Size	1st	1st byte	2nd	2nd byte	3rd byte	ē	4th byte	te	5th byte	yte	6th byte	)yte	7th byte	L
SHAR	SHAR.B Rd	В	-	-	80	2										
	SHAR.B #2, Rd	Ф	-	1	ပ	5										
	SHAR.W Rd	W	1	1	6	p.										
	SHAR.W #2, Rd	Μ	1	1	D	Þ										
	SHAR.L ERd	_	<b>~</b>	-	В	0 erd										
	SHAR.L #2, ERd	٦	-	1	F	0 erd										
SHLL	SHLL.B Rd	В	1	0	0	p.										
	SHLL.B #2, Rd	Ф	-	0	4	5										
	SHLL.W Rd	Ν	-	0	-	5										
	SHLL.W #2, Rd	≥	-	0	2	5										
	SHLL.L ERd	٦	<b>-</b>	0	3	0 erd										
	SHLL.L #2, ERd	_	-	0	7	0 erd										
SHLR	SHLR.B Rd	В	-	1	0	2										
	SHLR.B #2, Rd	В	-	-	4	Б										
	SHLR.W Rd	W	1	1	1	p										
	SHLR.W #2, Rd	Μ	-	1	2	Þ										
	SHLR.L ERd	_	-	-	က	0 erd										
	SHLR.L #2, ERd	_	-	1	7	0 erd										
SLEEP	SLEEP	_	0	1	8	0										
STC	STC.B CCR,Rd	В	0	2	0	5										
	STC.B EXR,Rd	В	0	2	-	Б										
	STC.W CCR,@ERd	Μ	0	1	4	0	9	9	1 erd	0						
	STC.W EXR,@ERd	Μ	0	1	4	1	9	9 1	1 erd	0						
	STC.W CCR,@(d:16,ERd)	8	0	-	4	0	9	Т	1 erd	0		disp	d			
	STC.W EXR,@ (d:16,ERd)	M	0	1	4	-	9	F 1	1 erd	0		disp	d			
	STC.W CCR,@(d:32,ERd)	8	0	-	4	0	7	8	0 erd	0	9	В	∢	0		
	STC.W EXR, @ (d:32, ERd)	≥	0	-	4	-	7	8	0 erd	0	9	В	⋖	0		
	STC.W CCR,@-ERd	W	0	1	4	0	9	D 1	1 erd	0						

16 16 16 18 18 18 18 18 18 18 18 18 18 18 18 18	Instruc-	Mnemonic										Instruction	Instruction Format		
STC.W.CCR.@aa:16   W   O   1   4   0   6   B   8   0   abs	tion		SIZE		byte	2nd	byte	3rd b	yte	4th b	yte	5th byte	6th byte	7th byte	8
STC.W EXR.@aa:16         W         0         1         4         1         6         B         8         0         abs           STC.W CCR.@aa:32         W         0         1         4         1         6         B         A         0           STC.W CCR.@aa:32         W         0         1         4         1         6         B         A         0           STM.L (ERn-ERn+1), @-SP         L         0         1         1         0         6         D         F         0 en           STM.L (ERn-ERn+2), @-SP         L         0         1         2         0         6         D         F         0 en           STM.L (ERn-ERn+2), @-SP         L         0         1         2         0         6         D         F         0 en           STMAC MACH.ERd         L         0         1         2         0         6         D         F         0 en           SUB.W Rs,Rd         L         0         2         2         0 ers         A         A         A         A         A         A         A         A         B         B         B         B         B         B         B	STC	STC.W CCR,@aa:16	W	0	1	4	0	9	В	8	0	а	sq		
STC.W CCR.@aa:32 W 0 1 1 4 0 6 B A 0 6 E B A 0 6 ETC.W EXR.@aa:32 W 0 1 1 4 1 0 6 B A 0 0 6 ETC.W EXR.@aa:32 W 0 1 1 1 1 0 6 B A 0 0 6 ETC.W EXR.@aa:32 W 0 1 1 1 1 0 6 B A 0 0 ETC.W EXR.@aa:32 W 0 1 1 1 1 0 6 B D F 0 en 0 1 2 IIIII (ERn-ERn+1), @-SP L 0 1 1 2 0 6 D F 0 en 0 ETC.W EXR.ERd L 0 2 2 0 ers		STC.W EXR,@aa:16	W	0	1	4	1	9	В	8	0	а	ps		
STC.W EXR.@aa:32 W 0 0 1 4 1 6 B A 0 0 F 0 IIII STIML (ERn-ERn+1), @-SP L 0 1 1 0 6 D F 0 en STIML (ERn-ERn+1), @-SP L 0 1 1 2 0 6 D F 0 en STIML (ERn-ERn+2), @-SP L 0 1 2 0 6 B F 0 en STIML (ERn-ERn+3), @-SP L 0 0 1 2 0 6 B F 0 en STIML (ERn-ERn+3), @-SP L 0 0 1 2 0 6 B F 0 en STIML (ERn-ERn+3), @-SP L 0 0 1 2 0 6 B F 0 en STIML (ERn-ERn+3), @-SP L 0 0 1 2 0 6 B F 0 en STIML (ERn-ERn+3), @-SP L 0 0 2 3 0 6 B F 0 en STIML (ERn-ERn+3), @-SP L 0 0 2 3 0 6 B F 0 en STIML (ERn-ERn-4), @-SP L 0 0 2 3 0 6 B F 0 en STIML (ERn-ERn-4), @-SP L 0 0 2 3 0 6 B F 0 en STIML (ERn-ERn-4), @-SP L 0 0 6 B F 0 6 En STIML (ERn-ERn-4), @-SP L 0 0 6 En STIML (ERn-ERn-4), @-SP L 0 0 6 En STIML (ERn-ERn-4), @-SP L 0 0 6 En STIML (ERn-4), @-SP L 0 0 6 En STIM		STC.W CCR,@aa:32	W	0	-	4	0	9	В	۷	0		ab	S	
STM.L(ERn-Ern+1), @-SP         L         0         1         1         0         6         D         F         0         e         D         F         0		STC.W EXR,@aa:32	W	0	1	4	1	9	В	Α	0		ab	S	
STML (ERN-ERN+2), @-SP L 0 1 2 0 6 D F 0 e or or or or or or or or or or or or or	STM	STM.L(ERn-ERn+1), @-SP	٦	0	-	-	0	9	٥	l	0 ern				
STMAL (ERN-ERN+3), @-SP L 0 1 3 0 6 D F 0 el el el el el el el el el el el el el		STM.L (ERn-ERn+2), @-SP	٦	0	-	2	0	9	۵		0 ern				
STMAC MACH,ERd         L         0         2         2         0         ers         Problem           SUB.B Rs,Rd         B         1         8         rs         rd         IMM           SUB.W #xx:16,Rd         W         7         9         3         rd         IMM           SUB.W Rs,Rd         W         1         7         A         3         oid         IMM           SUB.B #x;2,ERd         L         1         A         1 ers         oid         IMM           SUBS #1,ERd         L         1         B         0 oid         IMM         IMM         IMM           SUBS #2,ERd         L         1         B         0 oid         IMM         IMM         IMM         IMM           SUBS #4,ERd         B         B         rd         IMM         <		STM.L (ERn-ERn+3), @-SP	L	0	1	3	0	9	۵		0 ern				
STMAC MACL, ERd         L         0         2         3         0 ers         IMM           SUB.B Rs,Rd         B         1         8         rs         rd         IMM           SUB.W Rs,Rd         W         7         9         3         rd         IMM           SUB.L Rx,32,ERd         L         7         A         3         oierd         Imm           SUB.L ERs,ERd         L         1         B         0         oierd         Imm           SUBS #1,ERd         L         1         B         0         oierd         Imm           SUBS #2,ERd         L         1         B         9         oierd         Imm           SUBS #4,ERd         L         1         B         9         oierd         Imm           SUBS #4,ERd         B         B         rd         Imm         Imm         Imm           TAS @ERd         B         B         rd         Imm         Imm         Imm           AOR.B #x:8,Rd         B         D         rd         Imm         Imm           XOR.B #x:8,rd         B         D         rd         Imm           XOR.W #xx;16,Rd         B         D	STMAC	STMAC MACH,ERd	٦	0	2		0 ers								
SUB.B Rs,Rd         B         1         8         rs         rd         IMM           SUB.W #xx:16,Rd         W         7         9         3         rd         IMM           SUB.L #xx:32,ERd         L         7         A         3         0 erd         R           SUB.L ERS,ERd         L         1         A         1 erg         0 erd         R           SUBS #1,ERd         L         1         B         9         0 erd         R           SUBS #3,ERd         L         1         B         9         0 erd         R           SUBS #3,ERd         B         B         rd         IMM         R         R           SUBX #xx:8,Rd         B         B         rd         IMM         R         R           A TRAPA #x:2         —         5         7         00iMM         0         rd         IMM           XOR.B #xx:8,Rd         B         D         rd         IMM         R		STMAC MACL,ERd	L	0	2		0 ers								
SUB.W #xx:16,Rd         W         7         9         3         rd         IMM           SUB.W Rs,Rd         W         1         9         rs         rd	SUB	SUB.B Rs,Rd	В	1	8	S	5								
SUB.W Rs,Rd         W         1         9         rs         rd         rd         R         rd         R         rd         R         rd         R         rd         rd         R         rd         R         rd         rd         R         rd         ></td> <td>SUB.W #xx:16,Rd</td> <td>W</td> <td>7</td> <td>6</td> <td>3</td> <td>Б</td> <td></td> <td>IM</td> <td>5</td> <td></td> <td></td> <td></td> <td></td> <td></td>		SUB.W #xx:16,Rd	W	7	6	3	Б		IM	5					
SUBL #xx:32,ERd         L         7         A         3         0 erd         Profession		SUB.W Rs,Rd	≥	-	6	ফ	5								
SUBL ERS, ERd         L         1         A         1 ens         0 end         A           SUBS #1, ERd         L         1         B         0         0 end         A           SUBS #2, ERd         L         1         B         8         0 end         A           SUBS #4, ERd         L         1         B         9         0 end         A           SUBX #x.3, Rd         B         D         1         E         rd         A           TAS @ERd         B         0         1         E         0         7         B         0 end           A TRAPA #x.2         —         5         7         00iMM         0         A         A         A           A XOR.B #x.8, Rd         B         D         rd         IMM         A         B         B         B         B         B         B         B         B         B         B		SUB.L #xx:32,ERd	٦	2	∢		0 erd				M	N			
SUBS #1,ERd         L         1         B         0         oi erd         P		SUB.L ERs,ERd	L	-	٨	1 ers	0 erd								
SUBS #2,ERd         L         1         B         8         0 erd         Professor         Profe	SUBS	SUBS #1,ERd	L	1	В		0 erd								
SUBS #4,ERd         L         1         B         9         0 erd         A           SUBX #xx:8,Rd         B         1         E         rd		SUBS #2,ERd	L	-	В		0 erd								
SUBX #xx:8,Rd         B         rd         IMM         R         rd         IMM         C         R         R         R         R         rd         R         rd         R         R         rd         R		SUBS #4,ERd	L	1	В		0 erd								
SUBX Rs,Rd         B         1         E         rs         rd         rd         rd         C         rd         ""><td>SUBX</td><td>SUBX #xx:8,Rd</td><td>В</td><td>В</td><td>rd</td><td>M</td><td>Σ</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	SUBX	SUBX #xx:8,Rd	В	В	rd	M	Σ								
TAS @ERd         B         0         1         E         0         7         B         0 erd         C           XOR.B #xx.8.Rd         B         D         rd         IMM         0         rd         IMM         0         rd		SUBX Rs,Rd	В	-	В	S	Б								
PA         TRAPA #x.2         —         5         7         00jMM         0         A           XOR.B 8xx.8,Rd         B         1         5         rs         rd         IMM           XOR.W #xx.16,Rd         W         7         9         5         rd         IMM           XOR.W Rs,Rd         W         6         5         rs         rd         IMM           XOR.L #xx.32,ERd         L         7         A         5         0 erd         r           XOR.L ERS,ERd         L         0         1         F         0         6         5         0 ers ici er	TAS	TAS @ERd	В	0	1	Е	0	7		erd)	С				
XOR.B #xx.8,Rd         B         D         rd         IMM           XOR.B Rs,Rd         B         1         5         rs         rd         IMM           XOR.W #xx:16,Rd         W         7         9         5         rd         IMM           XOR.W Rs,Rd         W         6         5         rs         rd         IMM           XOR.L #xx:32,ERd         L         7         A         5         0 erd         rd         respectively	TRAPA	TRAPA #x:2	_	2		00 IMM									
B         1         5         rs         rd         IMM           W         6         5         rs         rd         IMM           L         7         A         5         0'end         Imm           L         0         1         F         0         6         5         0'ers'icien	XOR	XOR.B #xx:8,Rd	В	Ω	rd	M	Σ								
W         7         9         5         rd         IMM           W         6         5         rs         rd                     L         7         A         5         0 erd                     L         0         1         F         0         6         5         0 ers icident		XOR.B Rs,Rd	В	-	2	হ	Б								
W         6         5         rs         rd           L         7         A         5         0jerd           L         0         1         F         0         6         5         0jers jojer		XOR.W #xx:16,Rd	W	7	6	2	Б		IMI	ν.					
L 7 A 5 0 erd L 0 1 F 0 6 5 0 ers 0 er		XOR.W Rs,Rd	≥	9	2	ত	Б								
L 0 1 F 0 6 5		XOR.L #xx:32,ERd	L	7	٧		0 erd				M	M			
		XOR.L ERS,ERd	٦	0	-	ш	0	9		ers)	0 erd				

Rev. 5.00 Sep 14, 2006 page 830 of 1060 REJ09B0331-0500



Instruc-	Momorpio	-						Instructio	Instruction Format		
tion		Size	1st byte	yte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	_
XORC	XORC #xx:8,CCR	В	0	5	MM						
	XORC #xx:8,EXR	В	0	-	4	0 5	IMM				
Legend:	17	1	0	,							
IMIM.	Absolute address (8, 3, 6, 10, 01, 52, 511s)	ddress	2, 0, 0 (8, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16	, 5 , 5	or 32 hite)						
jes.	Displacement (8 16 or 32 hits)	(a) total	, 5 , 6	32 hi	or oz orio) te)						
rs, rd, m:		3d (4 t	oits spe	ecifyir	ופ) ig an 8-bit o	or 16-bit reg	Displacement (v, 10, 20 Z zits) Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to ope	mbols rs, rc	d, and rn cor	respond to	obe
ers, erd,	ern, erm:	əld (3 t 7s, EF	oits spe	əcifyir n, and	og an addre: d ERm.)	ss register o	Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, ern, and e symbols ERs, ERd, ERn, and ERm.)	ster. The s)	ymbols ers, o	erd, ern, an	d e
Note: *	Note: $^*$ Bit 7 of the 4th byte of the MOV.L ERs, @(d:32,ERd) instruction can be either 1 or 0.	the M	OV.L E	ERs, (	@(d:32,ERd	I) instructior	n can be eith	er 1 or 0.			
The regi	The register fields specify general registers as follows.	eral reç	gisters	as fo	llows.						
Add	Address Register		,	i							
32-E	32-Bit Register	ı	16	<u></u>	16-Bit Register		8-Bit	8-Bit Register			
Register Field	r General Register	<b>и</b>	Register Field	፟	General Register		Register Field	General Register	- i-		
000	ERO		0000		82		0000	ROH			
001	ER1	0	0001		₹		0001	R1H			
•	•		•		•		•	•			
•	•		•		•		•	•			
•	•		•		•		•	•			
111	ER7	0	0111		R7		0111	R7H			
		_	1000		E0		1000	ROL			
		_	1001		П		1001	R1L			
			•		•		•	•			
			•		•		•	•			
			•		•		•	•			
		_	1111		E7		1111	R7L			



Instruc	Instruction code	1st k	1st byte	2nd byte		1		- Instruction when most significant bit of BH is 0.	n when mo	ost signific	ant bit of E	3H is 0.			
		АН	AL	BH BL			•	<ul> <li>Instruction when most significant bit of BH is 1.</li> </ul>	n when m	ost signific	ant bit of E	3H is 1.			
AH AH	0	-	2	က	4	5	9	7	80	6	⋖	В	O	٥	
0	NOP	Table A.3(2)	STC	CLDMAC	ORC	XORC	ANDC	LDC	AE	ADD	Table A.3(2)	Table A.3(2)	W	MOV	A
-	Table A.3(2)	Table A.3(2)	⊢∢	F 4	R	XOR	AND	Table A.3(2)	รเ	SUB	Table A.3(2)	Table A.3(2)	S	CMP	S
2															
က	ı							O ⊠	MOV JA						
4	BRA	BRN	BH	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	В
2	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A.3(2)		JMP		BSR		
9	L C	i i	3		R	XOR	AND	BST BIST		MOV	Table A.3(2)			MOV	
7	BSEI	DING	BCLR	2	BOR I	BXOR BIXOR	BAND	[ ]	MOV	Table A.3(2)	Table A.3(2)	EEPMOV		Tabl	Table A.
80								AE	ADD						
0								AD	ADDX						
∢								C	CMP						
В								SU	SUBX						
ပ								0	OR						
٥								XC	XOR						
ш								AN	AND						
ш								M	MOV						

Rev. 5.00 Sep 14, 2006 page 832 of 1060 REJ09B0331-0500

Instruction code	opoo u	1st byte		2nd byte									
		AH	AL BH	В									
AH AL	0	-	2	8	4	5	9	7	8	6	4	В	ပ
0	MOV	MQ		STM	LDC STC		MAC		SLEEP		CLRMAC		Table A.3(3)
0A	NC											¥	ADD
0B	ADDS					INC		INC	AD	ADDS			
0F	DAA											Ā	MOV
10	<u>හ</u>	SHLL			SHLL			SHLL	동	SHAL			SHAL
11	ъ	SHLR			SHLR			SHLR	SH	SHAR			SHAR
12	RO	ROTXL			ROTXL			ROTXL	RC	ROTL			ROTL
13	RO	ROTXR			ROTXR			ROTXR	RO	ROTR			ROTR
17	Ž	NOT		TON		EXTU		ЕХТО	N N	NEG		NEG	
1A	DEC											S	SUB
18	SUBS					DEC		DEC	ns	SUBS			
1F	DAS											Ö	CMP
28	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE
6A	MOV	Table A.3(4)	MOV	Table A.3(4)	MOVFPE				MOV		MOV		MOVTPI
79	MOV	ADD	CMP	SUB	OR	XOR	AND						
7A	MOV	ADD	CMP	SUB	OR	XOR	AND						

Rev. 5.00 Sep 14, 2006 page REJOS

Instruction code		1st byte	2nd byte	te	3rd byte		4th byte			ļ	N	— Instruct	Instruction whe
	AH	AL	ВН	BL C	СН СГ	HG .	DL					— Instruct	Instruction whe
AH AL BH BL CH	0	1	2	3	4	5	9	7	8	6	А	В	С
01C05	MULXS		MULXS										
01D05		DIVXS		DIVXS									
01F06					8 R	XOR	AND						
7Cr06*1				BTST									
7Cr07*1				BTST	BOR	3XOR BIXOR	BAND BIAND	BLD					
7Dr06*1	BSET	BNOT	BCLR					BST BIST					
7Dr07*1	BSET	BNOT	BCLR										
7Eaa6*2				BTST									
7Eaa7*2				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD BILD					
7Faa6*2	BSET	BNOT	BCLR					BST BIST					
7Faa7*2	BSET	BNOT	BCLR										
Notes: 1. r is the register specification field. 2. aa is the absolute address specifi	<ol> <li>r is the register specification field.</li> <li>aa is the absolute address specification.</li> </ol>	r specifice lute addre	ation field. sss specifi	cation.									

Rev. 5.00 Sep 14, 2006 page 834 of 1060 REJ09B0331-0500



Instruction code	1st	1st byte	2nd byte	yte	3rd	3rd byte	4th	4th byte	5th	5th byte	6th	6th byte			
	AH	AL	H	BL	CH	ر ا	DH	۵۲	ЕН	EL	Ŧ	F			
														– Instruc – Instruc	Instruction whe
EL AHALBHBLCHCLDHDLEH	0	-	2	3		4	5	9	7	8	_	6	Α	В	ပ
6A10aaaa6*				DTCT											
6A10aaaa7*				2	<u> </u>	/ R	BXOR BIXOR	BAND	BLD	\ Ω					
6A18aaaa6*	L G		<u> </u>						BST BIST	Σ					
6A18aaaa7*	- - - - - - - - - - - - - - - - - - -		7 7												
Instruction code	1st	1st byte	2nd byte	yte	3rd	3rd byte	4th l	4th byte	5th l	5th byte	eth	6th byte	142	7th byte	8th t
	AH	AL	표	В	당 당	占	품	占	H	П	Æ	교	H	Б	₹
														– Instruc – Instruc	Instruction whe
AHALBHBL FHFLGH	0	-	2	3		4	5	9	7	8		6	A	В	၁
6A30aaaaaaaa6*				i H	H										
6A30aaaaaaa7*				0	8 /	/ g	BXOR BIXOR	3AND BIAN	BLD D BILD	Q					
6A38aaaaaaaa6*	Face	TONA	<u> </u>						BST BIST	75					
6A38aaaaaaaa7*	-														

Rev. 5.00 Sep 14, 2006 page REJ09 RENESAS

**Examples:** Advanced mode, program code and stack located in external memory, on-c supporting modules accessed in two states with 8-bit bus width, external devices access states with one wait state and 16-bit bus width.

1. BSET #0, @FFFFC7:8

From table A.5:

$$I = L = 2$$
,  $J = K = M = N = 0$ 

From table A.4:

$$S_1 = 4, S_1 = 2$$

Number of states required for execution =  $2 \times 4 + 2 \times 2 = 12$ 

2. JSR @@30

From table A.5:

$$I = J = K = 2$$
,  $L = M = N = 0$ 

From table A.4:

$$S_{I} = S_{J} = S_{K} = 4$$

Number of states required for execution =  $2 \times 4 + 2 \times 4 + 2 \times 4 = 24$ 

Branch address read	d S <sub>J</sub>						
Stack operation	S <sub>K</sub>	_					
Byte data access	S <sub>L</sub>	_	2	<del></del>	2	3 + m	
Word data access	$S_{_{\rm M}}$	_	4		4	6 + 2m	1
Internal operation	S	1	1	1	1	1	1

Legend:

m: Number of wait states inserted into external device access

	/IDD/( No, No	•
AND	AND.B #xx:8,Rd	1
	AND.B Rs,Rd	1
	AND.W #xx:16,Rd	2
	AND.W Rs,Rd	1
	AND.L #xx:32,ERd	3
	AND.L ERs,ERd	2
ANDC	ANDC #xx:8,CCR	1
	ANDC #xx:8,EXR	2
BAND	BAND #xx:3,Rd	1
	BAND #xx:3,@ERd	2
	BAND #xx:3,@aa:8	2
	BAND #xx:3,@aa:16	3
	BAND #xx:3,@aa:32	4
Всс	BRA d:8 (BT d:8)	2
	BRN d:8 (BF d:8)	2
	BHI d:8	2
	BLS d:8	2
	BCC d:8 (BHS d:8)	2
	BCS d:8 (BLO d:8)	2
	BNE d:8	2
	BEQ d:8	2
	BVC d:8	2
	BVS d:8	2
	BPL d:8	2
	BMI d:8	2
	BGE d:8	2
	BLT d:8	2

2

2

1

1

1

1

ADD.L ERs,ERd

ADDX #xx:8,Rd

ADDX Rs,Rd

ADDS #1/2/4,ERd

ADDS

ADDX

Rev. 5.00 Sep 14, 2006 page 838 of 1060 REJ09B0331-0500

BGT d:8

BLE d:8

RENESAS

1

1

	BEQ d:16	2	
	BVC d:16	2	
	BVS d:16	2	
	BPL d:16	2	
	BMI d:16	2	
	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3,Rd	1	
	BCLR #xx:3,@ERd	2	2
	BCLR #xx:3,@aa:8	2	2
	BCLR #xx:3,@aa:16	3	2
	BCLR #xx:3,@aa:32	4	2
	BCLR Rn,Rd	1	
	BCLR Rn,@ERd	2	2
	BCLR Rn,@aa:8	2	2
	BCLR Rn,@aa:16	3	2
	BCLR Rn,@aa:32	4	2
BIAND	BIAND #xx:3,Rd	1	
	BIAND #xx:3,@ERd	2	1
	BIAND #xx:3,@aa:8	2	1
	BIAND #xx:3,@aa:16	3	1
	BIAND #xx:3,@aa:32	4	1
BILD	BILD #xx:3,Rd	1	
	BILD #xx:3,@ERd	2	1
	BILD #xx:3,@aa:8	2	1
	BILD #xx:3,@aa:16	3	1
	BILD #xx:3,@aa:32	4	1

	BIST #xx:3,@aa:8	2	2
	BIST #xx:3,@aa:16	3	2
	BIST #xx:3,@aa:32	4	2
BIXOR	BIXOR #xx:3,Rd	1	
	BIXOR #xx:3,@ERd	2	1
	BIXOR #xx:3,@aa:8	2	1
	BIXOR #xx:3,@aa:16	3	1
	BIXOR #xx:3,@aa:32	4	1
BLD	BLD #xx:3,Rd	1	
	BLD #xx:3,@ERd	2	1
	BLD #xx:3,@aa:8	2	1
	BLD #xx:3,@aa:16	3	1
	BLD #xx:3,@aa:32	4	1
BNOT	BNOT #xx:3,Rd	1	
	BNOT #xx:3,@ERd	2	2
	BNOT #xx:3,@aa:8	2	2
	BNOT #xx:3,@aa:16	3	2
	BNOT #xx:3,@aa:32	4	2
	BNOT Rn,Rd	1	
	BNOT Rn,@ERd	2	2
	BNOT Rn,@aa:8	2	2
	BNOT Rn,@aa:16	3	2
	BNOT Rn,@aa:32	4	2
BOR	BOR #xx:3,Rd	1	
	BOR #xx:3,@ERd	2	1
	BOR #xx:3,@aa:8	2	1
	BOR #xx:3,@aa:16	3	1
	BOR #xx:3,@aa:32	4	1

Rev. 5.00 Sep 14, 2006 page 840 of 1060 REJ09B0331-0500

	BSET Rn,@aa	n:8	2		2	
	BSET Rn,@aa	ı:16	3		2	
	BSET Rn,@aa	1:32	4		2	
BSR	BSR d:8	Normal	2	1		
		Advanced	2	2		
	BSR d:16	Normal	2	1		
		Advanced	2	2		
BST	BST #xx:3,Rd		1			
	BST #xx:3,@E	Rd	2		2	
	BST #xx:3,@a	a:8	2		2	
	BST #xx:3,@a	a:16	3		2	
	BST #xx:3,@a	a:32	4		2	
BTST	BTST #xx:3,Ro	d	1			
R121	BTST #xx:3,@	ERd	2		1	
	BTST #xx:3,@	aa:8	2		1	
	BTST #xx:3,@	aa:16	3		1	
	BTST #xx:3,@	aa:32	4		1	
	BTST Rn,Rd		1			
	BTST Rn,@EF	₹d	2		1	
	BTST Rn,@aa	:8	2		1	
	BTST Rn,@aa	:16	3		1	
	BTST Rn,@aa	:32	4		1	
BXOR	BXOR #xx:3,R	d	1			
	BXOR #xx:3,@	0ERd	2		1	
	BXOR #xx:3,@	aa:8	2		1	
	BXOR #xx:3,@	aa:16	3		1	
	BXOR #xx:3,@	aa:32	4		1	
CLRMAC	CLRMAC		1			

*1
*1

2

Advanced

Rev. 5.00 Sep 14, 2006 page 842 of 1060 REJ09B0331-0500



	LDC @(d:16,ERs),EXR	3			1
	LDC @(d:32,ERs),CCR	5			1
	LDC @(d:32,ERs),EXR	5			1
	LDC @ERs+,CCR	2			1
	LDC @ERs+,EXR	2			1
	LDC @aa:16,CCR	3			1
	LDC @aa:16,EXR	3			1
	LDC @aa:32,CCR	4			1
	LDC @aa:32,EXR	4			1
LDM	LDM.L @SP+, (ERn-ERn+1)	2	4		
	LDM.L @SP+, (ERn-ERn+2)	2	6		
	LDM.L @SP+, (ERn-ERn+3)	2	8		
LDMAC	LDMAC ERs,MACH	1			
	LDMAC ERs,MACL	1			
MAC	MAC @ERn+,@ERm+	2			2
MOV	MOV.B #xx:8,Rd	1			
	MOV.B Rs,Rd	1			
	MOV.B @ERs,Rd	1		1	
	MOV.B @(d:16,ERs),Rd	2		1	
	MOV.B @(d:32,ERs),Rd	4		1	
	MOV.B @ERs+,Rd	1		1	
	MOV.B @aa:8,Rd	1		1	
	MOV.B @aa:16,Rd	2		1	
	MOV.B @aa:32,Rd	3		1	
	MOV.B Rs,@ERd	1		1	
	MOV.B Rs,@(d:16,ERd)	2		1	
	MOV.B Rs,@(d:32,ERd)	4		1	
	MOV.B Rs,@-ERd	1		1	
	MOV.B Rs,@aa:8	1		1	
	MOV.B Rs,@aa:16	2		1	

MOV.B Rs,@aa:32

MOV.W #xx:16,Rd

3

2

	MOV.W Rs,@ERd	1	1
	MOV.W Rs,@(d:16,ERd)	2	1
	MOV.W Rs,@(d:32,ERd)	4	1
	MOV.W Rs,@-ERd	1	1
	MOV.W Rs,@aa:16	2	1
	MOV.W Rs,@aa:32	3	1
	MOV.L #xx:32,ERd	3	
	MOV.L ERs,ERd	1	
	MOV.L @ERs,ERd	2	2
	MOV.L @(d:16,ERs),ERd	3	2
	MOV.L @(d:32,ERs),ERd	5	2
	MOV.L @ERs+,ERd	2	2
	MOV.L @aa:16,ERd	3	2
	MOV.L @aa:32,ERd	4	2
	MOV.L ERs,@ERd	2	2
	MOV.L ERs,@(d:16,ERd)	3	2
	MOV.L ERs,@(d:32,ERd)	5	2
	MOV.L ERs,@-ERd	2	2
	MOV.L ERs,@aa:16	3	2
	MOV.L ERs,@aa:32	4	2
MOVFPE	MOVFPE @:aa:16,Rd	Can not be used in the H8S/2655 Group.	
MOVTPE	MOVTPE Rs,@:aa:16	<del></del>	
MULXS	MULXS.B Rs,Rd	2	
	MULXS.W Rs,ERd	2	
MULXU	MULXU.B Rs,Rd	1	
	MULXU.W Rs,ERd	1	
NEG	NEG.B Rd	1	
	NEG.W Rd	1	

1

1

Rev. 5.00 Sep 14, 2006 page 844 of 1060 REJ09B0331-0500

NEG.L ERd

NOP

NOP

	OR.L #xx:32,ERd	3	
	OR.L ERs,ERd	2	
ORC	ORC #xx:8,CCR	1	
	ORC #xx:8,EXR	2	
POP	POP.W Rn	1	1
	POP.L ERn	2	2
PUSH	PUSH.W Rn	1	1
	PUSH.L ERn	2	2
ROTL	ROTL.B Rd	1	
	ROTL.B #2,Rd	1	
	ROTL.W Rd	1	
	ROTL.W #2,Rd	1	
	ROTL.L ERd	1	
	ROTL.L #2,ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.B #2,Rd	1	
	ROTR.W Rd	1	
	ROTR.W #2,Rd	1	
	ROTR.L ERd	1	
	ROTR.L #2,ERd	1	
ROTXL	ROTXL.B Rd	1	
	ROTXL.B #2,Rd	1	
	ROTXL.W Rd	1	
	ROTXL.W #2,Rd	1	
	ROTXL.L ERd	1	
	ROTXL.L #2,ERd	1	
ROTXR	ROTXR.B Rd	1	
	ROTXR.B #2,Rd	1	

1

ROTXR.W Rd ROTXR.W #2,Rd ROTXR.L ERd ROTXR.L #2,ERd

	SHAL.L ERd	1	
	SHAL.L #2,ERd	1	
SHAR	SHAR.B Rd	1	
	SHAR.B #2,Rd	1	
	SHAR.W Rd	1	
	SHAR.W #2,Rd	1	
	SHAR.L ERd	1	
	SHAR.L #2,ERd	1	
SHLL	SHLL.B Rd	1	
	SHLL.B #2,Rd	1	
	SHLL.W Rd	1	
	SHLL.W #2,Rd	1	
	SHLL.L ERd	1	
	SHLL.L #2,ERd	1	
SHLR	SHLR.B Rd	1	
	SHLR.B #2,Rd	1	
	SHLR.W Rd	1	
	SHLR.W #2,Rd	1	
	SHLR.L ERd	1	
	SHLR.L #2,ERd	1	
SLEEP	SLEEP	1	
STC	STC.B CCR,Rd	1	
	STC.B EXR,Rd	1	
	STC.W CCR,@ERd	2	1
	STC.W EXR,@ERd	2	1
	STC.W CCR,@(d:16,ERd)	3	1
	STC.W EXR,@(d:16,ERd)	3	1
	STC.W CCR,@(d:32,ERd)	5	1
	STC.W EXR,@(d:32,ERd)	5	1
	STC.W CCR,@-ERd	2	1

Rev. 5.00 Sep 14, 2006 page 846 of 1060 REJ09B0331-0500

STC.W EXR,@-ERd

2

RENESAS

1

COD	COD.D Ito,Ita		•				
	SUB.W #xx:16	6,Rd	2				
	SUB.W Rs,Rd	I	1				
	SUB.L #xx:32	,ERd	3				
	SUB.L ERs,E	Rd	1				
SUBS	SUBS #1/2/4,I	ERd	1				
SUBX	SUBX #xx:8,R	Rd	1				
	SUBX Rs,Rd		1				
TAS	TAS @ERd		2			2	
TRAPA	TRAPA #x:2	Normal	2	1	2/3*1		
		Advanced	2	2	2/3*1		
XOR	XOR.B #xx:8,Rd		1				
	XOR.B Rs,Rd		1				
	XOR.W #xx:16,Rd		2				
	XOR.W Rs,Ro	XOR.W Rs,Rd					
	XOR.L #xx:32	,ERd	3				
	XOR.L ERs,E	Rd	2				
XORC	XORC #xx:8,0	CCR	1				
			_				

1

1

Notes: 1. 2 when EXR is invalid, 3 when EXR is valid. 2. 5 for concatenated execution, 4 otherwise.

preceding instruction.

STMAC\*3

SUB

STMAC MACH, ERd

STMAC MACL, ERd

SUB.B Rs,Rd

XORC #xx:8,EXR

3. An internal operation may require between 0 and 3 additional states, deper

REJ0

Instruction	1	2	3	4	5	6	7
JMP@aa:24	R:W 2nd	Internal operation 1 state	R:W EA				
				Rea	ead or write	ddress (wor	
Legend							
R:B E	Byte-size re	ead					
R:W V	Vord-size r	ead					
W:B E	Byte-size w	rite					
W:W V	Vord-size v	vrite					
:M T	ransfer of	the bus is r	not perform	ned immedi	ately after	this cycle	
2nd A	Address of	2nd word (	3rd and 4th	n bytes)			
3rd A	Address of	3rd word (5	oth and 6th	bytes)			

Address of 4th word (7th and 8th bytes)

Address of 5th word (9th and 10th bytes)

Address of next instruction

Effective address

Vector address

Rev. 5.00 Sep 14, 2006 page 848 of 1060 REJ09B0331-0500

4th

5th

EΑ

VEC

**NEXT** 




Figure A.1 Address Bus,  $\overline{RD}$ ,  $\overline{HWR}$ , and  $\overline{LWR}$  Timing (8-Bit Bus, Three-State Access, No Wait States)

Instruction	1	2	3	4	5	9	7
ADD.B #xx:8,Rd	R:W NEXT						
ADD.B Rs,Rd	R:W NEXT						
ADD.W #xx:16,Rd	R:W 2nd	R:W NEXT					
ADD.W Rs,Rd	R:W NEXT						
ADD.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
ADD.L ERs,ERd	R:W NEXT						
ADDS #1/2/4,ERd	R:W NEXT						
ADDX #xx:8,Rd	R:W NEXT						
ADDX Rs,Rd	R:W NEXT						
AND.B #xx:8,Rd	R:W NEXT						
AND.B Rs,Rd	R:W NEXT						
AND.W #xx:16,Rd	R:W 2nd	R:W NEXT					
AND.W Rs,Rd	R:W NEXT						
AND.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
AND.L ERS,ERd	R:W 2nd	R:W NEXT					
ANDC #xx:8,CCR	R:W NEXT						
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT					
BAND #xx:3,Rd	R:W NEXT						
BAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BAND #xx:3,@aa:32	R:W 2nd	R:W 3rd		R:B EA	R:W:M NEXT		
BRA d:8 (BT d:8)	R:W NEXT	R:W EA					
BRN d:8 (BF d:8)	R:W NEXT	R:W EA					
BHI d:8	R:W NEXT	R:W EA					
BLS d:8	R:W NEXT	R:W EA					
BCC d:8 (BHS d:8)	R:W NEXT	R:W EA					
BCS d:8 (BLO d:8)	R:W NEXT	R:W EA					
BNE d:8	R:W NEXT	R:W EA					
BEQ d:8	R:W NEXT	R:W EA					
BVC d:8	R:W NEXT	R:W EA					
BVS d:8	R:W NEXT	R:W EA					
BPL d:8	R:W NEXT	R:W EA					
BMI d:8	R:W NEXT	R:W EA					
BGE d:8	R:W NEXT	R:W EA					
BLT d:8	R:W NEXT	R:W EA					
a t Lua	R-W NEXT	R-W FA					

Rev. 5.00 Sep 14, 2006 page 850 of 1060 REJ09B0331-0500 RENESAS



Instruction	1	2	3	4	5	9	7
BLE d:8	R:W NEXT	R:W EA					
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, R:W EA	R:W EA				
		1 state					
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, R:W EA	R:W EA				
		1 state					
BHI d:16	R:W 2nd	Internal operation,   R:W EA	R:W EA				
		1 state					
BLS d:16	R:W 2nd	Internal operation,   R:W EA	R:W EA				
		1 state					
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, R:W EA	R:W EA				
		1 state					
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, R:W EA	R:W EA				
		1 state					
BNE d:16	R:W 2nd	Internal operation, R:W EA	R:W EA				
		1 state					
BEO d:16	R:W 2nd	Internal operation R-W FA	R-W FA				

R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	R:W EA	
Internal operation, R:W EA 1 state	Internal operation, R:W EA 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, 1 state	Internal operation, R:W EA 1 state	
R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd	
BRA d:16 (BT d:16)	BRN d:16 (BF d:16)	BHI d:16	BLS d:16	BCC d:16 (BHS d:16)	BCS d:16 (BLO d:16)	BNE d:16	BEQ d:16	BVC d:16	BVS d:16	BPL d:16	BMI d:16	
										R	ev. 5.	
								<b>-</b>			-	



Internal operation, R:W EA 1 state Internal operation, R:W EA Internal operation, R:W EA Internal operation, R:W EA

R:W 2nd R:W 2nd R:W 2nd R:W 2nd

BGE d:16

1 state 1 state 1 state

BGT d:16 BLT d:16

**BLE** d:16

B-W-M NEXT | W-R FA

R.R.M FA

R:W NEXT

BCLR #xx:3,Rd BCI R #xx·3 @FBd

Instruction	-	2	8	4	2	9	7
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BCLR Rn,Rd	R:W NEXT						
BCLR Rn,@ERd	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BCLR Rn,@aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BIAND #xx:3,Rd	R:W NEXT						
BIAND #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BIAND #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BIAND #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BIAND #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BILD #xx:3,Rd	R:W NEXT						
BILD #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BILD #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BILD #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BILD #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BIOR #xx:3,Rd	R:W NEXT						
BIOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BIOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BIOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BIST #xx:3,Rd	R:W NEXT						
BIST #xx:3, @ERd	R:W 2nd	R:B:M EA	R:W:M NEXT   W:B EA	W:B EA			
BIST #xx:3, @aa:8	R:W 2nd	R:B:M EA	R:W:M NEXT	W:B EA			
BIST #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B:M EA	R:W:M NEXT	W:B EA		
BIST #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B:M EA	R:W:M NEXT	W:B EA	
BIXOR #xx:3,Rd	R:W NEXT						
BIXOR #xx:3, @ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BIXOR #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BIXOR #xx:3, @aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BIXOR #xx:3, @aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BLD #xx:3,Rd	R:W NEXT						
BLD #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BLD #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			

Rev. 5.00 Sep 14, 2006 page 852 of 1060 REJ09B0331-0500

		DIAO! #AA.3, @aa.0	Ī	IV.VV ZIIG		17. VV .IVI 14LA
		BNOT #xx:3, @aa:16	@aa:16	R:W 2nd	R:W 3rd	R:B:M EA
		BNOT #xx:3, @aa:32	@aa:32	R:W 2nd	R:W 3rd	R:W 4th
		BNOT Rn,Rd		R:W NEXT		
		BNOT Rn, @ERd	ERd	R:W 2nd	R:B:M EA	R:W:M NEX
		BNOT Rn,@aa:8	aa:8	R:W 2nd	R:B:M EA	R:W:M NEX
		BNOT Rn,@aa:16	aa:16	R:W 2nd	R:W 3rd	R:B:M EA
		BNOT Rn,@aa:32	aa:32	R:W 2nd	R:W 3rd	R:W 4th
		BOR #xx:3,Rd	р	R:W NEXT		
		BOR #xx:3, @ ERd	ERd	R:W 2nd	R:B EA	R:W:M NEX
		BOR #xx:3,@aa:8	) aa:8	R:W 2nd	R:B EA	R:W:M NEX
		BOR #xx:3,@aa:16	aa:16	R:W 2nd	R:W 3rd	R:B EA
		BOR #xx:3,@aa:32	) aa:32	R:W 2nd	R:W 3rd	R:W 4th
		BSET #xx:3,Rd	3d	R:W NEXT		
-		BSET #xx:3, @ERd	@ERd	R:W 2nd	R:B:M EA	R:W:M NEX
7		BSET #xx:3, @aa:8	@aa:8	R:W 2nd	R:B:M EA	R:W:M NEX
Œ		BSET #xx:3, @aa:16	@aa:16	R:W 2nd	R:W 3rd	R:B:M EA
Ν		BSET #xx:3, @aa:32	@aa:32	R:W 2nd	R:W 3rd	R:W 4th
E		BSET Rn,Rd		R:W NEXT		
S		BSET Rn,@ERd	ERd	R:W 2nd	R:B:M EA	R:W:M NEX
<b>.</b> /2		BSET Rn,@aa:8	aa:8	R:W 2nd	R:B:M EA	R:W:M NEX
	_	BSET Rn,@aa:16	aa:16	R:W 2nd	R:W 3rd	R:B:M EA
		BSET Rn,@aa:32	aa:32	R:W 2nd	R:W 3rd	R:W 4th
. 5	_	BSR d:8	Normal	R:W NEXT	R:W EA	W:W stack
.00	_		Advanced	R:W NEXT	R:W EA	W:W:M stack (
) 5		BSR d:16	Normal	R:W 2nd	Internal operation, R:W EA	R:W EA
Sep					1 state	
p 1			Advanced	R:W 2nd	Internal operation,	R:W EA
4,					1 state	
20	_	BST #xx:3,Rd	7	R:W NEXT		
006		BST #xx:3, @ERd	ERd	R:W 2nd	R:B:M EA	R:W:M NEX
β R		BST #xx:3, @aa:8	aa:8	R:W 2nd	R:B:M EA	R:W:M NEX
oa EJ		BST #xx:3,@aa:16	aa:16	R:W 2nd	R:W 3rd	R:B:M EA
ge 09		BST #xx·3 @aa:32	aa:32	R·W 2nd	R:W 3rd	R·W 4th

R:W:M NEXT | W:B EA

W:B EA

R:W:M NEXT

R:W:M NEXT | W:B EA R:W:M NEXT | W:B EA

R:B:M EA

R:W 2nd

BNOT #xx:3, @aa:8 BNOT #xx:3, @ERd

Instruction

R:W 2nd

R:B:M EA

R:B:M EA

9

2

W:B EA

R:W:M NEXT

W:B EA

R:W:M NEXT

M NEXT W:B EA

M NEXT | W:B EA

R:B:M EA

M NEXT M NEXT W:B EA

R:W:M NEXT

R:B:M EA

R:W:M NEXT W:B EA

M NEXT W:B EA M NEXT W:B EA

R:W:M NEXT

R:W:M NEXT

R:B EA

R:W:M NEXT | W:B EA

R:W:M NEXT | W:B EA

M NEXT W:B EA

M NEXT | W:B EA

R:B:M EA

W:W:M stack (H) | W:W stack (L)

W:W stack

W:W:M stack (H) | W:W stack (L)

A H.W. TX IN M.W. B

R:W:M NEXT | W:B EA

R:W:M NEXT | W:B EA R:W:M NEXT | W:B EA R.R.M FA

Instruction	1	2	3	4	2	9	7
BTST #xx:3, @aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BTST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BTST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BTST Rn,Rd	R:W NEXT						
BTST Rn,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BTST Rn,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BTST Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BTST Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
BXOR #xx:3,Rd	R:W NEXT						
BXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W:M NEXT				
BXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W:M NEXT				
BXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W:M NEXT			
BXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W:M NEXT		
CLRMAC	R:W NEXT	Internal operation,					
		1 state					
CMP.B #xx:8,Rd	R:W NEXT						
CMP.B Rs,Rd	R:W NEXT						
CMP.W #xx:16,Rd	R:W 2nd	R:W NEXT					
CMP.W Rs,Rd	R:W NEXT						
CMP.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
CMP.L ERS, ERd	R:W NEXT						
DAA Rd	R:W NEXT						
DAS Rd	R:W NEXT						
DEC.B Rd	R:W NEXT						
DEC.W #1/2,Rd	R:W NEXT						
DEC.L #1/2,ERd	R:W NEXT						
DIVXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states	ion, 11 states			
DIVXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states	ion, 19 states			
DIVXU.B Rs,Rd	R:W NEXT	Internal operation, 11 states	ion, 11 states				
DIVXU.W Rs,ERd	R:W NEXT	Internal operal	Internal operation, 19 states				
EEPMOV.B	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT	
EEPMOV.W	R:W 2nd	R:B EAs*1	R:B EAd*1	R:B EAs*2	W:B EAd*2	R:W NEXT	
EXTS.W Rd	R:W NEXT			← Repeated	Repeated n times*2 →		
EXTS.L ERd	R:W NEXT						
EXTU.W Rd	R:W NEXT						

Rev. 5.00 Sep 14, 2006 page 854 of 1060 REJ09B0331-0500 RENESAS



Instruction	on	1	2	3	4	5	6	7
INC.W #1/2,Rd	_	R:W NEXT						
INC.L #1/2,ERd	70	R:W NEXT						
JMP @ERn		R:W NEXT	R:W EA					
JMP @aa:24		R:W 2nd	Internal operation, R:W EA	R:W EA				
			1 state					
JMP @@aa:8 Normal	Normal	R:W NEXT	R:W aa:8	Internal operation, R:W EA	R:W EA			
				1 state				
	Advanced	Advanced R:W NEXT	R:W:M aa:8	R:W aa:8	Internal operation, R:W EA	R:W EA		
					1 state			
JSR @ERn	Normal	R:W NEXT	R:W EA	W:W stack				
	Advanced	Advanced R:W NEXT	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)			
JSR @aa:24	Normal	R:W 2nd	Internal operation, R:W EA		W:W stack			
			1 state					
	Advanced	Advanced R:W 2nd	Internal operation, R:W EA	R:W EA	W:W:M stack (H) W:W stack (L)	W:W stack (L)		
			1 state					
JSR @@aa:8 Normal	Normal	R:W NEXT	R:W aa:8	W:W stack	R:W EA			
	Advanced	Advanced R:W NEXT	R:W:M aa:8	R:W aa:8	W:W:M stack (H) W:W stack (L)	W:W stack (L)	R:W EA	
LDC #xx:8,CCR	~	R:W NEXT						

RENESAS



R:W EA R:W EA

R:W NEXT R:W NEXT

R:W EA R:W 5th R:W 5th

R:W NEXT

R:W 4th R:W 4th

R:W EA

R:W NEXT

R:W 3rd R:W 3rd R:W 3rd R:W 3rd

LDC @(d:16,ERs),CCR LDC @(d:32,ERs),CCR LDC @(d:32,ERs),EXR LDC @(d:16,ERs),EXR

R:W EA R:W EA

R:W NEXT

R:W NEXT

R:W NEXT

R:W NEXT

LDC #xx:8,EXR LDC Rs,CCR LDC RS,EXR

R:W NEXT R:W 2nd

R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd R:W 2nd R-W 2nd

LDC @ERS,CCR LDC @ERS,EXR R:W EA ₽-W-FA

R:W NEXT R-W NEXT

R:W 4th R-W 4th

R:W 3rd R:W 3rd R:W 3rd R-W 3rd

R:W EA R:W EA

R:W NEXT R:W NEXT

Internal operation, R:W EA

R:W EA

Internal operation,

R:W NEXT R:W NEXT

LDC @ERs+,CCR

LDC @ERs+,EXR

1 state 1 state

LDC @aa:16,CCR LDC @aa:32,CCR

LDC @aa:16,EXR DC @aa.30 EXR

Instruction	-	2	8	4	2	9	7
LDM.L @SP+,(ERn-ERn+2)	R:W 2nd	R:W NEXT	Internal operation, 1 state	Internal operation, R:W:M stack (H) $^{*3}$ R:W stack (L) $^{*3}$ 1 state	R:W stack (L)*3		
LDM.L @SP+,(ERn-ERn+3)	R:W 2nd	R:W NEXT	Internal operation, 1 state	Internal operation, R:W:M stack (H)*3 R:W stack (L)*3 1 state	R:W stack (L)*3		
LDMAC ERS,MACH	R:W NEXT	Internal operation, 1 state		← Repeatec	← Repeated n times*3 →		
LDMAC ERS, MACL	R:W NEXT	Internal operation, 1 state					
MAC @ERn+,@ERm+	R:W 2nd	R:W NEXT	R:W EAn	R:W EAm			
MOV.B #xx:8,Rd	R:W NEXT						
MOV.B Rs,Rd	R:W NEXT						
MOV.B @ERs,Rd	R:W NEXT	R:B EA					
MOV.B @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:B EA				
MOV.B @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:B EA		
MOV.B @ERs+,Rd	R:W NEXT	Internal operation, R:B EA	R:B EA				
MOV.B @aa:8,Rd	R:W NEXT	R:B EA					
MOV.B @aa:16,Rd	R:W 2nd	R:W NEXT	R:B EA				
MOV.B @aa:32,Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:B EA			
MOV.B Rs, @ERd	R:W NEXT	W:B EA					
MOV.B Rs, @(d:16,ERd)	R:W 2nd	R:W NEXT	W:B EA				
MOV.B Rs, @(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:B EA		
MOV.B Rs, @-ERd	R:W NEXT	Internal operation, W:B EA	W:B EA				
		1 state					
MOV.B Rs, @aa:8	R:W NEXT	W:B EA					
MOV.B Rs, @aa:16	R:W 2nd	R:W NEXT	W:B EA				
MOV.B Rs, @aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:B EA			
MOV.W #xx:16,Rd	R:W 2nd	R:W NEXT					
MOV.W Rs,Rd	R:W NEXT						
MOV.W @ERs,Rd	R:W NEXT	R:W EA					
MOV.W @(d:16,ERs),Rd	R:W 2nd	R:W NEXT	R:W EA				
MOV.W @(d:32,ERs),Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
MOV.W @ERs+, Rd	R:W NEXT	Internal operation,	R:W EA				
		1 state					
MOV.W @aa:16,Rd	R:W 2nd	R:W NEXT	R:W EA				

Rev. 5.00 Sep 14, 2006 page 856 of 1060 REJ09B0331-0500

	MOV:W NS, @(d. 10, ENd)	N.W ZIIG	-	۷۰.۷۷ کا ۱	F. L.
	MOV.W RS, @(d:32,ERd)	K:W 2nd	K:W 3rd	K:E 4th	K:W NEX
	MOV.W Rs, @-ERd	R:W NEXT	Internal operation, W:W EA	W:W EA	
			1 state		
	MOV.W Rs, @aa:16	R:W 2nd	R:W NEXT	W:W EA	
	MOV.W Rs, @aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA
	MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT	
	MOV.L ERS,ERd	R:W NEXT			
	MOV.L @ERS,ERd	R:W 2nd	R:W:M NEXT	R:W:M EA	R:W EA+2
	MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA
	MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th
	MOV.L @ERs+,ERd	R:W 2nd	R:W:M NEXT	Internal operation,	R:W:M EA
				1 state	
	MOV.L @aa:16,ERd	R:W 2nd	R:W:M 3rd	R:W NEXT	R:W:M EA
	MOV.L @aa:32,ERd	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT
	MOV.L ERS, @ERd	R:W 2nd	R:W:M NEXT	W:W:M EA	W:W EA+2
?	MOV.L ERS, @(d:16,ERd)	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA
E	MOV.L ERs, @(d:32,ERd)	R:W 2nd	R:W:M 3rd	R:W:M 4th	R:W 5th
Ν	MOV.L ERs, @-ERd	R:W 2nd	R:W:M NEXT	Internal operation, W:W:M EA	W:W:M EA
E				1 state	
S	MOV.L ERs,@aa:16	R:W 2nd	R:W:M 3rd	R:W NEXT	W:W:M EA
·/	MOV.L ERs, @aa:32	R:W 2nd	R:W:M 3rd	R:W 4th	R:W NEXT
	MOVFPE @aa:16,Rd*4	R:W 2nd	R:W NEXT	R:B EA	
ev.	MOVTPE Rs,@aa:16*4	R:W 2nd	R:W NEXT	W:B EA	
. 5	MULXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 2 states	on, 2 states
.00	MULXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 3 states	on, 3 states
) \$	MULXU.B Rs,Rd	R:W NEXT	Internal operation, 2 states	on, 2 states	
Se	MULXU.W Rs,ERd	R:W NEXT	Internal operation, 3 states	on, 3 states	
p 1	NEG.B Rd	R:W NEXT			
14,	NEG.W Rd	R:W NEXT			
20	NEG.L ERd	R:W NEXT			
006	NOP	R:W NEXT			
β β Rl	NOT.B Rd	R:W NEXT			
oa(	NOT.W Rd	R:W NEXT			
g€ 0\$	NOT I FRO	R·W NFXT			

R:W EA+2

R:W:M EA

R:W NEXT

R:W EA+2 R:W EA+2 R:W EA+2 R:W:M EA

9

2

W:W EA

W:W EA က

R:W NEXT

R:W 2nd

MOV.W Rs, @(d:16,ERd)

Instruction

W:W EA+2

W:W:M EA

R:W NEXT W:W EA+2 W:W EA+2

R:W EA+2

W:W EA+2

W:W EA+2 W:W:M EA

ITISH UCHOLI	-	7	o	t	O	0	,
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT					
OR.W Rs,Rd	R:W NEXT						
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
OR.L ERS,ERd	R:W 2nd	R:W NEXT					
ORC #xx:8,CCR	R:W NEXT						
ORC #xx:8,EXR	R:W 2nd	R:W NEXT					
POP.W Rn	R:W NEXT	Internal operation, R:W EA	R:W EA				
		1 state					
POP.L ERn	R:W 2nd	R:W:M NEXT	R:W:M NEXT   Internal operation,   R:W:M EA   1 state	R:W:M EA	R:W EA+2		
PUSH.W Rn	R:W NEXT	Internal operation, W:W EA 1 state	W:W EA				
PUSH.L ERn	R:W 2nd	R:W:M NEXT	R:W:M NEXT Internal operation, W:W:M EA	W:W:M EA	W:W EA+2		
			l state				
ROTL.B Rd	R:W NEXT						
ROTL.B #2,Rd	R:W NEXT						
ROTL.W Rd	R:W NEXT						
ROTL.W #2,Rd	R:W NEXT						
ROTL.L ERd	R:W NEXT						
ROTL.L #2,ERd	R:W NEXT						
ROTR.B Rd	R:W NEXT						
ROTR.B #2,Rd	R:W NEXT						
ROTR.W Rd	R:W NEXT						
ROTR.W #2,Rd	R:W NEXT						
ROTR.L ERd	R:W NEXT						
ROTR.L #2,ERd	R:W NEXT						
ROTXL.B Rd	R:W NEXT						
ROTXL.B #2,Rd	R:W NEXT						
ROTXL.W Rd	R:W NEXT						
ROTXL.W #2,Rd	R:W NEXT						
ROTXL.L ERd	R:W NEXT						
ROTXL.L #2,ERd	R:W NEXT						
ROTXR.B Rd	R:W NEXT						
ROTXR.B #2,Rd	R:W NEXT						
ROTXR.W Rd	R:W NEXT						

Rev. 5.00 Sep 14, 2006 page 858 of 1060 REJ09B0331-0500 RENESAS

IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII		-	7	י	r	)	>	-
ROTXR.L #2,ERd	ERd	R:W NEXT						
RTE		R:W NEXT	R:W stack (EXR) R:W stack (H)	R:W stack (H)	R:W stack (L)	Internal operation, R:W*5 1 state	R:W*5	
RTS	Normal	R:W NEXT	R:W stack	Internal operation, R:W*5	R:W*5			
	Advanced	Advanced R:W NEXT	R:W:M stack (H)	R:W stack (L)	Internal operation, R:W*5	R:W*5		
SHAL.B Rd		R:W NEXT						
SHAL.B #2,Rd	Ф	R:W NEXT						
SHAL.W Rd		R:W NEXT						
SHAL.W #2,Rd	γd	R:W NEXT						
SHAL.L ERd		R:W NEXT						
SHAL.L #2,ERd	Rd	R:W NEXT						
SHAR.B Rd		R:W NEXT						
SHAR.B #2,Rd	çq	R:W NEXT						
SHAR.W Rd		R:W NEXT						
SHAR.W #2,Rd	ક્વ	R:W NEXT						
SHAR.L ERd		R:W NEXT						
SHAR.L #2,ERd	Rd	R:W NEXT						
SHLL.B Rd		R:W NEXT						
SHLL.B #2,Rd	q	R:W NEXT						
SHLL.W Rd		R:W NEXT						
SHLL.W #2,Rd	ρ	R:W NEXT						
SHLL.L ERd		R:W NEXT						
SHLL.L #2,ERd	<b>3</b> q	R:W NEXT						
SHLR.B Rd		R:W NEXT						
SHLR.B #2,Rd	p;	R:W NEXT						
SHLR.W Rd		R:W NEXT						
SHLR.W #2,Rd	β	R:W NEXT						
SHLR.L ERd		R:W NEXT						
SHLR.L #2,ERd	Rd	R:W NEXT						
SLEEP		R:W NEXT	Internal operation:M					
STC CCR,Rd		R:W NEXT						
STC EXR,Rd		R:W NEXT						
STC CCR,@ERd	ERd	R:W 2nd	R:W NEXT	W:W EA				
חדס חעד סדס	-0-	D.10/ O. J	D.M. NITVT	147.147 FT A				

9		W:W EA	W:W EA																									R:W VEC		R:W:M VEC		
5		R:W NEXT	R:W NEXT							W:W EA	W:W EA	W:W stack (L)*3		W:W stack (L)*3	W:W stack (L)*3		—Repeated n times*3→											W:W stack (EXR) R:W VEC		W:W stack (EXR) R:W:M VEC		
4	W:W EA	R:W 5th	R:W 5th	W:W EA		W:W EA		W:W EA	W:W EA	R:W NEXT	R:W NEXT	W:W:M stack (H)*3   W:W stack (L)*3		W:W:M stack (H)*3   W:W stack (L)*3	Internal operation, W:W:M stack (H)*3 W:W stack (L)*3		←Repeated										W:B EA	W:W stack (H)		W:W stack (H)		
3	R:W NEXT	R:W 4th	R:W 4th	Internal operation,	1 state	Internal operation, W:W EA	1 state	R:W NEXT	R:W NEXT	R:W 4th	R:W 4th		1 state	Internal operation, 1 state		1 state						R:W NEXT					R:B:M EA	W:W stack (L)		W:W stack (L)		
2	R:W 3rd	R:W 3rd	R:W 3rd	R:W NEXT		R:W NEXT		R:W 3rd	R:W 3rd	R:W 3rd	R:W 3rd	R:W:M NEXT		R:W:M NEXT	R:W:M NEXT					R:W NEXT		R:W 3rd					R:W NEXT	Internal operation,	1 state	Internal operation,	1 state	
_	R:W 2nd	R:W 2nd	R:W 2nd	R:W 2nd		R:W 2nd		R:W 2nd		R:W 2nd	R:W 2nd		R:W NEXT	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT	R:W 2nd	R:W NEXT	R:W NEXT	R:W NEXT	R:W NEXT	R:W 2nd	R:W NEXT		R:W NEXT		1				
Instruction	STC EXR, @ (d:16, ERd)	STC CCR, @ (d:32, ERd)	STC EXR, @ (d:32, ERd)	STC CCR, @-ERd		STC EXR,@-ERd		STC CCR,@aa:16	STC EXR,@aa:16	STC CCR,@aa:32	STC EXR,@aa:32	STM.L(ERn-ERn+1),@-SP		STM.L(ERn-ERn+2),@-SP	STM.L(ERn-ERn+3),@-SP		STMAC MACH, ERd	STMAC MACL, ERd	SUB.B Rs,Rd	SUB.W #xx:16,Rd	SUB.W Rs,Rd	SUB.L #xx:32,ERd	SUB.L ERS,ERd	SUBS #1/2/4,ERd	SUBX #xx:8,Rd	SUBX Rs,Rd	TAS @ERd	TRAPA #x:2 Normal		Advanced		
Re RE	v.	5.0	00	S		14							60	O of	106	50 <b>?</b>																

Internal opera 1 state R:W VEC-

R:W NEXT

R:W NEXT R:W NEXT R:W 2nd

XOR.B #xx8,Rd XOR.B Rs,Rd XOR.W #xx:16,Rd

Instruction	on	-	2	3	4	5	9	7
XOR.L ERS,ERd	ρχ	R:W 2nd	R:W NEXT					
XORC #xx:8,CCR	CR	R:W NEXT						
XORC #xx:8,EXR	XR	R:W 2nd	R:W NEXT					
Reset exception Normal		R:W VEC	Internal operation, R:W*6	R:W*6				
handling			1 state					
	Advanced	Advanced R:W VEC	R:W VEC+2 Internal operation, R:W*6	Internal operation,	R:W*6			
				1 state				
Interrupt exception   Normal		R:W*7	Internal operation,	nternal operation,   W:W stack (L)   W:W stack (H)	W:W stack (H)	W:W stack (EXR) R:W VEC	R:W VEC	Internal opera
handling			1 state					1 state
	Advanced R:W*7	R:W*7	Internal operation,	Internal operation, W:W stack (L) W:W stack (H)	W:W stack (H)	W:W stack (EXR) R:W:M VEC		R:W VEC-
			1 state					

Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or soft Start address of the program. Start address after return. 4. 7. 9. 7. RENESAS

operation is replaced by an internal operation. Start address of the interrupt-handling routine.

EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution or Repeated two times to save or restore two registers, three times for three registers, or four times for four regis

value of R4L or R4. If n = 0, these bus cycles are not executed.

Can not be used in the H8S/2655 Group.

EAs is the contents of ER5. EAd is the contents of ER6.

Notes:



Si	The i-th bit of the source operand
Di	The i-th bit of the destination operand
Ri	The i-th bit of the result
Dn	The specified bit in the destination operand
_	Not affected
<b>1</b>	Modified according to the result of the instruction (see definition)
0	Always cleared to 0
1	Always set to 1
*	Undetermined (no guaranteed value)
Z'	Z flag before instruction execution
C'	C flag before instruction execution

Rev. 5.00 Sep 14, 2006 page 862 of 1060 REJ09B0331-0500

7 for byte operands

						C: decimal arithmetic carry
DAS	*	<b>1</b>	<b>\$</b>	*	<b>1</b>	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
						C: decimal arithmetic borrow
DEC	_	<b>1</b>	<b>\$</b>	<b>\$</b>	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
						$V = Dm \cdot \overline{Rm}$
DIVXS	_	<b>1</b>	<b>\( \)</b>	_	_	$N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
DIVXU	_	<b>1</b>	<b>\$</b>	_	_	N = Sm
						$Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \cdots \cdot \overline{S0}$
EEPMOV	_	_	_	_	_	
EXTS	_	<b>1</b>	<b>\( \)</b>	0	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
EXTU	_	0	<b>\( \)</b>	0	_	$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
INC	_	<b>1</b>	<b>\$</b>	<b>\$</b>	_	N = Rm
						$Z = \overline{Rm} \cdot \overline{Rm} - 1 \cdot \cdots \cdot \overline{R0}$
						$V = \overline{Dm} \cdot Rm$
JMP	_	_	_	_	_	
JSR	_	_	_	_	_	
LDC	<b>\$</b>	<b>1</b>	<b>\( \)</b>	<b>\$</b>	<b>\$</b>	Stores the corresponding bits of the result.
						No flags change when the operand is EXR.

N = Rm

 $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ 

DAA

LDM LDMAC

Rev. 5.00 Sep 14, 2006 page 864 of 1060 REJ09B0331-0500 RENESAS

 $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$  $V = Dm \cdot Rm$ C = Dm + RmNOP NOT 1 0 N = Rm $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdots \cdot \overline{R0}$ N = RmOR 1 1  $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ ORC Stores the corresponding bits of the result. 1 1 1 1 1 No flags change when the operand is EXR. POP 0 N = Rm1  $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ **PUSH** N = Rm1 1 0  $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ **ROTL** N = Rm**-** ↓ 1 0 1  $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ C = Dm (1-bit shift) or C = Dm-1 (2-bit shift) **ROTR** N = Rm0 1 1 1  $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ C = D0 (1-bit shift) or C = D1 (2-bit shift) Rev. 5.00 Sep 14, 2006 page REJ09 RENESAS

MULXU NEG

1 1 1

1

1

 $\angle = R2m \cdot R2m - 1 \cdot \cdots \cdot R0$ 

H = Dm-4 + Rm-4

N = Rm

REJ09B0331-0500

Rev. 5.00 Sep 14, 2006 page 866 of 1060

1 1 1

STM

**STMAC** 

RENESAS

register

register

N = 1 if MAC instruction resulted in negative value

Z = 1 if MAC instruction resulted in zero value in

V = 1 if MAC instruction resulted in overflow

SUBX  $H = Sm-4 \cdot Dm-4 + Dm-4 \cdot Rm-4 + Sm-4 \cdot Rr$ N = Rm $Z = Z' \cdot \overline{Rm} \cdot \cdots \cdot \overline{R0}$  $V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$  $C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$ TAS 1 0 — N = Dm $Z = \overline{Dm} \cdot \overline{Dm-1} \cdot \cdots \cdot \overline{D0}$ TRAPA **XOR** N = Rm1 1 0  $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \cdots \cdot \overline{R0}$ 

Stores the corresponding bits of the result.

No flags change when the operand is EXR.

**XORC** 

 $\uparrow$   $\uparrow$   $\uparrow$   $\uparrow$ 

RENESAS

Rev. 5.00 Sep 14, 2006 page

REJ0

to H'FBFF	SAR									_
		-								_
	MRB	CHNE	DISEL	_	_	_	_	_	_	_
	DAR									_
	CRA									<del>-</del> -
	CRB									-
H'FE80	TCR3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TP
H'FE81	TMDR3	_	_	BFB	BFA	MD3	MD2	MD1	MD0	_
H'FE82	TIOR3H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
H'FE83	TIOR3L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	
H'FE84	TIER3	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	
H'FE85	TSR3	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA	_
H'FE86	TCNT3									
H'FE87										
H'FE88	TGR3A									_
H'FE89										
H'FE8A	TGR3B									
H'FE8B										
H'FE8C	TGR3C									_
H'FE8D										
H'FF8F	TGR3D									

Rev. 5.00 Sep 14, 2006 page 868 of 1060 REJ09B0331-0500

H'FE80 H'FE81 H'FE82 H'FE83 H'FE84 H'FE85 H'FE86 H'FE87 H'FE88 H'FE89 H'FE8A H'FE8B H'FE8C H'FE8D H'FE8E H'FE8F

H'FE98	TGR4A									
H'FE99	= 									
H'FE9A	TGR4B									
H'FE9B										
H'FEA0	TCR5	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TP
H'FEA1	TMDR5	_	_	_	_	MD3	MD2	MD1	MD0	
H'FEA2	TIOR5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	
H'FEA4	TIER5	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_
H'FEA5	TSR5	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_
H'FEA6	TCNT5									
H'FEA7										
H'FEA8	TGR5A									_
H'FEA9										_
H'FEAA	TGR5B									
H'FEAB										
H'FEB0	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	Po
H'FEB1	P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	
H'FEB2	P3DDR	_	_	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	_
H'FEB4	P5DDR	_	_	_	_	P53DDR	P52DDR	P51DDR	P50DDR	
H'FEB5	P6DDR	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR	
H'FEB9	PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
H'FEBA	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	
H'FEBB	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	
H'FEBC	PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	
H'FEBD	PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	
H'FEBE	PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	

H'FE97

H'FEBF

PGDDR

PG4DDR PG3DDR PG2DDR PG1DDR PG0DDR

Н	l'FEC7	IPRD	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	
Н	l'FEC8	IPRE	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-
Н	l'FEC9	IPRF	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-
Н	l'FECA	IPRG	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-
Н	l'FECB	IPRH	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-
Н	l'FECC	IPRI	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-
Н	l'FECD	IPRJ	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-
Н	l'FECE	IPRK	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	-
Н	l'FED0	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bu
Н	l'FED1	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	cor
Н	l'FED2	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	-
Н	l'FED3	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	-
Н	l'FED4	BCRH	ICIS1	ICIS0	BRSTRM	BRSTS1	BRSTS0	RMTS2	RMTS1	RMST0	-
Н	l'FED5	BCRL	BLE	BREQOE	EAE	_	_	ASS	WDBE	WAITE	-
Н	l'FED6	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	-
Н	l'FED7	DRAMCR	RFSHE	RCW	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	-
Н	l'FED8	RTCNT									-
Н	l'FED9	RTCOR									-
Н	l'FEE0	MAR0AH	_	_	_	_	_	_	_	_	DN
Н	l'FEE1	=	-								-
Н	l'FEE2	MAR0AL									-
Н	l'FEE3	=	-								-
Н	l'FEE4	IOAR0A									-
Н	l'FEE5	_									-
Н	l'FEE6	ETCR0A									-
Н	l'FEE7	=	-								-
Н	l'FEE8	MAR0BH	_	_	_	_	_	_	_	_	-
Н	l'FEE9	_									-

Rev. 5.00 Sep 14, 2006 page 870 of 1060 REJ09B0331-0500 RENESAS

H'FEF0	MAR1AH	_	_	_	_	_	_	_	_
H'FEF1									
H'FEF2	MAR1AL								
H'FEF3									
H'FEF4	IOAR1A								
H'FEF5									
H'FEF6	ETCR1A								
H'FEF7									
H'FEF8	MAR1BH	_	_	_	_	_	_	_	_
H'FEF9									
H'FEFA	MAR1BL								
H'FEFB									
H'FEFC	IOAR1B								
H'FEFD									
H'FEFE	ETCR1B								
H'FEFF									
H'FF00	DMAWER	_	_	_	_	WE1B	WE1A	WE0B	WE0A
H'FF01	DMATCR	_	_	TEE1	TEE0	_	_	_	_

\_\_\_\_\_\_

DTID

SAID

DTID

DAID

**RPE** 

SAIDE

**RPE** 

DAIDE

**DTDIR** 

**DTDIR** 

BLKDIR BLKE

DTF3

DTF3

DTF3

H'FF02

H'FF03

DMACR0A DTSZ

DMACROB DTSZ

DTSZ

DTF2

DTF2

DTF2

DTF1

DTF1

DTF1

DTF0

DTF0

DTF0

Sh

ad mo

Fu ad mo

Sh ad mo

Fu ad mo

		_	DAID	DAIDE	_	DTF3	DTF2	DTF1	DTF0	Full addr mod
H'FF06	DMABCRH	FAE1	FAE0	SAE1	SAE0	DTA1B	DTA1A	DTA0B	DTA0A	Shor addr mod
		FAE1	FAE0	_	_	DTA1	_	DTA0	_	Full addr mod
H'FF07	DMABCRL	DTE1B	DTE1A	DTE0B	DTE0A	DTIE1B	DTIE1A	DTIE0B	DTIE0A	Shor addr mod
		DTME1	DTE1	DTME0	DTE0	DTIE1B	DTIE1A	DTIE0B	DTIE0A	Full addr mod
H'FF2C	ISCRH	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	_
H'FF2D	ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	cont
H'FF2E	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	_
H'FF2F	ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
H'FF30 to H'FF35	DTCER	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	DTCE0	DTC
H'FF37	DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0	
H'FF38	SBYCR	SSBY	STS2	STS1	STS0	OPE	_	_	_	MCL
H'FF39	SYSCR	MACS		INTM1	INTM0	NMIEG			RAME	_
H'FF3A	SCKCR	PSTOP			_		SCK2	SCK1	SCK0	_
H'FF3B	MDCR				_		MDS2	MDS1	MDS0	_
H'FF3C	MSTPCRH	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	_
H'FF3D	MSTPCRL	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0	

mod

Rev. 5.00 Sep 14, 2006 page 872 of 1060 REJ09B0331-0500



H'FF50	PORT1	P17	P16	P15	P14	P13	P12	P11
H'FF51	PORT2	P27	P26	P25	P24	P23	P22	P21
H'FF52	PORT3	_	_	P35	P34	P33	P32	P31
H'FF53	PORT4	P47	P46	P45	P44	P43	P42	P41
H'FF54	PORT5	_	_	_	_	P53	P52	P51
H'FF55	PORT6	P67	P66	P65	P64	P63	P62	P61
H'FF59	PORTA	PA7	PA6	PA5	PA4	PA3	PA2	PA1
H'FF5A	PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1
H'FF5B	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1
H'FF5C	PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1
H'FF5D	PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1
H'FF5E	PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1
H'FF5F	PORTG	_	_	_	PG4	PG3	PG2	PG1
H'FF60	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR
H'FF61	P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR
H'FF62	P3DR	_	_	P35DR	P34DR	P33DR	P32DR	P31DR
H'FF64	P5DR	_	_	_	_	P53DR	P52DR	P51DR
H'FF65	P6DR	P67DR	P66DR	P65DR	P64DR	P63DR	P62DR	P61DR
H'FF69	PADR	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR
H'FF6A	PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR
H'FF6B	PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR
H'FF6C	PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR
H'FF6D	PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR
H'FF6E	PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR

H'FF4C\*2 NDRH

H'FF4D\*2 NDRL

H'FF4E\*2 NDRH

H'FF4F\*2 NDRL

H'FF6F

**PGDR** 

NDR15

NDR7

NDR14

NDR6

NDR13

NDR5

NDR12

NDR4

NDR11

NDR3

NDR11

NDR3

NDR<sub>10</sub>

NDR2

NDR<sub>10</sub>

NDR2

NDR9

NDR1

NDR9

NDR1

NDR8

NDR0

NDR8

NDR0 P10

P20 P30 P40 P50 P60 PA0 PB0 PC0 PD0 PE0 PF0 PG0 P10DR P20DR P30DR P50DR P60DR PA0DR PB0DR PC0DR PD0DR PE0DR Ро



PG3DR

PG2DR

PG4DR

PG1DR

PF0DR

PG0DR

REJ09

H'FF77	PAODR	PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA10DR	PA0ODR	
H'FF78	SMR0	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI
H'FF79	BRR0									¯Sma ₋inter
H'FF7A	SCR0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	- 111101
H'FF7B	TDR0									='
H'FF7C	SSR0	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT	
H'FF7D	RDR0									
H'FF7E	SCMR0	_	_	_	_	SDIR	SINV	_	SMIF	-
H'FF80	SMR1	C/A	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI
H'FF81	BRR1									Sma inter
H'FF82	SCR1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_
H'FF83	TDR1									_
H'FF84	SSR1	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT	
H'FF85	RDR1									
H'FF86	SCMR1	_	_	_	_	SDIR	SINV	_	SMIF	
H'FF88	SMR2	C/A	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0	SCI
H'FF89	BRR2									<sup>-</sup> Sma ₋inter
H'FF8A	SCR2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
H'FF8B	TDR2									='
H'FF8C	SSR2	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	MPB	MPBT	=
H'FF8D	RDR2									-
H'FF8E	SCMR2	_	_	_	_	SDIR	SINV	_	SMIF	-

H'FF96	ADDRDH	_	_	_	_	_	_	AD9	AD8	
H'FF97	ADDRDL	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
H'FF98	ADDREH	_	_	_	_	_	_	AD9	AD8	
H'FF99	ADDREL	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
H'FF9A	ADDRFH	_	_	_	_	_	_	AD9	AD8	
H'FF9B	ADDRFL	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
H'FF9C	ADDRGH	_	_	_	_	_	_	AD9	AD8	
H'FF9D	ADDRGL	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
H'FF9E	ADDRHH	_	_	_	_	_	_	AD9	AD8	
H'FF9F	ADDRHL	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
H'FFA0	ADCSR	ADF	ADIE	ADST	CKS	GRP	CH2	CH1	CH0	
H'FFA1	ADCR	_	PWR	TRGS1	TRGS0	SCAN	DSMP	BUFE1	BUFE0	
H'FFA4	DADR0									D/
H'FFA5	DADR1									со
H'FFA6	DACR	DAOE1	DAOE0	DAE	_	_	_	_	_	
H'FFB0	TCR0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	8-l
H'FFB1	TCR1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	— ch — 0,
H'FFB2	TCSR0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0	0,
H'FFB3	TCSR1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	
H'FFB4	TCORA0									
H'FFB5	TCORA1									
H'FFB6	TCORB0									
H'FFB7	TCORB1									
H'FFB8	TCNT0									
H'FFB9	TCNT1									_

HFFDO   TCRO   CCLR2   CCLR1   CCLR0   CKEG1   CKEG0   TPSC2   TPSC1   TPSC0     HFFD1   TMDR0	H'FFC1	TSYR	_		SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0
HFFD2	H'FFD0	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
HFFD3	H'FFD1	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1	MD0
HFFD4   TIER0	H'FFD2	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
HFFD5	H'FFD3	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
H'FFD6 TGR0A H'FFD9 H'FFDA TGR0B H'FFDC TGR0C H'FFDD H'FFDE TGR0D H'FFDF H'FFE0 TCR1 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'FFE1 TMDR1 — — — MD3 MD2 MD1 MD0 H'FFE2 TIOR1 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 H'FFE4 TIER1 TTGE — TCIEU TCIEV — TGIEB TGIEA H'FFE5 TSR1 TCFD — TCFU TCFV — TGFB TGFA H'FFE6 TGR1A H'FFE7 H'FFE8 TGR1A H'FFE9 H'FFE8 TGR1A H'FFE9 H'FFE8 TGR1A	H'FFD4	TIER0	TTGE	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
H'FFD8 TGR0A H'FFD9 H'FFDA TGR0B H'FFDC TGR0C H'FFDD H'FFDE TGR0D H'FFDF H'FFE0 TCR1 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'FFE1 TMDR1 — — — MD3 MD2 MD1 MD0 H'FFE2 TIOR1 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 H'FFE4 TIER1 TTGE — TCIEU TCIEV — — TGIEB TGIEA H'FFE5 TSR1 TCFD — TCFU TCFV — — TGFB TGFA H'FFE6 TCNT1 H'FFE7 H'FFE8 TGR1A H'FFE9 H'FFE8 TGR1A	H'FFD5	TSR0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
H'FFD8 TGR0A H'FFD9 H'FFDA TGR0C H'FFDC TGR0C H'FFDD H'FFDF H'FFDF TGR1 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'FFE1 TMDR1 — — — MD3 MD2 MD1 MD0 H'FFE2 TIOR1 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 H'FFE4 TIER1 TTGE — TCIEU TCIEV — — TGIEB TGIEA H'FFE5 TSR1 TCFD — TCFU TCFV — TGFB TGFA H'FFE6 TCNT1 H'FFE7 H'FFE8 TGR1A H'FFE9 H'FFE8 TGR1A	H'FFD6	TCNT0								
H'FFD9  H'FFDA TGR0B H'FFDB  H'FFDC TGR0C H'FFDD  H'FFDE  TGR0D H'FFDF  H'FFE0 TCR1 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'FFE1 TMDR1 — — — MD3 MD2 MD1 MD0 H'FFE2 TIOR1 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 H'FFE4 TIER1 TTGE — TCIEU TCIEV — — TGIEB TGIEA H'FFE5 TSR1 TCFD — TCFU TCFV — — TGFB TGFA H'FFE6 TCNT1 H'FFE7 H'FFE8 TGR1A H'FFE9 H'FFE8 TGR1B	H'FFD7									
H'FFDA   TGR0B   H'FFDB   H'FFDC   TGR0C   H'FFDD   H'FFDE   TGR0D   H'FFDF   TGR0D   H'FFE0   TCR1   —   CCLR1   CCLR0   CKEG1   CKEG0   TPSC2   TPSC1   TPSC0   H'FFE1   TMDR1   —   —   —   MD3   MD2   MD1   MD0   MD1   MD0   M'FFE2   TIOR1   IOB3   IOB2   IOB1   IOB0   IOA3   IOA2   IOA1   IOA0   M'FFE4   TIER1   TTGE   —   TCIEU   TCIEV   —   TGIEB   TGIEA   H'FFE5   TSR1   TCFD   —   TCFU   TCFV   —   TGFB   TGFA   H'FFE6   TCNT1   H'FFE7   H'FFE8   TGR1A   H'FFE9   TGR1B   T	H'FFD8	TGR0A								
H'FFDE TGR0C H'FFDE TGR0D H'FFDE TGR0D H'FFE0 TCR1 — CCLR1 CCLR0 CKEG1 CKEG0 TPSC2 TPSC1 TPSC0 H'FFE1 TMDR1 — — — MD3 MD2 MD1 MD0 H'FFE2 TIOR1 IOB3 IOB2 IOB1 IOB0 IOA3 IOA2 IOA1 IOA0 H'FFE4 TIER1 TTGE — TCIEU TCIEV — — TGIEB TGIEA H'FFE5 TSR1 TCFD — TCFU TCFV — — TGFB TGFA H'FFE6 TCNT1 H'FFE7 H'FFE8 TGR1A H'FFE8 TGR1A H'FFE9 H'FFE8 TGR1B	H'FFD9									
H'FFDC         TGR0C           H'FFDD         TGR0D           H'FFDF         TGR0D           H'FFDF         TCR1         —         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2         TPSC1         TPSC0           H'FFE1         TMDR1         —         —         —         MD3         MD2         MD1         MD0           H'FFE2         TIOR1         IOB3         IOB2         IOB1         IOB0         IOA3         IOA2         IOA1         IOA0           H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         —         TGFB         TGFA           H'FFE5         TSR1         TCFD         —         TCFU         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         H'FFE8         TGR1A         H'FFE9         H'FFEA         TGR1B         TGR1B         TGR1B	H'FFDA	TGR0B								
H'FFDD           H'FFDE         TGR0D           H'FFDF           H'FFE0         TCR1         —         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2         TPSC1         TPSC0           H'FFE1         TMDR1         —         —         —         MD3         MD2         MD1         MD0           H'FFE2         TIOR1         IOB3         IOB2         IOB1         IOB0         IOA3         IOA2         IOA1         IOA0           H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         —         TGFB         TGFA           H'FFE5         TSR1         TCFD         —         TCFU         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         —         TGR1B         TGR1B         —         TGR1B         —         TGR1B         —         TGR1B         —         —         TGR1B         —         —         —         TGR1B         —         —         —         TGR1B         —         —         —         —         —         —         —         —         —         —         —         —         —         — <td>H'FFDB</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	H'FFDB									
H'FFDE         TGR0D           H'FFDF         TGR1         —         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2         TPSC1         TPSC0           H'FFE1         TMDR1         —         —         —         MD3         MD2         MD1         MD0           H'FFE2         TIOR1         IOB3         IOB2         IOB1         IOB0         IOA3         IOA2         IOA1         IOA0           H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         —         TGIEB         TGIEA           H'FFE5         TSR1         TCFD         —         TCFU         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         —         TGR1B         TGR1B         —         TGR1B         —         TGR1B         —         TGFB         TGFA         —         —         —         —         —         —         — <t< td=""><td>H'FFDC</td><td>TGR0C</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	H'FFDC	TGR0C								
H'FFDF           H'FFE0         TCR1         —         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2         TPSC1         TPSC0           H'FFE1         TMDR1         —         —         —         MD3         MD2         MD1         MD0           H'FFE2         TIOR1         IOB3         IOB2         IOB1         IOB0         IOA3         IOA2         IOA1         IOA0           H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         —         TGFB         TGFA           H'FFE5         TSR1         TCFD         —         TCFU         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         —         TGR1A         —         —         TGR1B         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         TGFB         TGFA         —         —         —         —         —         —         —         —         —         —         —         —         —         —         — <t< td=""><td>H'FFDD</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	H'FFDD									
H'FFE0         TCR1         —         CCLR1         CCLR0         CKEG1         CKEG0         TPSC2         TPSC1         TPSC0           H'FFE1         TMDR1         —         —         —         MD3         MD2         MD1         MD0           H'FFE2         TIOR1         IOB3         IOB2         IOB1         IOB0         IOA3         IOA2         IOA1         IOA0           H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         —         TGIEB         TGFA           H'FFE5         TSR1         TCFD         —         TCFU         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         —         TGR1A         —         —         TGR1B         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         TGFB         TGFA         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —         —<	H'FFDE	TGR0D								
H'FFE1         TMDR1         —         —         —         MD3         MD2         MD1         MD0           H'FFE2         TIOR1         IOB3         IOB2         IOB1         IOB0         IOA3         IOA2         IOA1         IOA0           H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         —         TGIEB         TGIEA           H'FFE5         TSR1         TCFD         —         TCFU         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         —         H'FFE8         TGR1A         —         H'FFE9         —         —         —         H'FFE9         —         —         H'FFE9         —         —         H'FFE9         —         —         —         H'FFE9         —         —         — <td>H'FFDF</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	H'FFDF									
H'FFE2         TIOR1         IOB3         IOB2         IOB1         IOB0         IOA3         IOA2         IOA1         IOA0           H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         —         TGIEB         TGIEA           H'FFE5         TSR1         TCFD         —         TCFU         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         —         —         —         —         TGFB         TGFA           H'FFE8         TGR1A         —         TGFB         TGFA         —	H'FFE0	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
H'FFE4         TIER1         TTGE         —         TCIEU         TCIEV         —         TGIEB         TGIEA           H'FFE5         TSR1         TCFD         —         TCFV         —         —         TGFB         TGFA           H'FFE6         TCNT1         —	H'FFE1	TMDR1	_	_	_	_	MD3	MD2	MD1	MD0
H'FFE5         TSR1         TCFD         —         TCFV         —         TGFB         TGFA           H'FFE6         TCNT1         — <td< td=""><td>H'FFE2</td><td>TIOR1</td><td>IOB3</td><td>IOB2</td><td>IOB1</td><td>IOB0</td><td>IOA3</td><td>IOA2</td><td>IOA1</td><td>IOA0</td></td<>	H'FFE2	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
H'FFE6 TCNT1 H'FFE7 H'FFE8 TGR1A H'FFE9 H'FFEA TGR1B	H'FFE4	TIER1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
H'FFE8 TGR1A H'FFE9 H'FFEA TGR1B	H'FFE5	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
H'FFE8 TGR1A H'FFE9 H'FFEA TGR1B	H'FFE6	TCNT1								
H'FFE9 H'FFEA TGR1B	H'FFE7									
H'FFEA TGR1B	H'FFE8	TGR1A								
	H'FFE9									
H'FFEB	H'FFEA	TGR1B								
	H'FFEB									

H'FFF7		
H'FFF8	TGR2A	
H'FFF9		
H'FFFA	TGR2B	
H'FFFB	_	
Notes:	1. Locate	ed in on-chip RAM. The bus width is 32 bits when the DTC accesses

- register information, and 16 bits otherwise.
- 2. If the pulse output group 2 and pulse output group 3 output triggers are the according to the PCR setting, the NDRH address will be H'FF4C, and if diff address of NDRH for group 2 will be H'FF4E, and that for group 3 will be H Similarly, if the pulse output group 0 and pulse output group 1 output trigge same according to the PCR setting, the NDRL address will be H'FF4D, and the address of NDRL for group 0 will be H'FF4F, and that for group 1 will be

1 DTC Transfer Mode Sele Destination side is area or block area Source side is rep or block area

DTC D Transf

Byt trai

Wc trai

DTC Mode -

סוכ	IVIOU	e —
0	0	Normal mode
	1	Repeat mode
1	0	Block transfer mode
	1	_

#### **Destination Address Mode**

0	_	DAR is fixed
1	0	DAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	DAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

## Source Address Mode

0	_	SAR is fixed
1	0	SAR is incremented after a transfer (by +1 when Sz = 0; by +2 when Sz = 1)
	1	SAR is decremented after a transfer (by -1 when Sz = 0; by -2 when Sz = 1)

Rev. 5.00 Sep 14, 2006 page 878 of 1060

REJ09B0331-0500



			1	DTC	chair	n tran	sfer					
SAR—DTC	So	urce	Addı	ress l	Regis	ter		H'F80	00—H'FB	FF		
Bit	:	23	22	21	20	19				4	3	2
Initial value Read/Write			Unde- fined			Unde- fined				Unde- fined	Unde- fined	
rtcaa, write	•											
						Spe	ecifies transf	er data sc	ource addre	ess		
DAR—DTC	D	estina	tion	Add	ress	Regis	ster	H'F80	0—H'FB	FF		
Bit	:	_23	_ 22	21	20	19	1			4	3	_ 2
Initial value	:		Unde- fined								Unde- fined	Und
Read/Write	:	_	_	_	_	_				_	_	_

**DTC Interrupt Select** 

1

DTC Chain Transfer Enable

End of DTC data transfer

After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is 0

After a data transfer ends, the CPU interrupt is ena

Re

RENESAS

Specifies transfer data destination address

Rev. 5.00 Sep 14, 2006 page REJ09

Specifies the number of DTC data transfers

CRB—DTC '	H'F800—H'FBFF															
Bit	: .	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Initial value	fii												Unde- fined		Unde- fined	Ī
Read/Write	: -	_	_	_	_	_	_	_	_		_	_	_			_

Specifies the number of DTC block data transfers

Rev. 5.00 Sep 14, 2006 page 880 of 1060 REJ09B0331-0500



		_
		1
	1	0
		1
1	0	0
		1
	1	0
		1

Internal clock: counts on \$\phi/2\$
Internal clock: counts on \$\phi/2\$
Internal clock: counts on \$\phi/2\$
External clock: counts on \$\phi/2\$
Internal clock: counts on \$\phi/2\$
Internal clock: counts on \$\phi/2\$
Internal clock: counts on \$\phi/2\$

# Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	_	Count at both edges

#### Counter Clear

	- Carrier Cicar								
0	0	0	TCNT clearing disabled						
		1	TCNT cleared by TGRA compare match/input capture						
	1	0	TCNT cleared by TGRB compare match/input capture						
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1						
1	0	0	TCNT clearing disabled						
		1	TCNT cleared by TGRC compare match/input capture*2						
	1	0	TCNT cleared by TGRD compare match/input capture*2						
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1						

- Notes: 1. Synchronous operation setting is performed by setting the SYNC
  - bit in TSYR to 1.When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.

RENESAS

- 1					
	0	0	0	0	Normal ope
				1	Reserved
			1	0	PWM mode
				1	PWM mode
		1	0	0	Phase cour
				1	Phase cour
			1	0	Phase cour
				1	Phase cour
	4		4		

Legend: \*: Don't care

Notes: 1. MD3 is a reserved l

it should always be 2. Phase counting mo set for channels 0 a case, 0 should always to MD2.

Buffer Operation A

0	TGRA operates normally
1	TGRA and TGRC used together for buffer operation

# Buffer Operation B

0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

Rev. 5.00 Sep 14, 2006 page 882 of 1060

REJ09B0331-0500



ie		is output							
			1	compare	Initial output is 0 output	0 output at compar			
		1	0	register	o output	1 output at compar			
			1			Toggle output at co			
	1	0	0		Output disabled				
			1		Initial output is	0 output at compar			
		1	0		1 output	1 output at compar			
			1			Toggle output at co			
1	0	0	0	TGR3A	Capture input	Input capture at ris			
			1	is input capture	source is TIOCA3 pin	Input capture at fal			
		1	*	register		Input capture at bo			
	1	*	*		Capture input source is channel 4/count clock	Input capture at TC count-down			

Legend: \*: Don't care

#### TGR3B I/O Control

IGIN	TGR3B I/O COILLO									
0	0	0	0	TGR3B	Output disabled					
			1	is output compare	Initial output is	0 output at compare match				
		1	0	register	0 output	1 output at compare match				
			1			Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is 1	0 output at compare match				
		1	0		output	1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR3B	Capture input	Input capture at rising edge				
			1	is input capture	source is TIOCB3 pin	Input capture at falling edge				
		1	*	register		Input capture at both edges				
	1 * *		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/count-down						

Legend: \*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000, and φ/1 is used as the TCNT4 count clock, this setting will be invalid and input capture will not occur.

			compare
	1	0	register
		1	
1	0	0	
		1	
	1	0	
		1	
0	0 0		TGR3C
		1	is input capture
	1	*	register

	١'	0	. og.oto.	
		1		
1	0	0		Output disabled
		1		Initial output is 1
	1	0		output
		_		

Input capture at both edges Capture input Input capture at TCNT4 co source is channel count-down 4/count clock

register, this setting is invalid and input capture/output compare is n

miliai oulpul is

Capture input

TIOCC3 pin

source is

0 output

0 output at compare matcr

1 output at compare match Toggle output at compare i

0 output at compare match

1 output at compare match Toggle output at compare i

Input capture at rising edge

Input capture at falling edg

Legend: \*: Don't care

Note: When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a but generated.

#### TODOD 1/0 0---

TGR3D I/O Control										
0	0	0	0	TGR3D	Output disabled					
			1	is output compare	Initial output is 0 output	0 output at compare match				
		1	0	register	output	1 output at compare match				
			1			Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is 1	0 output at compare match				
		1	0		output	1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR3D	Capture input source is	Input capture at rising edge				
			1	is input capture	TIOCD3 pin	Input capture at falling edge				
		1	*	register*2		Input capture at both edges				
	1	*	*		Capture input source is channel 4/count clock	Input capture at TCNT4 count-up/ count-down*1				

Legend: \*: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and  $\phi/1$  is used as the TCNT4 count clock, this setting is invalid and input capture is not

2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note: When GRC or GRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.

Rev. 5.00 Sep 14, 2006 page 884 of 1060

REJ09B0331-0500



				- 1		_	
						0	Interrupt requests by TGFB bit disab
						1	Interrupt requests by TGFB bit enable
				TGI	R Inter	rupt E	Enable C
				0			requests (TGIC) by disabled
				1			requests (TGIC) by enabled
		TGI	R Inter	rupt	Enabl	e D	
		0	Inter bit di	•		sts (T	GID) by TGFD
		1	Inter bit e			sts (T	GID) by TGFD
Ov	erflow	Inte	rrupt E	Enal	ole		
0	) In	terru	pt req	uest	ts (TCI	V) by	TCFV disabled

1

# A/D Conversion Start Request Enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

Rev. 5.00 Sep 14, 2006 page REJ09

by TGFA bit
Interrupt requ
by TGFA bit

TGR Interrupt Enable B

Interrupt requests (TCIV) by TCFV enabled

	Input	С
	0	
	1	[

· When 0 is written to TGFC after reading TGFC = 1 [Setting conditions] • When TCNT = TGRC while TGRC is functioning as output . When TCNT value is transferred to TGRC by input captur

0 [Clearing conditions]

[Setting conditions]

· When DTC is activated by TGIB interrupt whi

When 0 is written to TGFB after reading TGF

. When TCNT = TGRB while TGRB is function

. When TCNT value is transferred to TGRB by capture signal while TGRB is functioning as in

Input Capture/Output Compare Flag B [Clearing conditions]

of MRB in DTC is 0

output compare register

When DTC is activated by TGIC interrupt while DISEL bit

while TGRC is functioning as input capture register

1 [Setting conditions]

register Input Capture/Output Compare Flag C [Clearing conditions]

. When DTC is activated by TGIA int DISEL bit of MRB in DTC is 0 · When DMAC is activated by TGIA i DTA bit of DMABCR in DMAC is 1 . When 0 is written to TGFA after read

 When TCNT=TGRA while TGRA is ing as output compare register . When TCNT value is transferred to input capture signal while TGRA is f input capture register

Capture/Output Compare Flag D

[Clearing conditions] When DTC is activated by TGID interrupt while DISEL bit of MRE When 0 is written to TGFD after reading TGFD = 1

[Setting conditions] • When TCNT = TGRD while TGRD is functioning as output compa · When TCNT value is transferred to TGRD by input capture signal TGRD is functioning as input capture register

Overflow Flag

[Clearing condition] When 0 is written to TCFV after reading TCFV = 1

[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 886 of 1060 REJ09B0331-0500

RENESAS

H'FE88

TGR3B—	Гimer	Gen	eral l	Regis	ter 3	BB			H	FE8	A				
TGR3C—	Timer	Gen	eral l	Regis	ster 3	3C			H	FE8	C				
TGR3D—	Timer	Gen	eral l	Regis	ster 3	BD			H	FE8	E				
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	
		I .											l	1	l

TGR3A—Timer General Register 3A

Rev. 5.00 Sep 14, 2006 page REJ0

		1	Internal clock: counts on $\phi/4$
	1	0	Internal clock: counts on \$\phi/16\$
		1	Internal clock: counts on \$\phi/64\$
1	0	0	External clock: counts on TCI
		1	External clock: counts on TCI
	1	0	Internal clock: counts on \$\phi/10\$
		1	Counts on TCNT5 overflow/u

Note: This setting is ignored when channe counting mode.

## Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	_	Count at both edges

Note: This setting is ignored when channel 4 is in phase counting mode.

#### Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operating setting is performed by setting the SYNC bit TSYR to 1.

Rev. 5.00 Sep 14, 2006 page 888 of 1060 REJ09B0331-0500

RENESAS

0	0	0
		1
	1	0
		1

Phase cour Phase cour

0 Normal ope Reserved PWM mode

PWM mode

Phase cour Phase cour

Legend: \*: Don't care

Note: MD3 is a reserved bit. I it should always be writ

1

Rev. 5.00 Sep 14, 2006 page

REJ0

RENESAS

	1	1 0 1	compare register	Initial output is 0 output		
1	0	0		Output disabled		
		1		Initial output is 1		
	1	0		output		
		1				
0	0	0	TGR4A	Capture input		
		1	is input capture	source is TIOCA4 pin		

register

Capture input

source is TGR3A

compare match/ input capture 0 output at compar

1 output at compare

0 output at compar

1 output at compar

Input capture at ris

Input capture at fa

Input capture at bo

TGR3A compare r

capture

Legend: \*: Don't care

1

#### TGR4B I/O Control

IGN	TGR4D I/O COULIU								
0	0	0	0	TGR4B	Output disabled				
			1	is output compare	Initial output is 0 output	0 output at compare match			
		1	0	register	σαιραί	1 output at compare match			
			1			Toggle output at compare match			
	1	0	0		Output disabled				
			1		Initial output is 1	0 output at compare match			
		1	0		output	1 output at compare match			
			1			Toggle output at compare match			
1	0	0	0	TGR4B	Capture input	Input capture at rising edge			
			1	is input capture	source is TIOCB4 pin	Input capture at falling edge			
		1	*	register	·	Input capture at both edges			
	1	*	*		Capture input source is TGR3C compare match/ input capture	Input capture at generation of TGR3C compare match/input capture			

Legend: \*: Don't care

Rev. 5.00 Sep 14, 2006 page 890 of 1060 REJ09B0331-0500



			- 1		
			TGR	Interrupt Enal	ble B
			0	Interrupt request TGFB bit dis	
			1	Interrupt required TGFB bit ena	
	Over	flow Interrupt Enable			
	0	Interrupt requests (TCIV)	by TO	CFV disabled	
	1	Interrupt requests (TCIV)	by TO	CFV enabled	
Unde	rflow Int	errupt Enable			
0	Interrup	ot requests (TCIU) by TCFI	J disa	abled	
1	Interrup	ot requests (TCIU) by TCFI	J ena	bled	
				<u> </u>	

# A/D Conversion Start Request Enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

Rev. 5.00 Sep 14, 2006 page REJ09

Interrupt requ by TGFA bit 6

							When DMAC is activated by TG DTA bit of DMABCR in DMAC is When 0 is written to TGFA after re
							[Setting conditions]     When TCNT = TGRA while TGR as output compare register     When TCNT value is transferred input capture signal while TGRA as input capture register
					Input	Ca	apture/Output Compare Flag B
					0	•	Clearing conditions]  • When DTC is activated by TGIB interruble bit of MRB in DTC is 0  • When 0 is written to TGFB after reading
					1	•	Setting conditions]  When TCNT = TGRB while TGRB is fur output compare register  When TCNT value is transferred to TGI capture signal while TGRB is functionin capture register
		Ove	erfle	ow Flag			
		0		[Clearing condition] When 0 is written to TC	CFV a	fte	er reading TCFV = 1
		1		[Setting condition] When the TCNT value	overf	lov	ws (changes from H'FFFF to H'0000)
	Und	erflow Fla	ag				
	0			condition] written to TCFU after r	readin	g ¯	TCFU = 1
	1			ondition] TCNT value underflow	s (cha	ang	ges from H'0000 to H'FFFF)
οι	ınt Direction Flag						

Ooun	Direction riag
0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 892 of 1060 REJ09B0331-0500

RENESAS

Up/down-counter\*

Note: \* This timer counter can be used as an up/down-counter only in phase counting mode or when performing overflow/underflow counting on another channel. In other cases it functions as an up-counter.

TGR4A—Tir TGR4B—Tir				_						'FE9 'FE9					
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value		1	1	1	1	1	1	1	1	1	1	1	1	1	1

	1	0	Internal clock: counts on \$\phi/16\$
		1	Internal clock: counts on φ/64
1	0	0	External clock: counts on TCL
	ĺ	1	External clock: counts on TCL
	1	0	Internal clock: counts on \$\phi/256
	ĺ	1	External clock: counts on TCL

1 Internal clock: counts on φ/4

Note: This setting is ignored when channel counting mode.

## Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	_	Count at both edges

Note: This setting is ignored when channel 5 is in phase counting mode.

#### Counter Clear

Cou	iiici	Oleai
0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operating setting is performed by setting the SYNC bit TSYR to 1.

Rev. 5.00 Sep 14, 2006 page 894 of 1060 REJ09B0331-0500



0	C
	L
	1

1 0 Phase co

0 Normal of 1 Reserved 0 PWM mod 1 PWM mod 0 Phase co 1 Phase co

\* \* -

Legend: \*: Don't care

•

Note: MD3 is a reserved bit. it should always be wr

			1	compare	Initial output is 0 output
		1	0	register	Output
			1		
	1	0	0		Output disabled
			1		Initial output is 1
		1	0		output
			1		
1	*	0	0	TGR5A	Capture input
			1	is input	source is

\* 0 0 TGR5A is input capture input source is TIOCA5 pin Input capture at fall Input capture at fall Input capture at fall Input capture at fall Input capture at fall Input capture at both Input capture at both Input capture at both Input capture at both Input capture at both Input capture at both Input capture at both Input capture at both Input capture at both Input capture at both Input capture at fall Input capt

0 output at compa

1 output at compar Toggle output at co

0 output at compar

1 output at compar Toggle output at co

Legend: \*: Don't care

#### TGR5B I/O Control

	را حات	O 0.	J. 11. C	,,		
0	0	0	0	TGR5B	Output disabled	
			1	is output compare	Initial output is 0	0 output at compare match
		1	0	register	output	1 output at compare match
			1			Toggle output at compare match
	1	0	0		Output disabled	
			1		Initial output is 1	0 output at compare match
		1	0		output	1 output at compare match
			1			Toggle output at compare match
1	*	0	0	TGR5B	Capture input	Input capture at rising edge
			1	is input capture	source is TIOCB5 pin	Input capture at falling edge
		1	*	register		Input capture at both edges

Legend: \*: Don't care

Rev. 5.00 Sep 14, 2006 page 896 of 1060 REJ09B0331-0500



										by I G	-A bit o
									1	Interru by TGI	
							TG	RΙ	nter	rupt Ena	able B
							0	- 1		rrupt red GFB bit	•
							1	- 1		rrupt red GFB bit	•
			Over	low Inte	rrupt En	able					
			0	Interrup	t reques	sts (TCI\	/) by T	CF	₹V d	isabled	
			1	Interrup	t reques	sts (TCI\	/) by T	CF	₹V e	nabled	
		Unde	erflow Int	errupt E	nable						-
		0	Interrup	ot reques	sts (TCII	J) by TC	CFU di	sat	oled		
		1	Interrup	ot reques	sts (TCII	J) by TC	CFU er	nab	led		
D (	Conversion Sta	rt Re	quest Er	nable						_	
)	A/D conversion		•		ration di	sabled					
1	A/D conversion	on st	art reque	st gener	ration er	abled					

-	Conversion Clare Request Enable
0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

							DISEL DIL OI WIRD III DTC IS U
							When DMAC is activated by TGIA     DTA bit of DMABCR in DMAC is
							When 0 is written to TGFA after real
						1	Setting conditions    When TCNT = TGRA while TGRA as output compare register   When TCNT value is transferred input capture signal while TGRA as input capture register
				Inpu	ut C	aptur	e/Output Compare Flag B
				0		Whe	ing conditions] en DTC is activated by TGIB interrup f MRB in DTC is 0 en 0 is written to TGFB after reading
				1	•	Whe outp Whe capt	g conditions] n TCNT = TGRB while TGRB is fund to compare register n TCNT value is transferred to TGR ure signal while TGRB is functioning ure register
		0	verf	flow Flag			
			0	[Clearing condition] When 0 is written to TCFV	afte	er read	ding TCFV = 1
			1	[Setting condition] When the TCNT value over	rflov	vs (ch	anges from H'FFFF to H'0000)
	Unde	erflow F	lag				
	0			condition] is written to TCFU after read	ling	TCFL	J = 1
	1			condition] e TCNT value underflows (ch	han	ges fr	om H'0000 to H'FFFF)
Coun	nt Direction Flag						
0	TCNT counts dow	vn	7				
1	TCNT counts up		]				

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 898 of 1060 REJ09B0331-0500



Up/aown-counter\*

H'FEA8

Note: \* This timer counter can be used as an up/down-counter only in phase counting mode or when performing overflow/underflow counting on another channel. In other cases it functions as an up-counter.

TGR5A—Timer General Register 5A

TGR5B—Timer	General	Register	5B	H	'FEAA		
Bit :	15 14	13 12	11 10	9 8	7 6	5 4	3 2
Initial value:	1 1	1 1	1 1	1 1	1 1	1 1	1 1
Read/Write:	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/W	R/W R/V
P1DDR—Port 1	Data Dir	ection Re	gister	Н	'FEB0		
	Data Dii	ection Re	egister	Н	'FEB0		
P1DDR—Port 1  Bit :	Data Dii	rection Re	egister 5	H 4	<b>1'FEB0</b>	2	1
	7		5	4	3		1 P11DDF
	7	6	5	4	3		1 P11DDF 0

Specify input or output for individual port 1 pins

RENESAS

Rev. 5.00 Sep 14, 2006 page

REJ09

P3DDR—Por	Data Dir	ection Re	egister	Н	'FEB2			
Bit	:	7	6	5	4	3	2	1
		_		P35DDR	P34DDR	P33DDR	P32DDR	P31DDR
Initial value	: '	1	1	0	0	0	0	0
Read/Write	:	_	_	W	W	W	W	W

Specify input or output for individual port 3 p

P5DDR—	-Port 5	Data Di	rection F		H'FEB4				
Bit	:	7	6	5	4	3	2	1	
		_	_	_	_	P53DDR	P52DDR	P51DDR	P50
Initial va	alue :	1	1	1	1	0	0	0	
Read/W	rite:	_	_	_	_	W	W	W	

Specify input or output for individual p

Rev. 5.00 Sep 14, 2006 page 900 of 1060 REJ09B0331-0500



PADDR—Po	ort A	Data Dir	ection Re	gister	H'l	FEB9		
Bit	:	7	6	5	4	3	2	1
		PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DI
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	W	W	W	W	W	W	W
			Spe	ecify input	or output 1	for individu	ıal port A ı	oins
PBDDR—Po	ort B	Data Dir	ection Re	gister	H'l	FEBA		
Bit	:	7	6	5	4	3	2	1

PBDDR—Port B Data Direction Register H'FEBA								
Bit	:	7	6	5	4	3	2	1
		PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	W	W	W	W	W	W	W

Specify input or output for individual port B pins

PDDDR-	-Port 1	D Data Di	irection R	egister	H			
Bit	:	7	6	5	4	3	2	1
		PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR
Initial va	lue :	0	0	0	0	0	0	0
Read/W	rite:	W	W	W	W	W	W	W
			Spe	ecify input	or output t	for individu	ual port D	pins

PEDDR—Port	PEDDR—Port E Data Direction Register H'FEBD										
I EDDIC TOTE	L Data D	nection is		ILLU							
Bit :	7	6	5	4	3	2	1				
	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR				
Initial value:	0	0	0	0	0	0	0				
Read/Write:	W	W	W	W	W	W	W				

Specify input or output for individual port E pins

Rev. 5.00 Sep 14, 2006 page 902 of 1060 REJ09B0331-0500

RENESAS

Initial value	:	0	0	0	0	0	0	0
Read/Write	:	W	W	W	W	W	W	W

Specify input or output for individual port F pins

PGDDR—Por	t G	Data Dir	ection Re	Н	'FEBF			
Bit	:	7	6	5	4	3	2	1
		_	_	_	PG4DDR	PG3DDR	PG2DDR	PG1DDR
Modes 1, 4, 5	5				- I			
Initial value	:	1	1	1	1	0	0	0
Read/Write	:	_	_	_	W	W	W	W
Modes 2, 3, 6	3, 7							
Initial value	:	1	1	1	0	0	0	0
Read/Write	:	_	_	_	W	W	W	W

Specify input or output for individual po

# Sets the interrupt control level for interrupts

# Correspondence between Interrupt Sources and ICR Settings

Dogistor		Bits										
Register	7	6	5	4	3	2	1					
ICRA	IRQ <sub>0</sub>	IRQ <sub>1</sub>	IRQ <sub>2</sub> IRQ <sub>3</sub>	IRQ <sub>4</sub> IRQ <sub>5</sub>	IRQ <sub>6</sub> IRQ <sub>7</sub>	DTC	Watchdog timer					
ICRB	_	1	TPU channel 0	TPU channel 1	TPU channel 2	TPU channel 3	TPU channel 4					
		8-bit timer channel 1	DMAC	SCI channel 0	SCI channel 1	SCI channel 2	_					

Rev. 5.00 Sep 14, 2006 page 904 of 1060

REJ09B0331-0500



# IPRJ—Interrupt Priority Register J IPRK—Interrupt Priority Register K Bit

Initial value: Read/Write:

11 K1—Interrupt Priority Register 1

6	5	4	3	2	1
IPR6	IPR5	IPR4	_	IPR2	IPR1
1	1	1	0	1	1
DΛΛ	DΛΛ	D/M		DΛM	D/M

птесс

H'FECD

H'FECE

mierrup

Interrup

Interrup

Set priority (levels 7 to 0) for interrupt sources

-	ndence between Interrupt Sc	its
Register	Ь	its 
	6 to 4	2 to 0
IPRA	IRQ <sub>0</sub>	IRQ <sub>1</sub>
IPRB	IRQ <sub>2</sub>	IRQ <sub>4</sub>
	IRQ <sub>3</sub>	IRQ <sub>5</sub>
IPRC	IRQ <sub>6</sub>	DTC
	IRQ <sub>7</sub>	
IPRD	WDT	Refresh timer
IPRE	_	A/D converter
IPRF	TPU channel 0	TPU channel 1
IPRG	TPU channel 2	TPU channel 3
IPRH	TPU channel 4	TPU channel 5
IPRI	8-bit timer channel 0	8-bit timer channel 1
IPRJ	DMAC	SCI channel 0
IPRK	SCI channel 1	SCI channel 2

Rev. 5.00 Sep 14, 2006 page REJ0

							· · · · · · · · · · · · · · · · · · ·
				Area 7	to 0 Bus \	Width Con	trol
				0	Area n is o	designated	l for 16-bit
				1	Area n is o	designated	I for 8-bit a
				Note:	n = 7 to 0		
ASTCR—Acce	ss State C	ontrol R	egister	]	H'FED1		Bus
Bit :	7	6	5	4	3	2	1
	AST7	AST6	AST5	AST4	AST3	AST2	AST1
Initial value:	1	1	1	1	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Area 7 t	to 0 Access	State Co	ontrol		
		0 A	rea n is de	signated	for 2-state	access	
		v	Vait state ir	nsertion ir	n area n ex	ternal spa	ce is disab
		1 A	rea n is de	signated	for 3-state	access	
		V	Vait state ir	nsertion ir	n area n ex	ternal spa	ce is enab

Note: n = 7 to 0

Initial value:

Read/Write:

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W



0	0	Program wait not in
	1	1 program wait stat
1	0	2 program wait stat
	1	3 program wait stat

Area 4 Wait Control

## Area 5 Wait Control

0	0	Program wait not inserted			
	1	1 program wait state inserted			
1	0	2 program wait states inserted			
	1	3 program wait states inserted			

## Area 6 Wait Control

0	0	Program wait not inserted				
	1	1 program wait state inserted				
1	0	2 program wait states inserted				
	1	3 program wait states inserted				

### Area 7 Wait Control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

0 Program wait not ins
1 1 program wait state
1 0 2 program wait state
1 3 program wait state

Alea U Wall Collino

#### Area 1 Wait Control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted


#### Area 2 Wait Control

0	0	Program wait not inserted				
	1	1 program wait state inserted				
1	0	2 program wait states inserted				
	1	3 program wait states inserted				

#### Area 3 Wait Control

0	0	Program wait not inserted
	1	1 program wait state inserted
1	0	2 program wait states inserted
	1	3 program wait states inserted

Rev. 5.00 Sep 14, 2006 page 908 of 1060 REJ09B0331-0500



1

0

1

0

1

0

1

Norma

DRAM

Normal

**PSRAM** 

Normal spa Normal

space

Normal sp Normal

space

Burst Cycle Select 0

Max. 4 words in burst access

Max. 8 words in burst access

Burst cycle comprises 1 state

Burst cycle comprises 2 states Area 0 Burst ROM Enable

Burst Cycle Select 1

0	Area 0 is basic bus interface
1	Area 0 is burst ROM interface

ld

		1	Area 0 is burst ROM interface
dle Cycl	le I	Insert	t 0

U	idie cycle not inserted in case of successive external read and exten
1	Idle cycle inserted in case of successive external read and external

Idle Cycle Insert 1

Idle cycle not inserted in case of successive external read cycles in different are Idle cycle inserted in case of successive external read cycles in different areas

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ09

						Write	e Data Buffer Enable
						0	Write data buffer function not used
						1	Write data buffer function used
					Area P	artition	unit Select
					0	Area p	partition unit is 128 kbytes (1 Mb
					1	Area p	partition unit is 2 Mbytes (16 Mb
			DAC	ι Κ Tim	ing Sel	ect	
			0	DRA	M/PSF	RAM sp	lle address transfer is performed bace, full access is always exec s low from Tr or T1 cycle
			1	tran	sfer is p	erforn	ossible when DMAC single addr ned in DRAM/PSRAM space s low from Tc1 or T2 cycle
	LCAS	 S Pin S	Select				
	0	signa	al (BR	EQO		and W	e DRAM interface LCAS AIT input cannot be ed)
	1						DRAM interface LCAS not be used)
Externa	al Address	es H'	01000	0 to F	l'01FFF	F Ena	ble

On-chip ROM (H8S/2655) or reserved area\* (H8S/2653) External addresses (in external expansion mode) or

1 Wait input by WAI pin enabled

Notes: \* Do not access a reserved area.

#### BREQO Pin Enable

0	BREQO output disabled
1	BREQO output enabled

#### Bus Release Enable

	0	External bus release is disabled
I	1	External bus release is enabled

Rev. 5.00 Sep 14, 2006 page 910 of 1060

REJ09B0331-0500



reserved area (in single-chip mode)

0	0	No wait sta
	1	1 wait state
1	0	2 wait state
	1	3 wait state

#### Multiplex Shift Count

Multiplex Still Court										
0	0	8-bit shift								
	1	9-bit shift								
1	0	10-bit shift								
	1	_								

### 2-CAS Method/2-WE Method Select

0	2-CAS method selected: CASH, CASL, WE sign
1	2-WE method selected: CAS, UWE, LWE signa

## RAS/CS Down Mode

0	DRAM interface: RAS up mode selected
1	DRAM interface: RAS down mode selected

## Burst Access Enable


0	Burst disabled (always full access)
1	For DRAM space access     Access in fast page mode     For PSRAM space access     Access in static column mode

## TP Cycle Control

	<b>,</b>
0	1-state precharge cycle is inserted
1	2-state precharge cycle is inserted

\_\_\_\_

Rev. 5.00 Sep 14, 2006 page REJ09



**RAS-CAS Wait** 

0	Wait state insertion in CAS-before-RAS refreshing disabled $\overline{\text{RAS}}$ falls in $\text{T}_{\text{Rr}}$ cycle
1	One wait state inserted in CAS-before-RAS refreshing RAS falls in T <sub>Rc1</sub> cycle

Self-refreshing used

U | Count operation Count uses  $\phi/2$ Count uses \$\phi/8\$ Count uses \$\phi/32\$

> Count uses  $\phi/12$ Count uses ø/51

> Count uses \$\phi/20

Count uses  $\phi/40$ 

0

1

1

# Refresh Control

0	Refresh control is not performed
1	Refresh control is performed

Rev. 5.00 Sep 14, 2006 page 912 of 1060 REJ09B0331-0500

Initial value :	1			1		1		1		1		1		1	
Read/Write:	R	/W	F	R/W	F	R/W	F	R/W	F	R/W	R/W		R/W		
	Sets the period for compare match operations with RT														
MAR0AH—Me	mory	y Add	dress	Reg	ister	0AH	[	Н	'FE	E0					
MAR0AL—Memory Address Register 0AL H'FEE2															
Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18	
MAROAH :	_	_	_	_	_	_	_	_							
Initial value:	0	0	0	0	0	0	0	0	*	*	*	*	*	*	
Read/Write:	_	_	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/\	
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
MAROAL :															
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/\	
	In ful	l addr				pecifi							stinat	ion	

H'FED9

: 7 6 5 4 3 2

Bu

RTCOR—Refresh Time Constant Register

Bit

in short address mode. Specifies transfer source/transfer destination at In full address mode: Not used

Legend: \*: Undefined

ETCR0A—T	ETCR0A—Transfer Count Register 0A														
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ETCR0A	:														
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Sequential mode Idle mode Normal mod								Tran	sfer	count	er				
Repeat mode		Transfer number storage register Transfer coun											unter		
Block transf mode	fer		Blocl	k size	stora	age r	egiste	ər				Blo	ock s	ize co	ounte
Legend: *:	Ur	ndefin	ed												

Rev. 5.00 Sep 14, 2006 page 914 of 1060 REJ09B0331-0500



Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
In short address mode: Specifies transfer source/transfer destination a														
In full address mode: Specifies transfer destination address														
Legend: *: U	ndefin	ed												

10 9

8

7 6 5

3

4

2

IOAR0B—I/O	H'FEEC													
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
IOAR0B	:													
Initial value	*	*	*	*	*	*	*	*	*	*	*	*	*	,
Read/Write	R/W	/ R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/

In short address mode: Specifies transfer source/transfer destination In full address mode: Not used

Legend: \*: Undefined

Bit

MAR0BL

15 14

13 12 11

idle mode							I	rans	rer cc	unte	ſ			
Repeat mode	Tra	nsfe	r num	nber s	storaç	ge reg	gister		_			Tran	sfer	cour
Block transfer mode						E	Block	trans	sfer c	ounte	er			
Legend: *: Ur	ndefir	ned												
Note: Not use	ed in r	norm	al mo	de.										
MAR1AH—Me	emor	y Ad	dres	s Reg	gister	· 1AF	I	H	I'FEI	F0				
MAR1AL—Me	mor	y Ad	dress	s Reg	ister	1AL	,	H	I'FEI	F <b>2</b>				
Bit :	31	30	29	28	27	26	25	24	23	22	21	20	19	18
MAR1AH :	_	_	_	_	_	—	_	_						
Initial value:	0	0	0	0	0	0	0	0	*	*	*	*	*	*
Read/Write:	_	_	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/V
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
MAR1AL :														
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
	In sho In full	ort addı	ldres	s mo	de: S	R/W pecifi ecifies	es tra	ansfe	r sou	rce/tr	ansfe			

Rev. 5.00 Sep 14, 2006 page 916 of 1060 REJ09B0331-0500



In full address mode: Not used

Legend: \*: Undefined

ETCR1A—Transfer C	ount	Reg	isteı	· 1A			H	I'FE	F6					
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ETCR1A :														
Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	×
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/
Sequential mode Idle mode Normal mode							Т	ransi	fer co	unte	r			
Repeat mode  Block transfer mode	Tr	ansfe	er nur	nber	stora	ge re	giste	r			Tı	ansfe	er cou	ınt
DIOCK transfer mode		Blo	ck siz	e sto	rage	regis	ter				Ble	ock s	ize co	our
Legend: *: Undefined														

Initial value:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1	n sho	ort ad	dress	s mod	de: S	oecifi	es tra	ansfe	r sou	rce/tr	ansfe	er des	tinati	on ad
I	n full	addr	ess r	node	: Spe	cifies	trans	sfer d	lestin	ation	addr	ess		
Legend: *: Ur	ndefir	ned												

15 14 13 12 11 10 9 8 7 6 5 4

Bit

MAR1BL :

IOAR1B—I/	H'FEFC														
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
IOAR1B	:														
Initial value	:	*	*	*	*	*	*	*	*	*	*	*	*	*	*
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/۱

In short address mode: Specifies transfer source/transfer destination ad In full address mode: Not used

Legend: \*: Undefined

Rev. 5.00 Sep 14, 2006 page 918 of 1060

REJ09B0331-0500



Panaat mada =		
Repeat mode -	Transfer number storage register	Transfer cour
Block transfer mode -	Block transfer counter	
Legend: *: Undefined		

Note: Not used in normal mode.

	Write	e Er
	0	W 10
	1	w

nable 1A

Write Enable 0B

Writes to all bits in DMACR1A, and bits 10, 6, and 2 in DMABCR are disabled
Writes to all bits in DMACR1A, and bits

are disabled Writes to all bits in D and bits 8, 4, and 0 i are enabled

Writes to all bits in DMACR0E 5, and 1 in DMABCR, and bit DMATCR are disabled Writes to all bits in DMACR0E 5, and 1 in DMABCR, and bit DMATCR are enabled

#### Write Enable 1B

0	Writes to all bits in DMACR1B, bits 11, 7, and 3 in DMABCR, and bit 5 in DMATCR are disabled
1	Writes to all bits in DMACR1B, bits 11, 7, and 3 in DMABCR, and bit 5 in DMATCR are enabled

Rev. 5.00 Sep 14, 2006 page 920 of 1060

REJ09B0331-0500




0	TEND <sub>0</sub> pin output disabled
1	TEND <sub>0</sub> pin output enabled

## Transfer End Enable 1

0	TEND <sub>1</sub> pin output disabled
1	TEND <sub>1</sub> pin output enabled

Rev. 5.00 Sep 14, 2006 page REJ09



0	Byte-size transfer
1	Word-size transfer

Rev. 5.00 Sep 14, 2006 page 922 of 1060 REJ09B0331-0500



0	1

0 0 0

1 0 0

0 0 1

1

1

1

1

1 0

1 0

1 0 end interrupt

complete interrupt

complete interrupt

complete interrupt

complete interrupt

Activated by A/D converter conversion

Activated by DREQ pin falling edge input

Activated by DREQ pin low-level input

Activated by SCI channel 0 transmission

Activated by SCI channel 1 transmission

Activated by SCI channel 0 reception

Activated by SCI channel 1 reception

Activated by TPU channel 0 compare

Rev. 5.00 Sep 14, 2006 page

REJ09

match/input capture A interrupt Activated by TPU channel 1 compare

match/input capture A interrupt Activated by TPU channel 2 compare

match/input capture A interrupt

Activa

pin fal Activa

pin lov


Auto-r

steal)

Auto-

				1	Activated by TPU channel 3 compare match/input capture A interrupt						
		1	0	0	Activated by TPU channel 4 compare match/input capture A interrupt						
				1	Activated by TPU channel 5 compare match/input capture A interrupt						
			1	*	_						
	Legend: *: Don't care										
lres	s Incr	eme	nt/De	ecre	ment						
RB	is fix	ed									
RB is incremented after a data transfer											
RB	RB is fixed										

Destination Add



					0	Dual address mode: Transfer with MAR as source address and IOAR					1	Activated by A end interrupt	/D converte	
		as destination address Single address mode: Transfer wit MAR as source address and DACi								1	0	_	Activated falling ed	
						pin as write strobe						_	Activated low-level	
					1	Dual address mode: Transfer with IOAR as source address and MAR as destination address			1	0	0	Activated by Society Complete internal	CI channel	
			Single address mode: Transfer with DACK pin as read strobe and MAR as destination address								1	Activated by SCI cha complete interrupt		
	Repeat Enable  0 Transfer in sequential mode 1 Transfer in repeat mode or idle mode									1	0	Activated by Society Complete internal		
											1	Activated by SCI channel complete interrupt		
Data Transfer Increment/Decrement									0	0	0	Activated by TPU channe match/input capture A inte		
	0					after a data transfer					1	Activated by TI match/input ca		
-	Transf									1	0	Activated by TI match/input ca		
1	Byte-size transfer     Word-size transfer										1	Activated by TI match/input ca		
									1	0	0	Activated by TI match/input ca		
											1	Activated by Ti match/input ca		
										1	0	_		

Rev. 5.00 Sep 14, 2006 page 924 of 1060 REJ09B0331-0500



		0	Clearing of selected internal interrupt sou DMA transfer is disabled						
Clearing of selected internal interrupt     DMA transfer is enabled									
Cha	l ann	el 1 E	Data Transfer Acknowledge						
0	Clearing of selected internal interrupt source a								

Clearing of selected internal interrupt source at

DMA transfer is enabled

Chan	inel 0 Full Address Enab
0	Short address mode

0	Short address mode
1	Full address mode

Onai	inei i i uli Address Eriable
0	Short address mode
1	Full address mode

(Continued

Rev. 5.00 Sep 14, 2006 page REJ09



									Char Enab	nnel 0 Data Transfer Ir ble B	nter
									0	Transfer suspended	d int
									1	Transfer suspended	d in
								nel 1 Da upt Ena			
							0	Trans	fer er	nd interrupt disabled	
							1	Trans	fer er	nd interrupt enabled	
							nnel 1 Da ble B	ita Trans	sfer lı	nterrupt	
						0	Transf	er susp	ende	d interrupt disabled	
						1	Transf	er susp	ende	d interrupt enabled	
				Cł	nanne	l 0 Da	ata Trans	fer Enal	ble		
					1 0	Data :	transfer c	lisabled			
					1 [	Data :	transfer e	nabled			
			har	nnel 0 D	ata Tr	ansfe	er Master	Enable			
			0				sabled. In an NMI in		mode	э,	
			1	Data 1	ransf	er en	abled				
	Char	l nnel 1 Da	ata 1	ransfer	Enab	le					
	0	Data t	rans	fer disa	bled						
	1	Data t	rans	fer enal	oled						
ь ha	nnel 1 Da	ata Trans	sfer	Master I	Enable	е					
	1										

Char	nnel 1 Data Transfer Master Enable
0	Data transfer disabled. In normal mode, cleared to 0 by an NMI interrupt
1	Data transfer enabled

(Continued or

1 | I ransfer end inter

											1	Clearing of interrupt so transfer is e	urce at t
									Chan	। nel 0।	B Da	ta Transfer A	cknowl
									0			of selected inte DMA transfer i	
									1		_	of selected inte	
							Chai	nnel 1	1A Da	ta Tra	ansfe	er Acknowled	ge
							0					internal interrup fer is disabled	ot source
							1					internal interru MA transfer is e	
						Char	nnel 1B I	Data	Trans	fer A	ckno	wledge	
						0	Clearir					terrupt r is disabled	
						1	1	-				nterrupt r is enabled	
					ا Char	nel 0B S	Single Ad	ddres	s Ena	ble			
					0	Trans	fer in du	al ad	dress	mode	9		
					1	Trans	fer in sin	gle a	ddres	s mo	de		
			Cha	annel 1	B Sir	igle Add	ress Ena	ble					
			0	Tra	nsfe	r in dual	address	mod	е				
			1	Tra	ınsfe	r in singl	e addres	s mo	de				
C	han	nel 0 F	Full A	Address	s Ena	able							
Ĕ	0			dress r									
	1	Full	addı	ress mo	ode								
1	Ful	l Addre	ess I	Enable									
sho	ort a	address	s mo	ode									

Chan	inei i Fuli Address Enable
0	Short address mode
1	Full address mode

(Continued

Rev. 5.00 Sep 14, 2006 page REJ0



												- 1			
													nnel 0B Data rupt Enable	Transfe	r
												0	Transfer e	nd interr	upt disa
												1	Transfer e	nd interr	upt enal
										Chan Enab		Data <sup>*</sup>	Transfer Inte	errupt	
										0	Transf	er en	d interrupt d	isabled	
										1	Transf	er en	d interrupt e	nabled	
								Char Enat		1 1B C	ata Tra	nsfer	Interrupt		
								0	Т	ransfe	er end ir	terru	pt disabled		
								1	Tı	ransfe	er end ir	nterru	pt enabled		
					C	ا ha	annel	0A [	Data	a Tran	sfer En	able			
					Γ	0	Da	ata tı	rans	sfer di	sabled				
						1	Da	ata tı	rans	sfer ei	nabled				
				L Chai	nnel 0B	B D	ata T	rans	fer l	Enabl	e				
				0	Data	tra	transfer disabled								
				1	Data	tra	ansfe	r ena	able	d	1				
		Chan	nel 1A	Data	Trans	fer	r Enal	ole			_				
		0	nnel 1A Data Transfer Enable  Data transfer disabled												
		1	Data transfer enabled												
⊢ Char	nnel	1B D	ata Tra	nsfe	r Enabl	е									
0	Ė		ansfer o			Ī									
1	Da	ata tra	ansfer e	enab	led	1									

Channel 16 Data Hansler Enable						
0	Data transfer disabled					
1	Data transfer enabled					

Rev. 5.00 Sep 14, 2006 page 928 of 1060 REJ09B0331-0500



**ISCRL** 

Bit	:	7	6	5	4	3	2	1
		IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SC
Initial value	:	0	0	0	0	0	0	0

Read/Write: R/W R/W R/W R/W

IRQ3 to IRQ0 Sense Control

R/W

R/W

R/W

IRQ <sub>n</sub> SCB	IRQ <sub>n</sub> SCA	Interrupt Request Generation
0	0	$\overline{IRQ}_n$ input low level
	1	Falling edge of IRQ <sub>n</sub> input
1	0	Rising edge of $\overline{IRQ}_n$ input
	1	Both falling and rising edges of $\overline{\text{IRQ}}_{n}$ input

Note: n = 7 to 0

0	IRQ <sub>n</sub> interrupt disabled
1	IRQ <sub>n</sub> interrupt enabled

Note: n = 7 to 0

ISR—IRQ Status Register				H'FF2F			Interrupt	
Bit	:	7	6	5	4	3	2	1
		IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F
Initial value:		0	0	0	0	0	0	0
Read/Write:		R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Indicate the status of IRQ<sub>7</sub> to IRQ<sub>0</sub> interrupt requests

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 930 of 1060 REJ09B0331-0500



0	DTC activation by this interrupt is disabled [Clearing conditions]  • When the DISEL bit is 1 and data transfer have the when the specified number of transfers have
1	DTC activation by this interrupt is enabled [Holding condition]

transfers have not ended

When the DISEL bit is 0 and the specified nur

## **Correspondence between Interrupt Sources and DTCER**

#### **Bits** 5 3 2 Register 7 6 4 1 **DTCERA** IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 **DTCERB** ADI TGI0A TGI0B TGI0C TGI0D TGI1 **DTCERC** TGI2A TGI2B TGI3A TGI3B TGI3C TGI3D TGI4 TGI5A TGI5B **DTCERD** CMIA0 CMIB0 CMIA **DTCERE** DMTEND0A DMTEND0B DMTEND1A DMTEND1B RXI0 TXI0 RXI1 **DTCERF** RXI2 TXI2

## **DTC Software Activation Enable**

0	DTC software activation is disabled [Clearing condition] When the DISEL bit is 0 and the specified number of transfers had not ended
1	DTC software activation is enabled [Holding conditions]  When the DISEL bit is 1 and data transfer has ended  When the specified number of transfers have ended  During data transfer due to software activation

Note: \* A value of 1 can always be written to the SWDTE bit, but 0 can only be writ is read.

Rev. 5.00 Sep 14, 2006 page 932 of 1060 REJ09B0331-0500

	control signals are nigh impedance
1	In software standby mode, address bu control signals retain output state

## Standby Timer Select

0	0	0	Standby time = 8192 states
		1	Standby time = 16384 states
	1	0	Standby time = 32768 states
		1	Standby time = 65536 states
1	0	0	Standby time = 131072 states
		1	Standby time = 262144 states
	1	0	Reserved
		1	Standby time = 16 states

## Software Standby

0	Transition to sleep mode after execution of SLEEP instruction
1	Transition to software standby mode after execution of SLEEP instruction

1 On-chip RAM

## NMI Input Edge Select

0	Falling edge
1	Rising edge

## Interrupt Control Mode Selection

0	0	Interrupt control mode 0			
	1	Interrupt control mode 1			
1	0	Interrupt control mode 2			
	1	Interrupt control mode 3			

## MAC Saturation

0	Non-saturating calculation for MAC instruction
1	Saturating calculation for MAC instruction

Rev. 5.00 Sep 14, 2006 page 934 of 1060 REJ09B0331-0500

0	0	
	1	ŀ
1	0	l
	4	

0 1

0

1	(

Medium-speed clock is φ/8 Medium-speed clock is  $\phi/16$ Medium-speed clock is φ/32

Bus master is in high-speed m

Medium-speed clock is  $\phi/2$ 

Medium-speed clock is φ/4

φ Clock Output Control

PSTOP	Normal Operation	Sleep Mode	Software Standby Mode	Ha Stan
0	φ output	φ output	Fixed high	High
1	Fixed high	Fixed high	Fixed high	High
		•		

MDCR—Mode	Control	Register		I	H'FF3B		
Bit :	7	6	5	4	3	2	1
	_	_	_	_	_	MDS2	MDS1
Initial value:	1	0	0	0	0	*	*
Read/Write:	_	_	_	_	_	R	R

Current mode pin oper

Note:  $\,^*\,$  Determined by pins  $MD_2$  to  $MD_0$ 

## Specifies module stop mode

0	Module stop mode cleared
1	Module stop mode set

Rev. 5.00 Sep 14, 2006 page 936 of 1060 REJ09B0331-0500



0	0	Compare match in
	1	Compare match in
1	0	Compare match in
	1	Compare match in

## Output Trigger for Pulse Output Group 1

-		**
0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3

## Output Trigger for Pulse Output Group 2

0	0	Compare match in TPU channel 0
	1	Compare match in TPU channel 1
1	0	Compare match in TPU channel 2
	1	Compare match in TPU channel 3

### Output Trigger for Pulse Output Group 3

0	0	Compare match in TPU channel
	1	Compare match in TPU channel
1	0	Compare match in TPU channel
	1	Compare match in TPU channel

Rev. 5.00 Sep 14, 2006 page REJ09



Operation Select Normal operation in pulse output group n (values updated at compare match A in the TPU channel) Non-overlapping operation in pulse output (independent 1 and 0 output at compare m or B in the selected TPU channel)

Pulse Output Group n Normal/Non-Overlap

Note: n = 3 to 0

## Pulse Output Group n Direct/Inverted Output

0	Inverted output for pulse output group n (low-level output at pin for a 1 in PODRH)
1	Direct output for pulse output group n (high-level output at pin for a 1 in PODRH)

Note: n = 3 to 0

Rev. 5.00 Sep 14, 2006 page 938 of 1060

REJ09B0331-0500

			Pulse Output Enable/Disable						
			0	Pulse	outputs PC	) <sub>15</sub> to PO <sub>8</sub>	are disabl	ed	
			1	Pulse	outputs PC	0 <sub>15</sub> to PO <sub>8</sub>	are enable	ed	
NDERL									
Bit	:	7	6	5	4	3	2	1	

R/W

R/W

NDER4

R/W

NDER3

R/W

NDER2

R/W

NDER1

0

R/W

## Ν


Read/Write:

R/W

NDER7

R/W

NDER6



NDER5

Pulse outputs PO<sub>7</sub> to PO<sub>0</sub> are disabled 1 Pulse outputs PO<sub>7</sub> to PO<sub>0</sub> are enabled

Rev. 5.00 Sep 14, 2006 page REJ0



PODRL

Bit 7 6 5 4 3 2 1 POD7 POD6 POD5 POD4 POD3 POD2 POD1 Initial value: 0 0 0 0 0 0 0 Read/Write: R/(W)\* R/(W)\* R/(W)\* R/(W)\* R/(W)\* R/(W)\* R/(W)\*

Stores output data for use in pulse output

Note: \* A bit that has been set for pulse output by NDER is read-only.

Rev. 5.00 Sep 14, 2006 page 940 of 1060

REJ09B0331-0500



Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Sto	res the next	ا t data for pu	ılse output (	groups 3 an	d 2
(b) Address: H	'FF4E						
Bit :	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	1	1	1	1	1	1	1
Read/Write:	_	_	_	_	_	_	_
When pulse o (a) Address: H Bit :		p output tr 6	iggers are 5	different 4	3	2	1
	NDR15	NDR14	NDR13	NDR12		_	_
Initial value:	0	0	0	0	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	_	_	_
	Stores the	next data fo	or pulse outp	put group 3			
(b) Address: H	l'FF4E						
Rit ·	7	6	5	4	3	2	1

(2)

Dit	•		- 0	J	-	<u> </u>		
				_	_	NDR11	NDR10	NDR
Initial value	:	1	1	1	1	0	0	0
Read/Write	:	_	_	_	_	R/W	R/W	R/W
Stores the next data for pulse								

Rev. 5.00 Sep 14, 2006 page REJ09



	Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/V
			Sto	res the nex	t data for pu	ulse output (	groups 1 an	d 0
	(b) Address: H	FF4F						
	Bit :	7	6	5	4	3	2	1
		_	_	_	_	_	_	_
	Initial value:	1	1	1	1	1	1	1
	Read/Write:	_	_	_	_	_	_	_
(2)	When pulse ou	itput group	o output tri	ggers are	different			
	(a) Address: H'FF4D							
	Bit :	7	6	5	4	3	2	1
		NDR7	NDR6	NDR5	NDR4	_	_	_

0

R/W

0

R/W

3

NDR3

0

R/W

2

NDR2

0

R/W

Stores the next data for pulse of

NDR1

0

R/W

0

R/W

Stores the next data for pulse output group 1

(b) Address: H'FF4F

Initial value:

Read/Write:

Bit	: _	-

Initial value:


Read/Write:

Rev. 5.00 Sep 14, 2006 page 942 of 1060

RENESAS

R/W

Note: \* Determined by the state of pins P1<sub>7</sub> to P1<sub>0</sub>.



Note: \* Determined by the state of pins P2<sub>7</sub> to P2<sub>0</sub>.

PORT3—Po	ort 3	3 Register			Н	l'FF52		
Bit	:	7	6	5	4	3	2	1
		_	_	P35	P34	P33	P32	P31
Initial value	e :	1	1	*	*	*	*	*
Read/Write	e :	_	_	R	R	R	R	R
						State of r	oort 3 pins	

Note: \* Determined by the state of pins P3<sub>5</sub> to P3<sub>0</sub>.

Rev. 5.00 Sep 14, 2006 page

REJ0




Note: \* Determined by the state of pins P4<sub>7</sub> to P4<sub>0</sub>.

PORT5—Por	:t 5	Register	•		Н	'FF54		
Bit	:	7	6	5	4	3	2	1
		_	_	_	_	P53	P52	P51
Initial value	:	1	1	1	1	*	*	*
Read/Write	:	_	_	_	_	R	R	R
							State of a	port 5 nins

State of port 5 pir

Note: \* Determined by the state of pins P5<sub>3</sub> to P5<sub>0</sub>.



Note: \* Determined by the state of pins P6<sub>7</sub> to P6<sub>0</sub>.

Rev. 5.00 Sep 14, 2006 page 944 of 1060


REJ09B0331-0500

RENESAS

Note: \* Determined by the state of pins PA<sub>7</sub> to PA<sub>0</sub>.

PORTB—Port	B Registe	r		Н	I'FF5A		
Bit :	7	6	5	4	3	2	1
	PB7	PB6	PB5	PB4	PB3	PB2	PB1
Initial value:	*	*	*	*	*	*	*
Read/Write:	R	R	R	R	R	R	R
				State of p	ort B pins		

Note: \* Determined by the state of pins PB<sub>7</sub> to PB<sub>0</sub>.




Note: \* Determined by the state of pins PC<sub>7</sub> to PC<sub>0</sub>.


Rev. 5.00 Sep 14, 2006 page

REJO:

Note: \* Determined by the state of pins PD<sub>7</sub> to PD<sub>0</sub>.



Note: \* Determined by the state of pins PE<sub>7</sub> to PE<sub>0</sub>.



Note: \* Determined by the state of pins PF<sub>7</sub> to PF<sub>0</sub>.

Rev. 5.00 Sep 14, 2006 page 946 of 1060



2

H'FF60

4

3

Note: \* Determined by the state of pins  $PG_4$  to  $PG_0$ .

6

P1DR—Port 1 Data Register

7

Bit

	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Store	es output o	data for po	rt 1 pins (	P1 <sub>7</sub> to P1 <sub>0</sub>	<sub>0</sub> )
P2DR—Port 2	Data Regi	ster		Н	'FF61		
	C						
P2DR—Port 2	Data Regi	ster 6	5	<b>H</b>	<b>'FF61</b>	2	1
	C		5 P25DR			2 P22DR	1 P21DR
	7	6		4	3		
Bit :	7 P27DR	6 P26DR	P25DR	4 P24DR	3 P23DR	P22DR	P21DR

5

Stores output data for port 2 pins (P27 to P20)

P5DR—Por	t 5 ]	Data Regi	ster		В	H'FF64		
Bit	:	7	6	5	4	3	2	1
	1		_			P53DR	P52DR	P51DR
Initial value	э:	1	1	1	1	0	0	0
Read/Write	э:	_	_	_	_	R/W	R/W	R/W
					Store	es output c	data for po	ort 5 pins (P

P6DR—Port 6	6 Data Regi	ister		Н	'FF65		
Bit :	7	6	5	4	3	2	1
	P67DR	P66DR	P65DR	P64DR	P63DR	P62DR	P61DR
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Stores output data for port 6 pins (P6<sub>7</sub> to P6<sub>0</sub>)

Rev. 5.00 Sep 14, 2006 page 948 of 1060 REJ09B0331-0500

RENESAS

PBDR—Port	В	Data Reg	ister		Н	'FF6A		
Bit	:	7	6	5	4	3	2	1
		PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR
Initial value	: '	0	0	0	0	0	0	0
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			Store	es output (	data for po	ort B pins (	PB <sub>7</sub> to PB	0)
CDR—Port	C	Data Reg	gister		Н	'FF6B		
Bit	:	7	6	5	4	3	2	1
		PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR

0

R/W

Initial value:

Read/Write:

0

R/W

0

R/W

0

R/W

Stores output data for port C pins (PC<sub>7</sub> to PC<sub>0</sub>)

0

R/W

0

R/W

0

R/W

PEDR—Port E	Data Reg	ister		Н	'FF6D		
Bit :	7	6	5	4	3	2	1
	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR
Initial value:	0	0	0	0	0	0	0
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Stor	es output (	data for po	ort E pins (	PE <sub>7</sub> to PE	<sub>0</sub> )

PFDR—Port	<b>F</b>	Data Reg	ister		Н	'FF6E		
Bit	:	7	6	5	4	3	2	1
		PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR
Initial value	:	0	0	0	0	0	0	0
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ixeau/vviite	•	K/VV		K/VV	K/VV	R/VV	- K/VV	

Stores output data for port F pins (PF<sub>7</sub> to PF<sub>0</sub>)

Rev. 5.00 Sep 14, 2006 page 950 of 1060 REJ09B0331-0500



### PAPCR—Port A MOS Pull-Up Control Register H'FF70 Bit 7 6 5 3 2 PA7PCR PA6PCR PA5PCR PA4PCR PA3PCR PA2PCR PA1PCR P Initial value: 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W Controls the MOS input pull-up function incorporated into port A on a bit-l

# PBPCR—Port B MOS Pull-Up Control Register H'FF71

Bit 7 6 5 3 2 4 1 PB7PCR PB6PCR PB5PCR PB4PCR PB3PCR PB2PCR PB1PCR P Initial value: 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W

Controls the MOS input pull-up function incorporated into port B on a bit-l

Controls the MOS input pull-up function incorporated into port C on a bit-by

PDPCR—Po	rt ]	D MOS P	ull-Up C	ontrol Re	gister	H'FF73			
Bit	:	7	6	5	4	3	2	1	
		PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PI
Initial value	:	0	0	0	0	0	0	0	
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				. "				. 5	
	(	Controls th	e MOS inp	out pull-up	function in	ncorporate	ed into port	t D on a bit	t-b

### PEPCR—Port E MOS Pull-Up Control Register H'FF74

Bit	:	7	6	5	4	3	2	1	
		PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	F
Initial value	:	0	0	0	0	0	0	0	
Read/Write	:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
									Т

Controls the MOS input pull-up function incorporated into port E on a bit-by

Rev. 5.00 Sep 14, 2006 page 952 of 1060


REJ09B0331-0500

RENESAS

### PAODR—Port A Open Drain Control Register **H'FF77** Bit 7 5 2 6 PA7ODR PA6ODR PA5ODR PA4ODR PA3ODR PA2ODR PA1ODR 0 0 Initial value: 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R/W R/W Controls the PMOS on/off status for each port A pin (PA7 to PA

Rev. 5.00 Sep 14, 2006 page

REJ0



φ clock

# Parity Enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

### Character Length


	0	8-bit data	
	1	7-bit data*	
١	lote:	* When 7-bit data is sele	cted, the MSB (bit 7) of TDR is not transmitt

Asynchronous Mode/Synchronous Mode Select

C	)	Asynchronous mode
1	l	Synchronous mode

Rev. 5.00 Sep 14, 2006 page 954 of 1060





Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not trans

0

φ clock

GSM Mode

# Normal smart card interface mode operation TEND flag generated 12.5 etu after beginning of start bit Clock output on/off control only

8-bit data
7-bit data\*

GSM mode smart card interface mode operation
 TEND flag generated 11.0 etu after beginning of start bit
 Fixed high/low-level control possible (set in SCR) in addition to clock output on/off control

to clock output on/on control

Note: etu (Elementary Time Unit): Interval for transfer of one bit

RENESAS

Rev. 5.00 Sep 14, 2006 page 956 of 1	1060
REJ09B0331-0500	
	RENESAS

Note: See section 14.2.8, Bit Rate Register (BRR), for details.

								'	mode	as clock output*1		
									Synchronous mode	Internal clock/SCI as serial clock out		
							1	0	Asynchronous mode	External clock/SC as clock input*2		
									Synchronous mode	External clock/SC as serial clock inp		
								1	Asynchronous mode	External clock/SC as clock input*2		
									Synchronous mode	External clock/SC as serial clock inp		
						N	lotes			of the same frequer ith a frequency 16 t		
				Trar	nsm	it l	End	Inter	rupt Enable			
				0	Tr	ar	nsmit	end	interrupt (TEI) re	equest disabled		
				1	Tr	ar	smit	end	interrupt (TEI) re	equest enabled		
		Multi	 proce	ssor	Inte	err	upt l	Enab	ole			
		0	[Cle • W	aring hen i	co the	nd Ml	lition PIE b	s] oit is	cleared to 0	al reception perfor		
	When MPB = 1 data is received  Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (E requests, and setting of the RDRF, FER, and ORER flags SSR are disabled until data with the multiprocessor bit set is received											
Rec	eive	Enab	le									
0	Re	ceptic	n dis	able	d							
1	Re	ceptic	n en	abled	t							
Enab	le											
nsmi	ssio	n disa	bled									
nsmi	ssio	n enal	bled	1								

mode

Asynchronous

as serial clock ou

Internal clock/SCI

0 Transmissi

	"	Transmission aleas
	1	Transmission enabl
Receive	Interr	upt Enable

Transmit Enable

(	)	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
•	1	Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

receive error interrupt (ERT) request dis
Receive data full interrupt (RXI) reques
receive error interrupt (ERI) request er

### Transmit Interrupt Enable

		Transmit data empty interrupt (TXI) requests disabled
Г	1	Transmit data empty interrupt (TXI) requests enabled

RENESAS

			0		See	SCI speci	ficatio					
			1	0	0	0	Opera input					
			1	0	0	1	Clock					
			1	1	0	0	Fixed as S0					
			1	1	0	1	Clock SCK					
			1	1	1	0	Fixed as S0					
			1	1	1	1	Clock SCK					
	Trar	 nsmit f	End Interr	upt Enable	e							
	0			<u> </u>		est disable	ed					
	1	Tran	smit end i	interrupt (	TEI) requ	est enable	ed					
proce	essor	Interr	upt Enabl	e	, .							
[Cle	earing /hen t	cond	itions] <sup>'</sup> PIE bit is c	cleared to	`	eception	oerforn					
Red	When MPB = 1 data is received  Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (ER requests, and setting of the RDRF, FER, and ORER flags ir SSR are disabled until data with the multiprocessor bit set to											

Multiprocessor Interru

is received

Multiprocessor i [Clearing condit When the MP

• When MPB = Multiprocessor i Receive interrup

Receive Enable

Reception disabled Reception enabled

Transmit Enable

Transmission disabled

Transmission enabled

Receive Interrupt Enable

Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

Transmit Interrupt Enable

0	Transmit data empty interrupt (TXI) requests disabled Transmit data empty interrupt (TXI) requests enabled
1	Transmit data empty interrupt (TXI) requests enabled

Rev. 5.00 Sep 14, 2006 page 958 of 1060



										Mul	tiprocessor Bit			
										0	[Clearing cor When data v	ndition] vith a 0 multiproces	sor b	it is received
										1	[Setting cond When data v	dition] vith a 1 multiproces	sor b	it is received
							Tran	ısm	it E	nd				
							0	•	Wł	nen`		ΓDRE after reading ΤC is activated by a		
							1	•	Wł Wł	nen nen	conditions] the TE bit in Se TDRE = 1 at tr ransmit charac	ansmission of the I	ast bi	t of a 1-byte
						Parity	Error							
							Clearing Vhen 0 is				PER after rea	ading PER = 1		
						N		rec	ept	ion,		1 bits in the receive even or odd) specif		
				Fran	ı ning	Error								
				0			ondition] written to		R	afte	er reading FER	= 1		
				1	WI		SCI chec				er the stop bit a	at the end of the red bit is 0	ceive	
		Ove	rrun	Error										_
		0				ndition] ritten to	ORER at	ter	rea	adin	g ORER = 1			
		1	W	etting nen th DRF =	e ne		receptio	n is	cc	mp	leted while			
Rece	eive	Data	Regi	ster F	ull									
0	• ٧	When	0 is ۱		to F		ter readi					ead data from RDF	₹	
1	W	etting nen se m RS	erial r	recept	ion 6	ends nor	mally an	d re	ece	ive	data is transfe	rred		
egis	ster	Empty	у											
	itior		DRE	after	read	ling TDR	E = 1							

### Transmit Data R

[Clearing o

- When 0 is
- When the DMAC or DTC is activated by a TXI interrupt and write data to TDR
- [Setting conditions]
- When the TE bit in SCR is 0
  - When data is transferred from TDR to TSR and data can be written to TDR

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 960 of 1060



				- 1		- 1			_						_
									(	)	[Clearing cond When data wit		Itiprocesso	or bit is received	d
									-	1	[Setting condit When data wit		Itiprocesso	or bit is received	d
							Tra	ا nsmit	En	ıd					
							0	• ١	Wh	en C	conditions] ) is written to TI he DMAC or D				and w
							1	• (	On Who Who	rese en t en T	conditions] et, or in standby he TE bit in SC IDRE = 1 and E it character is se	R is 0 an ERS = 0,	d the ERS 2.5 etu aft	bit is also 0 er a 1-byte seri	al
							Note	e: eti	u: I	Eler	mentary Time U	Jnit (the ti	me taken	to transmit one	bit)
					Pari	_									
					0		earing en 0				PER after readi	ing PER	= 1		
					1	Wh		rece	ptio	n, th	he number of 1 arity setting (ev				
			E	ا Error Si	gnal S	tatus									
				:		et, c	r in st	andb			e or module stoper reading ERS				
				1 [S	etting	cond	ition]				ed at the low le				
		0			earing	the '	TE bit	in SC	CR	to 0	does not affect	t the ERS	S flag, which	h retains its pri	ior st
		Ove	run Eı	rror aring co	ndition										
		U					RER a	fter r	eac	ling	ORER = 1				
		1		ing con n the ne		ial re	ceptio	on is o	con	nple	ted while RDRF	F = 1			
Rece	eive I	Data I	Registe	er Full											
0	• W	/hen		itten to							1 nterrupt and rea	ad data fr	om RDR		
1	[Se Wh	tting o	condition	on] ception							ata is transferre		-		
Regis	ster E	mpty													
	ritten	to TI		fter rea				int an	nd w	vrite	data to TDR				
ondit					-, -			,							

Transmit Data Reg

Clearing cond
When 0 is w When the D [Setting conditions]
• When the TE bit in SCR is 0 • When data is transferred from TDR to TSR and data can be written to TDR


Note: \* Can only be written with 0 for flag clearing.



### SCMR0—Smart Card Mode Register 0 H'FF7E SCI0, Smart Card Bit 7 6 5 3 2 0 4 **SDIR** SINV SMIF Initial value: 1 0 0 0 Read/Write: R/W R/W R/W Smart Card -Interface Mode Select Smart Card interfac function is disabled 1 Smart Card interfac function is enabled Smart Card Data Invert TDR contents are transmitted they are Receive data is stored in RD TDR contents are inverted by being transmitted Receive data is stored in RD in inverted form **Smart Card Data Direction** TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first TDR contents are transmitted MSB-first Receive data is stored in RDR MSB-first

Rev. 5.00 Sep 14, 2006 page 962 of 1060





# Parity Enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

0

φ clock φ/4 clock


### Character Length

	-
0	8-bit data
1	7-bit data*

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmi

# Asynchronous Mode/Synchronous Mode Select

0	Asynchronous mode
1	Synchronous mode



0

φ clock

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitte

### Character Length

0	8-bit data
1	7-bit data*

lode

### **GSM Mode**

0	Normal smart card interface mode operation  TEND flag generated 12.5 etu after beginning of start bit  Clock output on/off control only
1	GSM mode smart card interface mode operation  • TEND flag generated 11.0 etu after beginning of start bit  • Fixed high/low-level control possible (set in SCR) in addition to clock output on/off control

Note: etu (Elementary Time Unit): Interval for transfer of one bit

Rev. 5.00 Sep 14, 2006 page 964 of 1060



Note: See section 14.2.8, Bit Rate Register (BRR), for details.

Rev. 5.00 Sep 14, 2006 page REJ09

RENESAS

						'	mode	as clock output	*1
							Synchronous mode	Internal clock/S as serial clock of	
					1	0	Asynchronous mode	External clock/S as clock input*2	
							Synchronous mode	External clock/S as serial clock i	
						1	Asynchronous mode	External clock/S as clock input*2	
							Synchronous mode	External clock/S as serial clock i	
				1	Notes			of the same frequith a frequency 10	
			Transm	nit I	End l	Inter	rupt Enable		
			0 T	rai	nsmit	t end	l interrupt (TEI) re	equest disabled	
			1 T	rai	nsmit	t end	l interrupt (TEI) re	equest enabled	
	Mul	tipro	cessor Int	er	rupt I	Enat	ole		
	0	[C	learing co When the	nc M	lition PIE I	s] bit is	ts disabled (norm cleared to 0 s received	nal reception perfo	orme
	1	re SS	eceive inte quests, a	err nd	upt (l settii	RXİ) ng oʻ	f the RDRF, FER	e error interrupt (l , and ORER flags tiprocessor bit se	s in <sup>°</sup>
Rec	eive Ena	ble							
0	Recep	tion o	disabled						

mode

Asynchronous

as serial clock outp

Internal clock/SCK

Trans

mit	Er	nab	le		
_					

Reception enabled

0 Transmission disabled

### 1 Transmission enabled

# Receive Interrupt Enable

- Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
  - Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled
- Transmit Interrupt Enable

0	Transmit data empty interrupt (TXI) requests disabled Transmit data empty interrupt (TXI) requests enabled
1	Transmit data empty interrupt (TXI) requests enabled

Rev. 5.00 Sep 14, 2006 page 966 of 1060



0	
1	
1	
1	
1	
1	

0

0

1

1

1

0

Transmit End Interrupt Enable

Transmit end interrupt (TEI) request disabledTransmit end interrupt (TEI) request enabled

requests, and setting of the RDRF, FER, and ORER flags SSR are disabled until data with the multiprocessor bit se

See SCI specificati

1

0

1

0

1

Ope

inpu

SC

as S

SC<sub>F</sub>

as S

SCK

Multiprocessor Interrupt Enable

Multiprocessor Interrupt Enable

Multiprocessor interrupts disabled (normal reception performation [Clearing conditions]

When the MPIE bit is cleared to 0

When MPB= 1 data is received

Multiprocessor interrupts enabled
Receive interrupt (RXI) requests, receive error interrupt (EXI)

Receive Enable

0 Reception disabled

Transmit Enable

0 Transmission disabled
1 Transmission enabled

# Receive Interrupt Enable

- 0 Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
  - Receive error interrupt (ERI) request disabled
     Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

### Transmit Interrupt Enable

	•
0	Transmit data empty interrupt (TXI) requests disabled
1	Transmit data empty interrupt (TXI) requests enabled



Rev. 5.00 Sep 14, 2006 page 968 of 1060 REJ09B0331-0500



								iviui	liprocessor bil
								0	[Clearing condition] When data with a 0 multiprocessor bit is received
								1	[Setting condition] When data with a 1 multiprocessor bit is received
						Tran	smit	End	
						0	• V	Vhen	g conditions] 0 is written to TDRE after reading TDRE = 1 the DMAC or DTC is activated by a TXI interrupt a
						1	• V	Vhen Vhen	conditions] the TE bit in SCR is 0 TDRE = 1 at transmission of the last bit of a 1-byte transmit character
				Parit	y Er	ror			
				0		earing nen 0 is			PER after reading PER = 1
				1	W		recep	otion,	the number of 1 bits in the receive data plus the parity setting (even or odd) specified by the O/E bit ir
		Fran	ning	Error					
		0				ndition] ritten to		R afte	er reading FER = 1
		1	Wh		e SC	CI chec			er the stop bit at the end of the receive s, and the stop bit is 0
Ove	rrun	Error							
0				dition itten t		RER af	ter re	eading	g ORER = 1
1		tting (			al re	eception	n is c	ompl	leted while RDRF = 1
									-

Re	Receive Data Register Full				
0	[Clearing conditions]  • When 0 is written to RDRF after reading RDRF = 1  • When the DMAC or DTC is activated by an RXI interrupt and read data from RDR				
1	[Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR				

### Transmit Data Basistas Fa

ırar	ransmit Data Register Empty				
0	[Clearing conditions]  • When 0 is written to TDRE after reading TDRE = 1  • When the DMAC or DTC is activated by a TXI interrupt and write data to TDR				
1	[Setting conditions]  • When the TE bit in SCR is 0  • When data is transferred from TDR to TSR and data can be written to TDR				

Note: \* Can only be written with 0 for flag clearing.



					When 0 is written to TDRE after r     When the DMAC or DTC is activated.	
				1	[Setting conditions] • On reset, or in standby mode or r • When the TE bit in SCR is 0 and • When TDRE = 1 and ERS = 0, 2. transmit character is sent (norma	the ERS bit is also 0 5 etu after a 1-byte serial
				Note	: etu: Elementary Time Unit (the tim	e taken to transmit one bit)
		Pari	ty Err	or		
		0			condition] s written to PER after reading PER =	1
		1	Whe	en, in	condition] reception, the number of 1 bits in the remarks the parity setting (even or odd)	
О	r Siç	nal S	tatus			
	• (	On res		in sta	s] andby mode or module stop mode to ERS after reading ERS =1	
_	10,	ottina	oondi	tionl		1

Note: Clearing the TE bit in SCR to 0 does not affect the ERS flag, which retains its prior s

[Clearing condition]

[Setting condition]

Transmit End

0 [Clearing conditions]

When data with a 0 multiprocessor bit is received

When data with a 1 multiprocessor bit is received

# When 0 is written to ORER after reading ORER = 1 1 [Setting condition]

from RSR to RDR

Overrun Error

0

[Clearing condition]

Rec	Receive Data Register Full					
0	[Clearing conditions] • When 0 is written to RDRF after reading RDRF = 1 • When the DMAC or DTC is activated by an RXI interrupt and read data from RDR					
1	[Setting condition] When serial reception ends normally and receive data is transferred					

When the next serial reception is completed while RDRF = 1

When the error signal is sampled at the low level

### Transmit Data Register Empty

Transmit Data Register Empty				
0	[Clearing conditions]  • When 0 is written to TDRE after reading TDRE = 1  • When the DMAC or DTC is activated by a TXI interrupt and write data to TDR			
1	[Setting conditions]  • When the TE bit in SCR is 0  • When data is transferred from TDR to TSR and data can be written to TDR			

Note: \* Can only be written with 0 for flag clearing.


Rev. 5.00 Sep 14, 2006 page 970 of 1060 REJ09B0331-0500

RENESAS

Sidies received serial da

SCMR1—Smart Card Mode Register 1						I	I'FI	F86	SCI1, Sn	nart Cai	
Bit	:	7	6	5	4	3		2	1	0	
		_	_	_	_	SDI	R	SINV	_	SMIF	
Initial value	: '	1	1	1	1	0	•	0	1	0	
Read/Write					_	RA	S	mart Ca D TDP they Rec 1 TDP beir Rec	function 1 Smart	Card into n is disa Card into n is enal ert are trans s stored i are inver	
					Smar	rt Card D	ata [	Direction	rection		
					0			nts are transmitted LSB-first ta is stored in RDR LSB-first			
					1				nsmitted Med in RDR N		





### Character Length

0	8-bit data
1	7-bit data*


Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitt

Asynchronous Mode/Synchronous Mode Select

0	Asynchronous mode
1	Synchronous mode

Rev. 5.00 Sep 14, 2006 page 972 of 1060 REJ09B0331-0500





Parity Enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

# Character Length

0	8-bit data
1	7-bit data*

Note: \* When 7-bit data is selected, the MSB (bit 7) of TDR is not transmit

### GSM Mode

0	Normal smart card interface mode operation  TEND flag generated 12.5 etu after beginning of start bit  Clock output on/off control only
1	GSM mode smart card interface mode operation  • TEND flag generated 11.0 etu after beginning of start bit  • Fixed high/low-level control possible (set in SCR) in addition to clock output on/off control

Note: etu (Elementary Time Unit): Interval for transfer of one bit

RENESAS

Rev. 5.00 Sep 14, 2006 page 974 of 10	060
REJ09B0331-0500	
	RENESAS

Note: See section 14.2.8, Bit Rate Register (BRR), for details.

										mode	as serial clock
									1	Asynchronous mode	Internal clock/S as clock output
										Synchronous mode	Internal clock/S as serial clock
								1	0	Asynchronous mode	External clock/as clock input*
										Synchronous mode	External clock/ as serial clock
									1	Asynchronous mode	External clock/as clock input*
										Synchronous mode	External clock/ as serial clock
								Note		. Outputs a clock v	
						Trans	smit	End	Inte	rupt Enable	
						0	Tra	nsmi	t en	d interrupt (TEI) r	equest disabled
						1	Tra	nsmi	t en	d interrupt (TEI) r	equest enabled
				Multi	iproc	essor	nter	rupt	Enal	ole	
				0	Mu	Itiproce	esso	r inte	errup	ts disabled (norm	nal reception perf
						earing Vhen tl				cleared to 0	
					• ٧	Vhen N	/IPB:	= 1 d	ata i	s received	
				1	Re req	cėive ii juests,	nterr and	upt ( setti	RXİ) ng o	ts enabled requests, received the RDRF, FER data with the mul	, and ORER flag
					is r	eceive	d				
		Rec	eive	Enab	le		_				
		0	Re	ception	on di	sabled					
		1	Re	ception	on er	nabled					
	Transr	⊣ nit Enat	ole								
	0 7	Fransmi	oisa	n disa	bled						
	1 7	Fransmi	oisa	n enal	bled						
eceiv	e Interrup	t Enable	,			_					
	Receive da			unt (R	XI) r	eauest	and				
- 1 -	eceive err										

Transmit Interrupt Enable

	normal interrupt Enable
0	Transmit data empty interrupt (TXI) requests disabled

Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

1 Transmit data empty interrupt (TXI) requests enabled

RENESAS

0
1
1
1
1
1
1

Transmit End Interrupt Enable

Transmit end interrupt (TEI) request disabled Transmit end interrupt (TEI) request enabled

requests, and setting of the RDRF, FER, and ORER flags SSR are disabled until data with the multiprocessor bit set

0

1

1

1

1

0

0

1

1

See SCI specification

1

0

1

Ope inpu Cloc

SCK Fixe

as S Cloc

SCK Fixe

as S Cloc

SCK

Multiprocessor Interrupt Enable

Multiprocessor interrupts disabled (normal reception performance)

is received

[Clearing conditions] . When the MPIE bit is cleared to 0

• When MPB= 1 data is received

Multiprocessor interrupts enabled Receive interrupt (RXI) requests, receive error interrupt (E

Receive Enable Reception disabled 1 Reception enabled

Transmit Enable

Transmission disabled Transmission enabled

Receive Interrupt Enable

Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled

Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

Transmit Interrupt Enable

0	Transmit data empty interrupt (TXI) requests disabled
1	Transmit data empty interrupt (TXI) requests enabled

Rev. 5.00 Sep 14, 2006 page 976 of 1060



Stores data for sorial transmission

									iviui	itiprocessor bit	
									0	[Clearing condition] When data with a 0 multiprocessor bit is received	
									1	[Setting condition] When data with a 1 multiprocessor bit is received	
							Trans	sm	it End		
0 [Clearing cond							0	g conditions] 0 is written to TDRE after reading TDRE = 1 the DMAC or DTC is activated by a TXI interrupt and v			
							1	•	When t	conditions] the TE bit in SCR is 0 TDRE = 1 at transmission of the last bit of a 1-byte transmit character	
						Parity	Error				
							Clearing of the Vhen 0 is			] o PER after reading PER = 1	
						l v		ece	eption,	the number of 1 bits in the receive data plus the parity b parity setting (even or odd) specified by the O/E bit in SI	
				Fram	 ning	Error					
				0			ondition]	PF	R afte	er reading PER = 1	
				1	[Se	etting con	ndition] SCI check	KS I	whethe	er the stop bit at the end of the receive is, and the stop bit is 0	
		Ove	 errun	Error							
		0				dition]	ORER aft	ter	readin	ng ORER = 1	
	1 [Setting condition] When the next serial reception is completed while RDRF = 1										
ec	ا eive	Data	Regi	ster F	ull						
)	• \	When	0 is \		to F		ter readir			= 1 I interrupt and read data from RDR	
	[Setting condition] When serial reception ends normally and receive data is transferred from RSR to RDR										
egis	ster	Empt	у								
s w		n to T				ing TDR by a TX		ot a	nd writ	ite data to TDR	

### Transmit Data Re

Hai	Transmit Data Register Empty						
0	[Clearing conditions]  • When 0 is written to TDRE after reading TDRE = 1  • When the DMAC or DTC is activated by a TXI interrupt and write data to TDR						
1	[Setting conditions]  • When the TE bit in SCR is 0  • When data is transferred from TDR to TSR and data can be written to TDR						

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 978 of 1060 REJ09B0331-0500

RENESAS

									Ι.	
										0 [Clearing condition] When data with a 0 multiprocessor bit is received
										[Setting condition]     When data with a 1 multiprocessor bit is received
							Tra	nsm	it E	End
							0	•	W	earing conditions] /hen 0 is written to TDRE after reading TDRE = 1 /hen the DMAC or DTC is activated by a TXI interrupt and
							1	•	Oi W W	tting conditions] In reset, or in standby mode or module stop mode I/hen the TE bit in SCR is 0 and the ERS bit is also 0 I/hen TDRE = 1 and ERS = 0, 2.5 etu after a 1-byte serial ansmit character is sent (normal transmission)
								е: е	tu	: Elementary Time Unit (the time taken to transmit one bit
						Parity 0 r			-1:	1
						~   [	Clearing Vhen 0 i			ten to PER after reading PER = 1
								rece	ept	ion] tion, the number of 1 bits in the receive data plus the parity n the parity setting (even or odd) specified by the O/Ē bit in \$
					Error Si	gnal Sta	tus			
					'   :		t, or in st	and		y mode or module stop mode RS after reading ERS =1
					1 [9	Setting co	ndition]			sampled at the low level
										CR to 0 does not affect the ERS flag, which retains its prior
				Overrun	Error					
					learing co hen 0 is w		ORER a	fter	rea	eading ORER = 1
					etting con hen the ne		reception	on co	om	npleted while RDRF = 1
			Receive	e Data Reg	jister Full					
			•	Clearing co When 0 is When the	written to					DRF = 1 RXI interrupt and read data from RDR
			l v	Setting con /hen serial om RSR to	reception	ends no	rmally a	nd re	ec	ceive data is transferred
-	Transn	nit Dat	a Register	Empty						
	0 [0	Clearin	g condition	ns] en to TDRI				nt c		durite data to TDD
ŀ	-		condition		is activate	u by a 17	vi interru	ıpı a	110	d write data to TDR
1				it in SCR is	0 0					

When data is transferred from TDR to TSR and data can be written to TDR

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page REJ09



Sidies received serial dala

## SCMR2—Smart Card Mode Register 2 SCI2, Smart Card H'FF8E Bit 5 3 0 SDIR SINV SMIF 0 0 Initial value : 0 Read/Write: R/W R/W R/W Smart Card -Interface Mode Select **Smart Card interface** function is disabled **Smart Card interface** function is enabled Smart Card Data Invert TDR contents are transmitted as Receive data is stored in RDR a TDR contents are inverted befor transmitted Receive data is stored in RDR in inverted form Smart Card Data Direction TDR contents are transmitted LSB-first Receive data is stored in RDR LSB-first 1 TDR contents are transmitted MSB-first

Rev. 5.00 Sep 14, 2006 page 980 of 1060 REJ09B0331-0500



Receive data is stored in RDR MSB-first

ADDKEH—	A/I	Dai	a Ke	giste	T LI	1			1.	rr	70				<b>A</b> /
ADDREL—A/D Data Register EL									H	('FF9	99				<b>A</b> /
ADDRFH—	A/I	) Dat	a Re	giste	r FH	[			H	('FF9	PΑ				<b>A</b> /
ADDRFL—A	<b>4/</b> D	<b>Dat</b>	a Re	giste	r FL				H	('FF9	βB				<b>A</b> /
ADDRGH—	<b>A/</b> I	D Da	ta Ro	egiste	er GI	H			H	'FF9	<b>PC</b>				<b>A</b> /
ADDRGL—	A/I	) Dat	ta Re	giste	r GI	_			H	'FF9	D				<b>A</b> /
ADDRHH—	A/I	D Da	ta Ro	egiste	er HI	H			Н	'FF9	PΕ				<b>A</b> /
ADDRHL—	ADDRHL—A/D Data Register HL								H	'FF9	F				<b>A</b> /
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
						_	_	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
Initial value	:	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Read/Write:

	Stores the r	esults of A/D conversi
Analog Input Channel	A/D Data Register	
AN <sub>0</sub>	ADDRA*	
AN <sub>1</sub>	ADDRB*	
AN <sub>2</sub>	ADDRC*	
AN <sub>3</sub>	ADDRD*	
AN <sub>4</sub>	ADDRE	
AN <sub>5</sub>	ADDRF	

R R R

R R R R

R

Note: \* Except when buffer operation is used.

 $AN_6$  $AN_7$ 

RENESAS

ADDRG

**ADDRH** 

Rev. 5.00 Sep 14, 2006 page REJ0



Conversion time = 40 states (when  $\phi/2$  is selected)

(GRP = 0)

 $AN_0$ 

 $AN_3$ 

 $AN_4$ 

AN<sub>5</sub>

1  $AN_1$ 

0 AN<sub>2</sub>

1

0

0  $AN_6$  $AN_7$ 

(( Α

Α

Α

Α

Α

Group Mode

Select mode Group mode

Clo

c	k Sele	ct					
	Conv	ersic	n time =	= 20 states	(A/D	converter	reference

conversion on the specified channel ends

# A/D Start

A/D conversion stopped

0

1 • Single mode: A/D conversion is started. Cleared to 0 automati

• Scan mode: A/D conversion is started. Conversion continues is cleared to 0 by software A/D Interrupt Enable

			•
		0	A/D conversion end interrupt (ADI) request disabled
		1	A/D conversion end interrupt (ADI) request enabled
าส	FI	au	

# A/D End Flag

[Clearing conditions]


- When 0 is written to the ADF flag after reading ADF = 1
- . When the DMAC or DTC is activated by an ADI interrupt, and the relevant register is 1 [Setting conditions]
  - Single mode: When conversion ends for all specified channels, and A/D conversion Scan mode: When one round of conversion has been performed on all specified cha

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 982 of 1060

REJ09B0331-0500





Specifies conversion start mode

-1	
0	Low-power conversion mode
1	High-speed start mode

Rev. 5.00 Sep 14, 2006 page

REJ09

Stores data for D/A conversion

Rev. 5.00 Sep 14, 2006 page 984 of 1060 REJ09B0331-0500

0	Analog output DA <sub>0</sub> is disabled
1	Channel 0 D/A conversion is enabled Analog output DA <sub>0</sub> is enabled

# D/A Output Enable 1

-	
0	Analog output DA <sub>1</sub> is disabled
1	Channel 1 D/A conversion is enabled Analog output DA <sub>1</sub> is enabled

# D/A Conversion Control

	-		
0	0	*	Channel 0 and 1 D/A conversion disabled
	1	0	Channel 0 D/A conversion enabled
			Channel 1 D/A conversion disabled
		1	Channel 0 and 1 D/A conversions enabled
1	0	0	Channel 0 D/A conversion disabled
			Channel 1 D/A conversion enabled
		1	Channel 0 and 1 D/A conversion enabled
	1	*	Channel 0 and 1 D/A conversion enabled

Legend: \*: Don't care

0	0	0	Clock input disabled			
		1	Internal clock: counted at fal of $\phi/8$			
	1	0	Internal clock: counted at fal of \$\phi/64			
		1	Internal clock: counted at fal of φ/8192			
1	0	0	For channel 0: Count at TCNT1 overflow sig For channel 1: Count at TCNT0 compare m			
		1	External clock: counted at ris			
	1	0	External clock: counted at fa			
		1	External clock: counted at both			
Note: * If the count input of channel 0 is the TC signal and that of channel 1 is the TCN match signal, no incrementing clock is Do not use this setting.						

Do not use this setting. Clear is disabled Clear by compare match A

Clear by rising edge of external reset input

0 Clear by compare match B

Counter Clear 0

1

1

Timer Overflow Interrupt Enable							
	0	OVF interrupt requests (OVI) are disabled					
	1	OVF interrupt requests (OVI) are enabled					

Compare Match Interrupt Enable A					
0	CMFA interrupt requests (CMIA) are disabled				
1	CMFA interrupt requests (CMIA) are enabled				

### Compare Match Interrupt Enable B

	•
0	CMFB interrupt requests (CMIB) are disable
1	CMFB interrupt requests (CMIB) are enabled

Rev. 5.00 Sep 14, 2006 page 986 of 1060

REJ09B0331-0500



		1	I	1		1	1	-	
								1	0 is output when compoccurs
							1	0	1 is output when compoccurs
								1	Output is inverted whe match A occurs (toggl
					Output	Sele	ct ct		
					0	0	No ch	ange	when compare match B
						1	0 is o	utput	when compare match B
					1	0	1 is o	utput	when compare match B
						1	Outpu (toggl		nverted when compare n put)
			_A/[	) Trigge	er Enabl	le (T	CSR0	only)	
			0	A/I	O conve	rter s	start re	equest	ts by compare match A
			1	A/I	O conve	rter s	start re	equest	ts by compare match A
		Tim	er Overflo	w Flag					
		0		ing cor		DVF v	when (	OVF =	= 1, then writing 0 to OV
		1		ng cond		rflow	s (cha	nges	from H'FF to H'00)
	Con	npare Mat	ch Flag A						
	0	[Cleari	ing conditions	ding C					hen writing 0 to CMFA while DISEL bit of MRB in
	1		g condition nen TCNT		es TCOF	RA			
Con	npare Mate	ch Flag B							
0	[Clearing Clear	ng condition red by rea	ding CMF						) 0 to CMFB L bit of MRB in DTC is 0.
1	[Setting	condition							
e: * Only 0	can be v	vritten to	bits 7 to	5, to c	lear the	ese f	lags.		
e: * Only 0						ese f	lags.		

R/W

R/W

R/W

Output Select

0

R/W

occurs

Rev. 5.00 Sep 14, 2006 page REJ09

No change when com

Initial value :

Read/Write:  $R/(W)^*$   $R/(W)^*$   $R/(W)^*$ 



TCORB0—Tin		H'FFB6 H'FFB7				8-Bit Timer 8-Bit Timer								
				тсо	RB0							тсо	RB1	
Bit :	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial value:	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
									I'FFI I'FFI					_
				TCN	<b>NTO</b>								Bit T	Timer Timer
				TCN 12	NT0 11	10	9				5	8-	Bit T	_
TCNT1—Time	er Co	ounte	er 1			10	9	<b>H</b>	I'FFI	B9	5	8- TC1	·Bit T	Гimer
TCNT1—Time	er Co	ounte	er 1			10	9	<b>H</b>	I'FFI	B9	5	8- TC1	·Bit T	Гimer

Rev. 5.00 Sep 14, 2006 page 988 of 1060 REJ09B0331-0500



0	0
	1
1	0
	1

0

1

0

1

0

1

0 φ/32768 419.4 ms 1 φ/131072 1.68 s Note: \* The overflow period is the time from

starts counting up from H'00 until ov

φ/64

φ/128

φ/512

φ/2048

φ/8192

φ/2 (initial value)

(when  $\phi$  =

25.6 µs

819.2 µs

1.6 ms

6.6 ms

26.2 ms

104.9 ms

ıımer	Enable
0	TCNT is initialized to H'00 and halted
1	TCNT counts

Timer Mode Select					
0	Interval timer mode: Sends the CPU an interval timer interrupt reques				
	(WOVI) when TCNT overflows				

Watchdog timer mode: Generates the WDTOVF signal when

## Overflow Flag

voillow i lag								
0	[Clearing condition]							

	Cleared by reading TCSR when OVF = 1, then writing 0 to OVF
1	[Setting condition]

1 Set when TCNT overflows from H'FF to H'00 in interval timer mode

TCNT overflows

The method for writing to TCSR is different from that for general registers to prevent inadvertent over For details see section 13.2.4, Notes on Register Access.

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 990 of 1060 REJ09B0331-0500

Reset Select					
0	Power-on reset				
1	Manual reset				

# Reset Enable

0	Reset signal is not generated if TCNT overflows*
1	Reset signal is generated if TCNT overflows

Note: \* The modules H8S/2655 Series are not reset, but and TCSR in WDT are reset.

# Watchdog Timer Overflow Flag

0	[Clearing condition] Cleared by reading TCSR when WOVF = 1, then writing 0 to Wo
1	[Setting condition] Set when TCNT overflows (changed from H'FF to H'00) during watchdog timer operation

Note: \* Can only be written with 0 for flag clearing.

The method for writing to RSTCSR is different from that for general registers to prinadvertent overwriting. For details see section 13.2.4, Notes on Register Access

Rev. 5.00 Sep 14, 2006 page REJ09

0	TCNT <sub>n</sub> count operation i			
1	TCNT <sub>n</sub> performs count of			
Note: $n = 5$ to 0				

0

0

Counter Start

Note: If 0 is written to the CST bit during operation with the TIOC pin designated for outp the counter stops but the TIOC pin output compare output level is retained. If TIOF written to when the CST bit is cleared to 0, the pin output level will be changed to t set initial output value.

### TSYR—Timer Synchro Register H'FFC1 Bit 5 3 2 1 SYNC5 SYNC4 SYNC3 SYNC2 SYNC1 SYN Initial value: 0 0 0 0 0 0 0 Read/Write: R/W R/W R/W R/W R/W R٨ Timer Synchronization TCNT<sub>n</sub> operates independently (TCNT presetting clearing is unrelated to other channels) TCNT<sub>n</sub> performs synchronous operation TCNT synchronous presetting/synchronous clear is possible

Notes: 1. To set synchronous operation, the SYNC bits for at least two channels must be To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing

Note: n = 5 to 0

2. source must also be set by means of bits CCLR2 to CCLR0 in TCR.

REJ09B0331-0500



-		ľ
		1
	1	0
		1
1	0	0
		1
	1	0
		1

Internal clock: counts on \$\phi/4\$
Internal clock: counts on \$\phi/16\$
Internal clock: counts on \$\phi/64\$
External clock: counts on TC
External clock: counts on TC
External clock: counts on TC
External clock: counts on TC

<b>311</b>	
Clock	Eug

0	0	Count at rising edge
	1	Count at falling edge
1	ı	Count at both edges
	0	0 0 1 1 —

### Counter Clear

0	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1
1	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRC compare match/input capture*2
	1	0	TCNT cleared by TGRD compare match/input capture*2
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*1

- Notes: 1. Synchronous operation setting is performed by setting the
  - SYNC bit in TSYR to 1.

    2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the buffer register setting has priority, and compare match/input capture does not occur.



Rev. 5.00 Sep 14, 2006 page REJ09

	0	0	0	0	Normal oper
				1	Reserved
			1	0	PWM mode
				1	PWM mode
		1	0	0	Phase count
				1	Phase count
			1	0	Phase count
				1	Phase count
	1	*	*	*	_
ď			_		•

Legend: \*: Don't care

Notes: 1. MD3 is a reserved bi it should always be v 2. Phase counting mod

to MD2.

set for channels 0 an case, 0 should alway

TGRA Buffer Operation

0	TGRA operates normally
1	TGRA and TGRC used together
	for buffer operation

# **TGRB Buffer Operation**

	·
0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

Rev. 5.00 Sep 14, 2006 page 994 of 1060

REJ09B0331-0500



		1	compare
	1	0	register
		1	
1	0	0	
		1	
	1	0	
		1	
0	0	0	TGR0A
		1	is input capture
	1	*	register

Initial output is 0 output at compare 1 output 1 output at compare

source is channel count-down

Initial output is

Output disabled

Capture input

1/count clock

0 output

Toggle output at con Capture input Input capture at risin source is Input capture at fallir TIOCA0 pin

0 output at compare

1 output at compare Toggle output at con

Input capture at both

Input capture at TCN

Legend: \*: Don't care

### TODOD I/O Control

TGR	0B I/	O Co	ontro	ıl						
0	0	0	0	TGR0B	Output disabled					
			1	is output compare	Initial output is 0 output	0 output at compare match				
		1	0	register	1 output at compare match					
			1			Toggle output at compare match				
	1 (		0		Output disabled					
			1		Initial output is	0 output at compare match				
		1	0		0 output	1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR0B	Capture input	Input capture at rising edge				
			1	is input capture		Input capture at falling edge				
		1	*	register		Input capture at both edges				
	1	*	- Captaro inpat		source is channel	Input capture at TCNT1 count-up/ count-down*1				

Legend: \*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000, and  $\phi/1$  is used as the TCNT1 count clock, this set input capture is not generated.

Rev. 5.00 Sep 14, 2006 page

REJ09

		1
	1	0
		1
1	0	0
		1
	1	*

Output disabled Initial output is 1 output

Capture input

TIOCC0 pin

Capture input

1/count clock

source is channel

source is

0 output

compare

register 0

TGR0C 0

is input

capture

register

1

0

1

0

1

1

0 output at compare mat 1 output at compare mat Toggle output at compar

Input capture at rising ed

Input capture at falling e

Input capture at both edg

Input capture at TCNT1

count-down

o oatpat at compare mat

1 output at compare mat

Toggle output at compar

Legend: \*: Don't care

Note: When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a b this setting is invalid and input capture/output compare is not gene

### TGR0D I/O Control

	CITOD I/O CONTROL									
0	0	0	0	TGR0D	Output disabled					
			1	is output compare	Initial output is 0 output	0 output at compare match				
		1	0	register	1 output at compare match					
			1			Toggle output at compare match				
	1	0	0		Output disabled					
			1		Initial output is 0 output at compare match					
		1	0		1 output	1 output at compare match				
			1			Toggle output at compare match				
1	0	0	0	TGR0D	Capture input	Input capture at rising edge				
			1	is input capture	source is TIOCD0 pin Input capture at falling edge					
		1	*	registe*2		Input capture at both edges				
	1	*	*		Capture input source is channel 1/count clock	Input capture at TCNT1 count-up/ count-down*1				

Legend: \*: Don't care

Note: 1. When bits TPSC2 to TPSC0 in TCR1 are set to B'000, and φ/1 is used as the TCNT1 count clock, this setting is invalid and input capture is not generated.

2. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer register, this setting is invalid and input capture/output compare is not generated.

Note: When GRC or GRD is designated for buffer operation, this setting is invalid and the register operates as a buffer r

Rev. 5.00 Sep 14, 2006 page 996 of 1060 REJ09B0331-0500



							1	Interrupt reque by TGFB bit e
					TGI	R Interr	upt E	nable C
					0			requests (TGIC t disabled
					1	- 1	•	requests (TGIC t enabled
		Т	GI	R Inter	rup	t Enabl	e D	
			0	Inter bit di	•		sts (T	GID) by TGFD
			1	Inter bit e	•		sts (T	GID) by TGFD
	Ove	rflow Ir	nte	errupt E	nal	ole		
	0	Inter	rru	ıpt req	ues	ts (TCI	V) by	TCFV disabled
	1	Inter	rru	ıpt req	ues	ts (TCI	V) by	TCFV enabled
A/D	Conversion Start Request Ena	able						
0	A/D conversion start reques	st gene	ra	tion dis	sabl	ed		

–	oomonomount moquoot = masio
0	A/D conversion start request generation disab
1	A/D conversion start request generation enable

Rev. 5.00 Sep 14, 2006 page REJ09

interrupt re by TGFA bi Interrupt re by TGFA bi

TGR Interrupt Enable Interrupt reque by TGFB bit di

					1	When DMAC is activated by TGIA intwhile DTA bit of DMABCR in DMAC is When 0 is written to TGFA after readi  [Setting conditions] When TCNT = TGRA while TGRA is fa so output compare register When TCNT value is transferred to To input capture signal while TGRA is further than 10 input capture register.
			Ţ	GR Inp	ut Cap	ture/Output Compare Flag B
				•	When of MR	g conditions] DTC is activated by TGIB interrupt while I B in DTC is 0 0 is written to TGFB after reading TGFB =
				•	When output When	conditions] TCNT = TGRB while TGRB is functioning compare register TCNT value is transferred to TGRB by inpute signal while TGRB is functioning as inputer
		TGR I	l Input Ca	pture/O	utput (	Compare Flag C
		0	• Wher		activa	ated by TGIC interrupt while DISEL bit of Not TGFC after reading TGFC = 1
		1	Where    Where	1 TCNT	= TGF value	RC while TGRC is functioning as output co is transferred to TGRC by input capture si g as input capture register
<u>T</u>	I GR I	nput Ca	apture/O	utput C	ompar	e Flag D
	0	• Whe		s activa		TGID interrupt while DISEL bit of MRB in after reading TGFD = 1
	1	• Whe	n TCNT	= TGR value is	s trans	e TGRD is functioning as output compare ferred to TGRD by input capture signal wh e register
1						

Overflow Flag									
0	[Clearing condition] When 0 is written to TCFV after reading TCFV = 1								
1	[Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000)								

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 998 of 1060 REJ09B0331-0500

H'FFD8

TGR0B—Timer General Register 0B TGR0C—Timer General Register 0C TGR0D—Timer General Register 0D H'FFDE															
Bit :		15	14	13	12	11	10	9	8	7	6	5	4	3	
Initial value:	L	1	1	1	1	1	1	1	1	1	1	1	1	1	

TGR0A—Timer General Register 0A

Rev. 5.00 Sep 14, 2006 page REJ09

•	•	Ů
		1
	1	0
		1
1	0	0
		1
	1	0
		1

Note: This setting is ignored when channe counting mode.

Internal clock: counts on \$\phi/4\$
Internal clock: counts on \$\phi/16\$
Internal clock: counts on \$\phi/64\$
External clock: counts on TC

External clock: counts on TC

Internal clock: counts on \$\phi/25\$
Counts on TCNT2 overflow/u

# Clock Edge

0	0	Count at rising edge
	1	Count at falling edge
1	*	Count at both edges

Legend: \*: Don't care

Note: This setting is ignored when channel 1 is in phase counting mode.

## Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operating setting is performed by setting the SYNC bit in TSYR to 1.

Rev. 5.00 Sep 14, 2006 page 1000 of 1060 REJ09B0331-0500

0
1

1Phase co 1

1

Normal op Reserved PWM mod PWM mod Phase cou Phase cou Phase cou

Legend: \*: Don't care

Note: MD3 is a reserved bit. it should always be writ

RENESAS

REJ0

			1	compare   Initial output is 0 output	0 output at compare i	
		1	0	register	σομραί	1 output at compare i
			1			Toggle output at com
	1	0	0		Output disabled	
			1	ı	Initial output is	0 output at compare i
		1	0		1 output	1 output at compare i
			1			Toggle output at com
1	0	0	0	TGR1A	Capture input	Input capture at rising
			1	is input capture	source is TIOCA1 pin	Input capture at falling
	1 * regis		register	ster	Input capture at both	
	1	*	*		Capture input source is TGR0A compare match/	Input capture at gene channel 0/TGR0A co- input capture

Legend: \*: Don't care

IGR	1B I/	O C	ontro	ol					
0	0	0	0	TGR1B					
			1	is output compare	Initial output is	0 output at compare match			
		1	0	register	0 output	1 output at compare match			
			1			Toggle output at compare match			
	1	0	0		Output disabled				
			1		Initial output is	0 output at compare match			
		1	0		1 output	1 output at compare match			
			1			Toggle output at compare match			
1	0	0	0	TGR1B	Capture input	Input capture at rising edge			
			1	is input capture	source is TIOCB1 pin	Input capture at falling edge			
		1	*	register	· ·	Input capture at both edges			
	1	*	*		Capture input source is TGR0C compare match/ input capture	Input capture at generation of TGR0B compare match/input capture			

Legend: \*: Don't care

Rev. 5.00 Sep 14, 2006 page 1002 of 1060 REJ09B0331-0500



					1	Interrupt by TGFA	
				TGR	Interi	rupt Enab	le B
				0		rrupt requ ΓGFB bit	
				1		rrupt requ	
		Overl	low Interrupt Enable				
		0	Interrupt requests (TCIV)	by T	CFV (	disabled	
		1	Interrupt requests (TCIV)	by T	CFV e	enabled	
ί	Jnde	rflow Int	errupt Enable				
	0	Interru	pt requests (TCIU) by TCF	U disa	abled		
	1	Interru	pt requests (TCIU) by TCF	U ena	abled		

# A/D Conversion Start Request Enable

, D	VD Conversion Start Request Enable							
0	A/D conversion start request generation disabled							
1	A/D conversion start request generation enabled							

Rev. 5.00 Sep 14, 2006 page REJ09

by TGFA bit



· When DMAC is activated by TGIA while DTA bit of DMABCR in DMA · When 0 is written to TGFA after re TGFA = 1 [Setting conditions] When TCNT = TGRA while TGRA as output compare register When TCNT value is transferred to input capture signal while TGRA is as input capture register TGR Input Capture/Output Compare Flag B [Clearing conditions] · When DTC is activated by TGIB interrupt bit of MRB in DTC is 0 • When 0 is written to TGFB after reading T [Setting conditions] When TCNT = TGRB while TGRB is function output compare register · When TCNT value is transferred to TGRB capture signal while TGRB is functioning a capture register Overflow Flag [Clearing condition] When 0 is written to TCFV after reading TCFV = 1 [Setting condition] When the TCNT value overflows (changes from H'FFFF to H'0000) Underflow Flag [Clearing condition] When 0 is written to TCFU after reading TCFU = 1 [Setting condition] When the TCNT value underflows (changes from H'0000 to H'FFFF)

Count Direction Flag						
0	TCNT counts down					
1	TCNT counts up					

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 1004 of 1060

REJ09B0331-0500



Up/down-counter\*

Note: \* This timer counter can be used as an up/down-counter only in phase count mode or when performing overflow/underflow counting on another channel. In other cases it functions as an up-counter.

TGR1A—Timer General Register 1A TGR1B—Timer General Register 1B								H'FFE8 H'FFEA							
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2

> Rev. 5.00 Sep 14, 2006 page REJ09

Note: This setting is ignored when channel counting mode.

Internal clock: counts on \$\phi/4\$
Internal clock: counts on \$\phi/16\$
Internal clock: counts on \$\phi/64\$
External clock: counts on TCI
External clock: counts on TCI
External clock: counts on TCI
Internal clock: counts on \$\phi/10\$

# Clock Edge

Clock Luge						
0	0	Count at rising edge				
	1	Count at falling edge				
1	*	Count at both edges				

Legend: \*: Don't care

Note: This setting is ignored when channel 2 is in phase counting mode.

### Counter Clear

0	0	TCNT clearing disabled
	1	TCNT cleared by TGRA compare match/input capture
1	0	TCNT cleared by TGRB compare match/input capture
	1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: \* Synchronous operating setting is performed by setting the SYNC bit TSYR to 1.

Rev. 5.00 Sep 14, 2006 page 1006 of 1060

REJ09B0331-0500



0	0
	1

1 Phase co

0 Normal or Reserved PWM mod PWM mod

> Phase co Phase co Phase co

Legend: \*: Don't care

Note: MD3 is a reserved bit. it should always be wi

RENESAS

Rev. 5.00 Sep 14, 2006 page REJ0

	1	
1	*	

1 is input capture at fallin
1 \* register Input capture at both In

Initial output is

Output disabled

Initial output is 1 output

Capture input

0 output

0 output at compare

1 output at compare
Toggle output at com

0 output at compare

1 output at compare

Toggle output at com

Input capture at rising

compare

Legend: \*: Don't care

0 0

1 0

0

1

1

0 TGR2A

### TGR2B I/O Control

0	0	0	0	TGR2B	Output disabled				
			1	is output compare	Initial output is	0 output at compare match			
		1	0	register	0 output	1 output at compare match			
			1			Toggle output at compare match			
	1	0	0		Output disabled				
			1		Initial output is	0 output at compare match			
		1	0		1 output	1 output at compare match			
		1	1			Toggle output at compare match			
1	*	0	0	TGR2B	Capture input	Input capture at rising edge			
			1	is input capture	source is TIOCB2 pin	Input capture at falling edge			
		1	*	register	·	Input capture at both edges			

Legend: \*: Don't care

Rev. 5.00 Sep 14, 2006 page 1008 of 1060 REJ09B0331-0500

		0	Interrupt requests by TGFB bit disal
		1	Interrupt requests by TGFB bit enab
Over	flow Interrupt Enable		
0	Interrupt requests (TCIV)	by T	CFV disabled
1	Interrupt requests (TCIV)	by To	CFV enabled

by TGFA bit Interrupt requestions TGFA bit

TGR Interrupt Enable B

# Underflow Interrupt Enable

0	Interrupt requests (TCIU) by TCFU disabled
1	Interrupt requests (TCIU) by TCFU enabled

## A/D Conversion Start Request Enable

0	A/D conversion start request generation disabled
1	A/D conversion start request generation enabled

Rev. 5.00 Sep 14, 2006 page REJ0



						When DMAC is activated by while DTA bit of DMABCR in When 0 is written to TGFA aft TGFA = 1
					1	[Setting conditions]  • When TCNT = TGRA while T functioning as output compare  • When TCNT value is transfer input capture signal while TG as input capture register
				TGR I	nput C	apture/Output Compare Flag B
				0	• Whe	ing conditions] en DTC is activated by TGIB inter of MRB in DTC is 0 en 0 is written to TGFB after read FB = 1
				1	Whe outp   Whe capt	ng conditions] en TCNT = TGRB while TGRB is out compare register en TCNT value is transferred to T ture signal while TGRB is function ture register
		Overl	flow Flag			
		0	[Clearing condition] When 0 is written to TC	FV aft	er rea	ding TCFV = 1
		1	[Setting condition] When the TCNT value	overflo	ws (ch	nanges from H'FFFF to H'0000 )
	Und	erflow Flag				
	0	1	condition] is written to TCFU after re	eading	TCFL	J = 1
	1		condition] e TCNT value underflows	s (char	nges fr	om H'0000 to H'FFFF)
_	. 5: /: 5!					

Count Direction Flag

0	TCNT counts down
1	TCNT counts up

Note: \* Can only be written with 0 for flag clearing.

Rev. 5.00 Sep 14, 2006 page 1010 of 1060

REJ09B0331-0500



## Up/down-counter\*

Note: \* This timer counter can be used as an up/down-counter only in phase count mode or when performing overflow/underflow counting on another channel In other cases it functions as an up-counter.

TGR2A—Timer General Register 2A TGR2B—Timer General Register 2B								H'FFF8 H'FFFA							
Bit	:	15	14	13	12	11	10	9	8	7	6	5	4	3	2
Initial valu															




Figure C.1 (a) Port 1 Block Diagram (Pins P1, and P1,)

Rev. 5.00 Sep 14, 2006 page 1012 of 1060 REJ09B0331-0500




Figure C.1 (b) Port 1 Block Diagram (Pins P1,, P1,, P1, and P1,)

Rev. 5.00 Sep 14, 2006 page

REJ09




Figure C.1 (c) Port 1 Block Diagram (Pins P1, and P1,)

Rev. 5.00 Sep 14, 2006 page 1014 of 1060

REJ09B0331-0500




Figure C.2 (a) Port 2 Block Diagram (Pins P2, and P2,)




Figure C.2 (b) Port 2 Block Diagram (Pins P2, and P2,)

Rev. 5.00 Sep 14, 2006 page 1016 of 1060

REJ09B0331-0500




Figure C.2 (c) Port 2 Block Diagram (Pins P2, and P2,)




Figure C.2 (d) Port 2 Block Diagram (Pins P2, and P2,)

Rev. 5.00 Sep 14, 2006 page 1018 of 1060

REJ09B0331-0500




Figure C.3 (a) Port 3 Block Diagram (Pins  $P3_0$  and  $P3_1$ )






Figure C.3 (b) Port 3 Block Diagram (Pins P3, and P3,)

Rev. 5.00 Sep 14, 2006 page 1020 of 1060

REJ09B0331-0500




Figure C.3 (c) Port 3 Block Diagram (Pins P3, and P3,)

👇 Analog inp Legennd: RPOR4: Read port 4 Note: n = 0 to 5

Figure C.4 (a) Port 4 Block Diagram (Pins P4<sub>0</sub> to P4<sub>5</sub>)




Figure C.4 (b) Port 4 Block Diagram (Pins P4, and P4,)

Rev. 5.00 Sep 14, 2006 page 1022 of 1060

REJ09B0331-0500






Figure C.5 (a) Port 5 Block Diagram (Pin P5<sub>0</sub>)




Figure C.5 (b) Port 5 Block Diagram (Pin P5,)

Rev. 5.00 Sep 14, 2006 page 1024 of 1060

REJ09B0331-0500




Figure C.5 (c) Port 5 Block Diagram (Pin P5,)




Figure C.5 (d) Port 5 Block Diagram (Pin P5,)

Rev. 5.00 Sep 14, 2006 page 1026 of 1060

REJ09B0331-0500




Figure C.6 (a) Port 6 Block Diagram (Pin P6,)




Figure C.6 (b) Port 6 Block Diagram (Pin P6,)

Rev. 5.00 Sep 14, 2006 page 1028 of 1060

REJ09B0331-0500




Figure C.6 (c) Port 6 Block Diagram (Pin P6<sub>2</sub>)




Figure C.6 (d) Port 6 Block Diagram (Pin P6<sub>3</sub>)

Rev. 5.00 Sep 14, 2006 page 1030 of 1060

REJ09B0331-0500




Figure C.6 (e) Port 6 Block Diagram (Pins  $P6_4$  and  $P6_5$ )




Figure C.6 (f) Port 6 Block Diagram (Pins P6, and P6,)

Rev. 5.00 Sep 14, 2006 page 1032 of 1060

REJ09B0331-0500




Figure C.7 (a) Port A Block Diagram (Pins PA<sub>0</sub> to PA<sub>3</sub>)

REJ09




Figure C.7 (b) Port A Block Diagram (Pin PA<sub>4</sub>)

Rev. 5.00 Sep 14, 2006 page 1034 of 1060

REJ09B0331-0500







Figure C.7 (c) Port A Block Diagram (Pins PA<sub>5</sub> to PA<sub>7</sub>)





 $Figure~C.8~~Port~B~Block~Diagram~(Pin~PB_{_{\rm n}})$ 

Rev. 5.00 Sep 14, 2006 page 1036 of 1060

REJ09B0331-0500






Figure C.9 Port C Block Diagram (Pin PC<sub>p</sub>)






Figure C.10 Port D Block Diagram (Pin PD<sub>n</sub>)

Rev. 5.00 Sep 14, 2006 page 1038 of 1060

REJ09B0331-0500




Figure C.11 Port E Block Diagram (Pin PE<sub>n</sub>)






Figure C.12 (a) Port F Block Diagram (Pin PF<sub>0</sub>)

Rev. 5.00 Sep 14, 2006 page 1040 of 1060

REJ09B0331-0500




Figure C.12 (b) Port F Block Diagram (Pin PF<sub>1</sub>)




Figure C.12 (c) Port F Block Diagram (Pin PF,)

Rev. 5.00 Sep 14, 2006 page 1042 of 1060

REJ09B0331-0500




Figure C.12 (d) Port F Block Diagram (Pin PF<sub>3</sub>)




Figure C.12 (e) Port F Block Diagram (Pin PF<sub>4</sub>)

Rev. 5.00 Sep 14, 2006 page 1044 of 1060

REJ09B0331-0500




Figure C.12 (f) Port F Block Diagram (Pin PF<sub>5</sub>)




Figure C.12 (g) Port F Block Diagram (Pin PF<sub>6</sub>)

Rev. 5.00 Sep 14, 2006 page 1046 of 1060

REJ09B0331-0500




Figure C.12 (h) Port F Block Diagram (Pin PF<sub>7</sub>)




Figure C.13 (a) Port G Block Diagram (Pin PG<sub>0</sub>)

Rev. 5.00 Sep 14, 2006 page 1048 of 1060

REJ09B0331-0500




Figure C.13 (b) Port G Block Diagram (Pins PG<sub>1</sub> to PG<sub>3</sub>)




Figure C.13 (c) Port G Block Diagram (Pin  $PG_4$ )

Rev. 5.00 Sep 14, 2006 page 1050 of 1060

REJ09B0331-0500

PA0 to PA3	4, 5	L	kept	T	[OPE = 0] T T [OPE = 1] kept
	6	T	kept	Т	[DDR · OPE = 0] T T [DDR · OPE = 1] kept

Port Name Operating

Mode

1 to 7

1 to 7

1 to 7

1 to 7

1 to 7

1 to 7

4 to 6

1 to 3, 7

1 to 3, 7

Pin Name

Port 1

Port 2

Port 3

Port 4

Port 5

P6, to P6,

P6,/CS,

P6,/CS

P6,/CS, P6/CS Port A

On

Т

Т

Т

Т

Т

Т

Т

Т

Т

Reset

Manuai

Reset

kept

kept

kept

kept

kept

kept

kept

kept

Т

Standby

Mode

Т

Т

Т

Т

Т

Т

Т

Т

Т

Standby

Mode

kept

kept

kept

kept

kept

kept

kept

 $[DDR \cdot OPE = 0] T$ 

 $[DDR \cdot OPE = 1]$ 

Т

Release

State

kept

kept

kept

kept

kept

kept

kept

Т

REJ09

Port B	1, 4, 5	L	kept	Т	[OPE = 0] T [OPE = 1] kept	Т
	2, 6	Т	kept	Т	[DDR · OPE T [DDR · OPE kept	
	3, 7	Т	kept	Т	kept	ke

Rev. 5.00 Sep 14, 2006 page 1052 of 1060

1 to 3, 7

4, 5

6

Т

Т

Т

kept

kept

kept

Port A

PA5 to

PA7

REJ09B0331-0500 RENESAS Ir

[[

Α 0

1/

[[

Īr

[[

Α 0 [[

[[ Α

0

Α o

[[ Īr

[[ Α o

1/

 $[DDR \cdot OPE = 1]$ 

 $[DDR \cdot OPE = 0] T$ 

 $[DDR \cdot OPE = 0] T$ 

 $[DDR \cdot OPE = 1]$ 

 $[DDR \cdot OPE = 1]$ 

kept

kept

kept

kept

kept

kept

Т

Т

Т

	3, 7	T	kept	Т	[DDR = 0] Input port [DDR = 1] H
PF <sub>s</sub> /\overline{AS} PF <sub>s</sub> /\overline{RD} PF <sub>4</sub> /\overline{HWR}	1, 2, 4 to 6	Н	H*	Т	[OPE = 0] T [OPE = 1] H
PF₃/ <del>LWR</del>	3, 7	Т	kept	Т	kept

3, 7

3, 7

1, 2, 4 to 6 3, 7

4 to 6 bus

1, 2, 4 to 6

1, 2, 8-bit T

16- T

bit bus

Port D

Port E

PF<sub>-</sub>/φ

Т

Т

Т

Т

Clock output

kept

kept

kept

 $\mathsf{T}^*$ 

kept

Т

[DDR = 0]

[DDR = 1]

Clock output

Т\*

RENESAS

 $[DDR \cdot OPE = 1]$ 

kept

kept

kept

kept

[DDR = 0]

Input port

[DDR = 1]

[DDR = 0]

Input port

[DDR = 1] Clock output

Т

kept

Rev. 5.00 Sep 14, 2006 page

Clock

output

Т

Т

kept

kept

kept

kept

kept

[DDR = 0]

Input port

[DDR = 1] H

Т

Т

Т

Т

Т

Т

Т

Т

Т

REJ09

			kept [BRLE = 1] BREQ		kept [BRLE = 1] T	
	3, 7	Т	kept	Т	kept	ke
PG₄/CS₀	1, 4, 5	Н	[DDR = 0]	Т	[DDR · OPE	= 0] T
	2, 6	T	T [DDR = 1] H*		T [DDR · OPE H	= 1]
	3, 7	Т	kept	Т	kept	ke
PG <sub>3</sub> /CS <sub>1</sub>	1 to 3, 7	Т	kept	Т	kept	ke
PG <sub>2</sub> /CS <sub>2</sub> PG <sub>1</sub> /CS <sub>3</sub>	4 to 6	Т	[DDR = 0] T [DDR = 1] H*	Т	[DDR · OPE T [DDR · OPE H	•

Rev. 5.00 Sep 14, 2006 page 1054 of 1060

REJ09B0331-0500

3, 7

3, 7

PF<sub>0</sub>/BREQ 1, 2, 4 to 6 T

PF<sub>1</sub>/BACK 1, 2, 4 to 6 T

Т

Т

[VVAIIE = I]

[LCASE = 1] H\*

kept

kept

**BACK** 

kept

[BRLE = 0]

[BRLE = 1]

[BRLE = 0]

Т

Т

Т

Т

[VVAIIE = I]

[LCASE = 1, OPE = 0]

 $\begin{aligned} &[\mathsf{LCASE} = 1, \\ &\mathsf{OPE} = 1] \\ &\overline{\mathsf{LCAS}} \end{aligned}$ 

[BRLE = 0]

[BRLE = 1]

[BRLE = 0]

kept

kept

BACK

kept

[VVAIIE = I]

[LCASE = 1]

kept

kept

kept

kept

kept

Т

L

1/

[E

Ì/

[E

1/

[E ]/ [E] B

1/

[[

[[ []

1/

1/

[[

[[ []

Legend:

H : High level

L : Low level

T : High impedance

kept : Input port becomes high-impedance, output port retains state

DDR : Data direction register

OPE : Output port enable WAITE : Wait input enable

BRLE : Bus release enable

BREQOE: BREQO pin enable

DRAME : DRAM space setting

LCASE : DRAM space setting, CW2 = LCASS = 0

PSRAME: PSRAM space setting

Note: \* Indicates the state after completion of the executing bus cycle.





Figure E.1 Timing of Transition to Hardware Standby Mode

(2) To retain RAM contents with the RAME bit cleared to 0 in SYSCR, or when RAM not need to be retained, RES does not have to be driven low as in (1).

### Timing of Recovery from Hardware Standby Mode

Drive the  $\overline{\text{RES}}$  signal low and the NMI signal high approximately 100 ns or more beforgoes high to execute a power-on reset.



 $Figure \ E.2 \quad Timing \ of \ Recovery \ from \ Hardware \ Standby \ Mode$ 

Rev. 5.00 Sep 14, 2006 page 1056 of 1060

REJ09B0331-0500

RENESAS

	$(V_{cc} = 2.7 \text{ to } 5.5 \text{ V})$		
			HD6472655VF
 Mask ROM	5 V version (V <sub>cc</sub> = 5.0 V ±10%)	HD6432653	HD6432653(***)TE
			HD6432653(***)F
	Low-voltage version $(V_{cc} = 2.7 \text{ to } 5.5 \text{ V})$	-	HD6432653(***)TE
			HD6432653(***)F

Low-voltage version

 $(V_{cc} = 2.7 \text{ to } 5.5 \text{ V})$ 

 $(V_{cc} = 5.0 \text{ V} \pm 10\%)$ 

Low-voltage version

5 V version

 $ZTAT^{TM}$ 

Rev. 5.00 Sep 14, 2006 page

HD6432655(\*\*\*)F

HD6432655(\*\*\*)TE

HD6432655(\*\*\*)F

HD6472655TE

HD6472655F

HD6472655VTE

HD6472655

128-<sub>1</sub> (FP-1

120-

(TFP

(FP-

120-

(TFP

(FP-

120-

(TFP

128-<sub>1</sub> (FP-1

120-լ (TFP

128-<sub>1</sub> (FP-

120-լ (TFP

128-<sub>1</sub> (FP-1

REJ0




Figure G.1 TFP-120 Package Dimensions

Rev. 5.00 Sep 14, 2006 page 1058 of 1060 REJ09B0331-0500

RENESAS




Figure G.2 FP-128 Package Dimensions

Rev. 5.00 Sep 14, 2006 page 1060 of 1060 REJ09B0331-0500

RENESAS

## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8S/2655 Group

Publication Date: 1st Edition, November 1995

Rev.5.00, September 14, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.
Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

 $\hbox{@2006. Renesas Technology Corp., All rights reserved. Printed in Japan.}\\$ 



#### **RENESAS SALES OFFICES**

http://www.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655-6213-0200, Fax: <655-6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehs Tel: <603> 7955-9390, Fax: <603> 7955-9510

# H8S/2655 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MB90F346APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1 MB90F462APMC-GS-NE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1 MB96F346RSBPMC-GS-N2E2 MB96F683RBPMC-GSAE1 R5F11BGEAFB#30 DF3026XBL25V S912ZVFP64F1VLL R4F24268NVRFQV R5F107DEGSP#X0 R5F11B7EANA#U0 R5F21172DSP#U0 M30622F8PGP#U3C MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMC-GE1 MB96F346RSAPQCR-GS-N2E2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE1 MB96F646RBPMC-GSE1 XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB96F018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1 MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP#U3A DF2239FA20IV HD64F3672FPV R5F104AEASP#V0 R5F100BCANA#U0 R5F100BFANA#U0 S9S12H256J2VFVER R5F100ACASP#V0