## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



## Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# H8SX/1657 Group

Hardware Manual

Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

> H8SX/1657C R5F61657C H8SX/1656C R5F61656C

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics

www.renesas.com

Rev.2.00 2007.06

Rev. 2.00 Jun. 28, 2007 Page ii of xxiv

RENESAS

document, please confirm the latest product information with a Renesas sales office. Also, please pay and careful attention to additional and different information to be disclosed by Renesas such as that dis through our website. (http://www.renesas.com.)

Renesas has used reasonable care in compiling the information included in this document, but Renesa

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchase elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless F Technology Corp., its affiliated companies and their officers, directors, and employees against any and

You should use the products described herein within the range specified by Renesas, especially with r to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfun

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have spe characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical in injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design hardware and software including but not limited to redundancy, fire control and malfunction prevention. appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final prod

- assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the info included in this document. When using or otherwise relying on the information in this document, you should evaluate the informat light of the total system before deciding about the applicability of such information to the intended appli Renesas makes no representations, warranties or quaranties regarding the suitability of its products fo
- particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications. Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure malfunction of which may cause a direct threat to human life or create a risk of human injury or which r especially high quality and reliability such as safety systems, or equipment or systems for transportation
  - traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea commu transmission. If you are considering the use of our products for such purposes, please contact a Renes sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth at 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes liste (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life

damages arising out of the use of Renesas products beyond such specified ranges.

system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesa products are attached or affixed, the risk of accident such as swallowing by infants and small children i high. You should implement safety measures so that Renesas products may not be easily detached from

damages arising out of such applications.

products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior writ approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in document, Renesas semiconductor products, or if you have any other inquiries.



RENESAS

Rev. 2.00 Jun. 28, 2007 Page 18, 2007 Page 1

vicinity of Lot, an associated shoot-through current nows internally, and manufici occur due to the false recognition of the pin state as an input signal. Unused pins be handled as described under Handling of Unused Pins in the manual. 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of regist settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the of pins are not guaranteed from the moment when power is supplied until the res

process is completed. In a similar way, the states of pins in a product that is reset by an on-chip powerfunction are not guaranteed from the moment when power is supplied until the po reaches the level at which resetting has been specified.

Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited. The reserved addresses are provided for the possible future expansion of function

not access these addresses; the correct operation of LSI is not guaranteed if the accessed. 4. Clock Signals

signal has stabilized.

After applying a reset, only release the reset line after the operating clock signal has stable. When switching the clock signal during program execution, wait until the targ — When the clock signal is generated with an external resonator (or from an extern

oscillator) during a reset, ensure that the reset line is only released after full stab the clock signal. Moreover, when switching to a clock signal produced with an ex resonator (or by an external oscillator) while program execution is in progress, we

the target clock signal is stable. 5. Differences between Products

Before changing from one product to another, i.e. to one with a different type numbe that the change will not lead to problems. The characteristics of MPU/MCU in the same group but having different type nur differ because of the differences in internal memory capacity and layout pattern.

Rev. 2.00 Jun. 28, 2007 Page iv of xxiv



changing to products of different type numbers, implement a system-evaluation t

each of the products.

When designing an application system that includes this LSI, take all points to note account. Points to note are given in their contexts and at the final part of each sect in the section giving usage notes.


The list of revisions is a summary of major points of revision or addition for earlier It does not cover all revised items. For details on the revised points, see the actual in the manual.

The following documents have been prepared for the H8SX/1657 Group. Before usi the documents, please visit our web site to verify that you have the most up-to-date a version of the document.

Document Type	Contents	Document Title	Doc
Data Sheet	Overview of hardware and electrical characteristics	_	_
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	H8SX/1657 Group Hardware Manual	This
Software Manual	Detailed descriptions of the CPU and instruction set	H8SX Family Software Manual	REJ
Application Note	Examples of applications and sample programs	The latest versions are av	ailable
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	-	



Rev. 2.00 Jun. 28, 2007 P



Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary).

Rev. 2.00 Jun. 28, 2007 Page vi of xxiv



	Bit	Bit	Name	Initial Value	R/W	Description	
	15	-		φ	R R (	Reserved These bits are always read as	0.
	13 to 11	ASI ASI		All O	R/W	Address Identifier These bits enable or disable the	he pin function.
	10	-	(	0 (	R	Reserved This bit is always read as 0.	
	9	-		1	R	Reserved This bit is always read as 1.	
=				0			
		ne bit na anual.	mes and	sentences in	the at	pove figure are examples, and I	have nothing to do with the conte
	(1) Rit						

Indicates the bit number or numbers.

In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the case of a 16-bit register, the bits are arranged in order from 15 to 0.

Indicates the name of the bit or bit field.

When the number of bits has to be clearly indicated in the field, appropriate notation is included (e.g., ASID[3:0]). A reserved bit is indicated by "-". Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such

cases, the entry under Bit Name is blank.

Indicates the value of each bit immediately after a power-on reset, i.e., the initial value.

0: The initial value is 0 1: The initial value is 1 -: The initial value is undefined

(4) R/W For each bit and bit field, this entry indicates whether the bit or field is readable or writable

or both writing to and reading from the bit or field are impossible. The notation is as follows:

R/W: The bit or field is readable and writable.

R/(W): The bit or field is readable and writable.

However, writing is only performed to flag clearing.

The bit or field is readable. "R" is indicated for all reserved bits. When writing to the register, write

the value under Initial Value in the bit chart to reserved bits or fields. The bit or field is writable.

W: (5) Description

Describes the function of the bit or field and specifies the values for writing.



Rev. 2.00 Jun. 28, 2007 Pa

WDT	Watchdog timer
Abbreviation	s other than those listed above
Abbreviation	Description
ACIA	Asynchronous communication interface adapter
bps	Bits per second
CRC	Cyclic redundancy check
DMA	Direct memory access
DMAC	Direct memory access controller
GSM	Global System for Mobile Communications
Hi-Z	High impedance
IEBus	Inter Equipment Bus (IEBus is a trademark of NEC Electronics Corp
I/O	Input/output
IrDA	Infrared Data Association
LSB	Least significant bit
MSB	Most significant bit
NC	No connection
PLL	Phase-locked loop

Serial communication interface

16-bit timer pulse unit

8-bit timer

SCI

TMR

TPU

PWM

SFR

SIM

UART VCO



Universal asynchronous receiver/transmitter

All trademarks and registered trademarks are the property of their respective owners.

Rev. 2.00 Jun. 28, 2007 Page viii of xxiv

Pulse width modulation

Special function register

Subscriber Identity Module

Voltage-controlled oscillator

2.1		es
2.2	CPU (	Operating Modes
	2.2.1	Normal Mode
	2.2.2	Middle Mode
	2.2.3	Advanced Mode
	2.2.4	Maximum Mode
2.3	Instruc	ction Fetch
2.4	Addre	ss Space
2.5	Regist	ers
	2.5.1	General Registers
	2.5.2	Program Counter (PC)
	2.5.3	Condition-Code Register (CCR)
	2.5.4	Extended Control Register (EXR)
	2.5.5	Vector Base Register (VBR)
	2.5.6	Short Address Base Register (SBR)
	2.5.7	Multiply-Accumulate Register (MAC)
	2.5.8	Initial Values of CPU Registers
2.6	Data F	Formats
	2.6.1	General Register Data Formats
	2.6.2	Memory Data Formats
2.7	Instruc	ction Set
	2.7.1	Instructions and Addressing Modes
	2.7.2	Table of Instructions Classified by Function
	2.7.3	Basic Instruction Formats
2.8	Addre	ssing Modes and Effective Address Calculation

1.4.2

1.4.1 Pin Assignments .....

Pin Functions



	@(RnL.B, PC), @(Rn.W, PC), or @(ERn.L, PC)
	2.8.10 Memory Indirect—@@aa:8
	2.8.11 Extended Memory Indirect—@@vec:7
	2.8.12 Effective Address Calculation
	2.8.13 MOVA Instruction
2.9	Processing States
Sect	tion 3 MCU Operating Modes
3.1	Operating Mode Selection
3.2	Register Descriptions
	3.2.1 Mode Control Register (MDCR)
	3.2.2 System Control Register (SYSCR)
3.3	Operating Mode Descriptions
	3.3.1 Mode 1
	3.3.2 Mode 2
	3.3.3 Mode 4
	3.3.4 Mode 5
	3.3.5 Mode 6
	3.3.6 Mode 7
	3.3.7 Pin Functions
3.4	Address Map
	3.4.1 Address Map
Sect	tion 4 Exception Handling
4.1	Exception Handling Types and Priority

Program-Counter Relative with Index Register—

2.8.9

Rev. 2.00 Jun. 28, 2007 Page x of xxiv



Reset Exception Handling

Exception Sources and Exception Handling Vector Table .....

Reset .....

4.2 4.3

4.8	Stack Status after Exception Handling							
4.9		Usage Note						
~								
Sect		Interrupt Controller						
5.1	Featu	res						
5.2	Input/	Output Pins						
5.3	Regis	ter Descriptions						
	5.3.1	Interrupt Control Register (INTCR)						
	5.3.2	CPU Priority Control Register (CPUPCR)						
	5.3.3	Interrupt Priority Registers A to C, E to I, K, and L						
		(IPRA to IPRC, IPRE to IPRI, IPRK, and IPRL)						
	5.3.4	IRQ Enable Register (IER)						
	5.3.5	IRQ Sense Control Registers H and L (ISCRH, ISCRL)						
	5.3.6	IRQ Status Register (ISR)						
	5.3.7	Software Standby Release IRQ Enable Register (SSIER)						
5.4	Interr	upt Sources						
	5.4.1	External Interrupts						
	5.4.2	Internal Interrupts						
5.5	Interr	upt Exception Handling Vector Table						
5.6		Interrupt Control Modes and Interrupt Operation						
	5.6.1	Interrupt Control Mode 0						
		Interrupt Control Mode 2						
	J.U.Z	Interrupt Control Mode 2						

4.7.2 4.7.3

5.6.3

5.6.4

5.6.5

5.7

Sleep Instruction Exception Handling .....

Exception Handling by Illegal Instruction.....



Interrupt Exception Handling Sequence .....

Interrupt Response Times .....

DTC and DMAC Activation by Interrupt.....

CPU Priority Control Function Over DTC and DMAC.....

	0.2.0	C5 Assertion 1 criod control Registers (C5ACR)
	6.2.6	Idle Control Register (IDLCR)
	6.2.7	Bus Control Register 1 (BCR1)
	6.2.8	Bus Control Register 2 (BCR2)
	6.2.9	Endian Control Register (ENDIANCR)
	6.2.10	SRAM Mode Control Register (SRAMCR)
	6.2.11	Burst ROM Interface Control Register (BROMCR)
	6.2.12	Address/Data Multiplexed I/O Control Register (MPXCR)
6.3		onfiguration
6.4	Multi-0	Clock Function and Number of Access Cycles
6.5	Externa	al Bus
	6.5.1	Input/Output Pins
	6.5.2	Area Division
	6.5.3	Chip Select Signals
	6.5.4	External Bus Interface
	6.5.5	Area and External Bus Interface
	6.5.6	Endian and Data Alignment
6.6	Basic F	Bus Interface
	6.6.1	Data Bus
	6.6.2	I/O Pins Used for Basic Bus Interface
	6.6.3	Basic Timing
	6.6.4	Wait Control
	6.6.5	Read Strobe (RD) Timing
	6.6.6	Extension of Chip Select (CS) Assertion Period

Bus Width Control Register (ABWCR)

Access State Control Register (ASTCR)

Wait Control Registers A and B (WTCRA, WTCRB).....

Read Strobe Timing Control Register (RDNCR) .....

CS Assertion Period Control Registers (CSACR).....

6.2.1

6.2.2

6.2.3

6.2.4

6.2.5

	6.8.4	Basic Timing
	6.8.5	Wait Control
	6.8.6	Read Strobe (RD) Timing
	6.8.7	Extension of Chip Select (CS) Assertion Period
6.9	Addres	ss/Data Multiplexed I/O Interface
	6.9.1	Address/Data Multiplexed I/O Space Setting
	6.9.2	Address/Data Multiplex
	6.9.3	Data Bus
	6.9.4	I/O Pins Used for Address/Data Multiplexed I/O Interface
	6.9.5	Basic Timing
	6.9.6	Address Cycle Control
	6.9.7	Wait Control
	6.9.8	Read Strobe (RD) Timing
	6.9.9	Extension of Chip Select (CS) Assertion Period
	6.9.10	DACK Signal Output Timing
6.10	Idle Cy	/cle
	6.10.1	Operation
	6.10.2	Pin States in Idle Cycle
6.11	Bus Re	elease
	6.11.1	Operation
	6.11.2	Pin States in External Bus Released State
	6.11.3	Transition Timing
6.12	Interna	l Bus
	6.12.1	Access to Internal Address Space
6.13	Write I	Data Buffer Function

6.8.2 6.8.3



Rev. 2.00 Jun. 28, 2007 Pag

I/O Pins Used for Burst ROM Interface....

6.13.1 Write Data Buffer Function for External Data Bus..... 6.13.2 Write Data Buffer Function for Peripheral Modules ......

	7.3.2 DMA Destination Address Register (DDAR)
	7.3.3 DMA Offset Register (DOFR)
	7.3.4 DMA Transfer Count Register (DTCR)
	7.3.5 DMA Block Size Register (DBSR)
	7.3.6 DMA Mode Control Register (DMDR)
	7.3.7 DMA Address Control Register (DACR)
	7.3.8 DMA Module Request Select Register (DMRSR)
7.4	Transfer Modes
7.5	Operations
	7.5.1 Address Modes
	7.5.2 Transfer Modes
	7.5.3 Activation Sources
	7.5.4 Bus Modes
	7.5.5 Extended Repeat Area Function
	7.5.6 Address Update Function using Offset
	7.5.7 Register during DMA Transfer
	7.5.8 Priority of Channels
	7.5.9 DMA Basic Bus Cycle
	7.5.10 Bus Cycles in Dual Address Mode
	7.5.11 Bus Cycles in Single Address Mode
7.6	DMA Transfer End
7.7	Relationship among DMAC and Other Bus Masters
	7.7.1 CPU Priority Control Function Over DMAC
	7.7.2 Bus Arbitration among DMAC and Other Bus Masters
7.8	Interrupt Sources
7.9	Notes on Usage
Sect	on 8 Data Transfer Controller (DTC)
8.1	Features
Rev :	.00 Jun. 28, 2007 Page xiv of xxiv
1 10 1 1	200 Juli. 20, 2007 Tugo XIV OF XXIV

RENESAS

	8.5.1	Bus Cycle Division
	8.5.2	Transfer Information Read Skip Function
	8.5.3	Transfer Information Writeback Skip Function
	8.5.4	Normal Transfer Mode
	8.5.5	Repeat Transfer Mode
	8.5.6	Block Transfer Mode
	8.5.7	Chain Transfer
	8.5.8	Operation Timing
	8.5.9	Number of DTC Execution Cycles
	8.5.10	DTC Bus Release Timing
		DTC Priority Level Control to the CPU
8.6		ctivation by Interrupt
8.7		les of Use of the DTC
0.7	8.7.1	Normal Transfer Mode
	8.7.2	Chain Transfer
	8.7.3	Chain Transfer when Counter = 0
8.8		pt Sources
8.9		Notes
	8.9.1	Module Stop Function Setting
	8.9.2	On-Chip RAM
	8.9.3	DMAC Transfer End Interrupt
	8.9.4	DTCE Bit Setting
	8.9.5	Chain Transfer
	8.9.6	Transfer Information Start Address, Source Address,
		and Destination Address
	8.9.7	Transfer Information Modification
	8.9.8	Endian Format
		Rev. 2.00 Jun. 28, 2007 Pa
		1 icv. 2.00 Juli. 20, 2007 1 a

8.4 8.5



Location of Transfer Information and DTC Vector Table .....

Operation .....

	9.2.8	Port D
	9.2.9	Port E
	9.2.10	Port F
		Port H
		Port I
9.3		nction Controller
	9.3.1	Port Function Control Register 0 (PFCR0)
	9.3.2	Port Function Control Register 1 (PFCR1)
	9.3.3	Port Function Control Register 2 (PFCR2)
	9.3.4	Port Function Control Register 4 (PFCR4)
	9.3.5	Port Function Control Register 6 (PFCR6)
	9.3.6	Port Function Control Register 7 (PFCR7)
	9.3.7	Port Function Control Register 9 (PFCR9)
	9.3.8	Port Function Control Register B (PFCRB)
	9.3.9	Port Function Control Register C (PFCRC)
9.4	Usage 1	Notes
	9.4.1	Notes on Input Buffer Control Register (ICR) Settings
	9.4.2	Notes on Port Function Control Register (PFCR) Settings
Secti	ion 10	16-Bit Timer Pulse Unit (TPU)
10.1	Feature	S
10.2	Input/C	Output Pins
10.3	Registe	r Descriptions
Rev. 2	2.00 Jun.	28, 2007 Page xvi of xxiv

Port 2.....

Port 3.....

Port 5.....

Port 6.....

Port A.....

Port B.....

RENESAS

9.2.2

9.2.3

9.2.4

9.2.5

9.2.6

9.2.7

10.6	DTC Activation
10.7	DMAC Activation
10.8	A/D Converter Activation
10.9	Operation Timing
	10.9.1 Input/Output Timing
	10.9.2 Interrupt Signal Timing
10.10	Usage Notes
	10.10.1 Module Stop State Setting
	10.10.2 Input Clock Restrictions
	10.10.3 Caution on Cycle Setting
	10.10.4 Conflict between TCNT Write and Clear Operations
	10.10.5 Conflict between TCNT Write and Increment Operations
	10.10.6 Conflict between TGR Write and Compare Match
	10.10.7 Conflict between Buffer Register Write and Compare Match
	10.10.8 Conflict between TGR Read and Input Capture
	10.10.9 Conflict between TGR Write and Input Capture
	10.10.10 Conflict between Buffer Register Write and Input Capture
	10.10.11 Conflict between Overflow/Underflow and Counter Clearing
	10.10.12 Conflict between TCNT Write and Overflow/Underflow
	10.10.13 Multiplexing of I/O Pins
	10.10.14 Interrupts in Module Stop State
	Rev. 2.00 Jun. 28, 2007 Pag
	RENESAS

	11.4.3 Example of Normal Pulse Output (Example of 5-Phase Pulse Output)
	11.4.4 Non-Overlapping Pulse Output
	11.4.5 Sample Setup Procedure for Non-Overlapping Pulse Output
	11.4.6 Example of Non-Overlapping Pulse Output
	(Example of 4-Phase Complementary Non-Overlapping Pulse Output)
	11.4.7 Inverted Pulse Output
	11.4.8 Pulse Output Triggered by Input Capture
11.5	Usage Notes
	11.5.1 Module Stop State Setting
	11.5.2 Operation of Pulse Output Pins
Sect	ion 12 8-Bit Timers (TMR)
Sect	ion 12 8-Bit Timers (TMR)
12.1 12.2	Features
12.1 12.2	Features Input/Output Pins Register Descriptions 12.3.1 Timer Counter (TCNT) 12.3.2 Time Constant Register A (TCORA)
12.1 12.2	Features Input/Output Pins

RENESAS

Rev. 2.00 Jun. 28, 2007 Page xviii of xxiv

12.8.3		Conflict between TCNT Write and Increment	
12.8.4		Conflict between TCOR Write and Compare Match	
12.8.5		Conflict between Compare Matches A and B	
		Switching of Internal Clocks and TCNT Operation	
		Mode Setting with Cascaded Connection	
	12.8.8	Module Stop Function Setting	
		Interrupts in Module Stop State	
Secti	on 13	Watchdog Timer (WDT)	
13.1		28	
		Output Pin	
		er Descriptions	
		Timer Counter (TCNT)	
		Timer Control/Status Register (TCSR)	
	13.3.3	Reset Control/Status Register (RSTCSR)	
		ion	
		Watchdog Timer Mode	
		Interval Timer Mode	
13.5		pt Source	
13.6	_	Notes	
	_	Notes on Register Access	
	13.1 13.2 13.3 13.4	12.8.4 12.8.5 12.8.6 12.8.7 12.8.8 12.8.9 Section 13 13.1 Feature 13.2 Input/C 13.3 Registe 13.3.1 13.3.2 13.3.3 13.4 Operati 13.4.1 13.4.2 13.5 Interrup 13.6 Usage	



Rev. 2.00 Jun. 28, 2007 Pag

	14.4.1	Data Transfer Format
	14.4.2	Receive Data Sampling Timing and Reception Margin
		in Asynchronous Mode
	14.4.3	Clock
	14.4.4	SCI Initialization (Asynchronous Mode)
	14.4.5	Serial Data Transmission (Asynchronous Mode)
	14.4.6	Serial Data Reception (Asynchronous Mode)
14.5	Multip	rocessor Communication Function
	14.5.1	Multiprocessor Serial Data Transmission
	14.5.2	Multiprocessor Serial Data Reception
14.6	Operati	ion in Clocked Synchronous Mode
	14.6.1	Clock
	14.6.2	SCI Initialization (Clocked Synchronous Mode)
	14.6.3	Serial Data Transmission (Clocked Synchronous Mode)
	14.6.4	Serial Data Reception (Clocked Synchronous Mode)
	14.6.5	Simultaneous Serial Data Transmission and Reception
		(Clocked Synchronous Mode)
14.7	-	ion in Smart Card Interface Mode
	14.7.1	Sample Connection
	14.7.2	Data Format (Except in Block Transfer Mode)
		Block Transfer Mode
	14.7.4	Receive Data Sampling Timing and Reception Margin
	14.7.5	Initialization

Rev. 2.00 Jun. 28, 2007 Page xx of xxiv

RENESAS

	14.9.6	Restrictions on Using DMAC or DTC
	14.9.7	Operations in Power-Down State
		•
Secti	ion 15	A/D Converter
15.1	Feature	S
15.2	Input/C	Output Pins
15.3	Registe	r Descriptions
	15.3.1	A/D Data Registers A to H (ADDRA to ADDRH)
	15.3.2	A/D Control/Status Register (ADCSR)
	15.3.3	A/D Control Register (ADCR)
15.4	Operati	on
	15.4.1	Single Mode
	15.4.2	Scan Mode
	15.4.3	Input Sampling and A/D Conversion Time
	15.4.4	External Trigger Input Timing
15.5	Interruj	ot Source
15.6	A/D Co	onversion Accuracy Definitions
15.7	Usage 1	Notes
	15.7.1	Module Stop State Setting
	15.7.2	Permissible Signal Source Impedance
		Influences on Absolute Accuracy
	15.7.4	Setting Range of Analog Power Supply and Other Pins
	15.7.5	Notes on Board Design
	15.7.6	Notes on Noise Countermeasures
	15.7.7	A/D Input Hold Function in Software Standby Mode

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

18.2	Mode Transition Diagram
18.3	Memory MAT Configuration
18.4	Block Structure
	18.4.1 Block Diagram of H8SX/1657C
	18.4.2 Block Diagram of H8SX/1656C
18.5	Programming/Erasing Interface
18.6	Input/Output Pins
18.7	Register Descriptions
	18.7.1 Programming/Erasing Interface Registers
	18.7.2 Programming/Erasing Interface Parameters
	18.7.3 RAM Emulation Register (RAMER)
18.8	On-Board Programming Mode
	18.8.1 Boot Mode
	18.8.2 User Program Mode
	18.8.3 User Boot Mode
	18.8.4 On-Chip Program and Storable Area for Program Data
18.9	Protection
	18.9.1 Hardware Protection
	18.9.2 Software Protection
	18.9.3 Error Protection
18.10	Flash Memory Emulation Using RAM
18.11	Switching between User MAT and User Boot MAT
18.12	Programmer Mode
18.13	Standard Serial Communication Interface Specifications for Boot Mode
18.14	Usage Notes

RENESAS

Rev. 2.00 Jun. 28, 2007 Page xxii of xxiv

20.1	1 catures.
20.2	Register Descriptions
	20.2.1 Standby Control Register (SBYCR)
	20.2.2 Module Stop Control Registers A and B (Function and MSTPCRB)
	20.2.3 Module Stop Control Register C (MSTPCRC)
20.3	Multi-Clock Function
20.4	Module Stop Function
20.5	Sleep Mode
	20.5.1 Transition to Sleep Mode
	20.5.2 Clearing Sleep Mode
20.6	All-Module-Clock-Stop Mode
20.7	Software Standby Mode
	20.7.1 Transition to Software Standby Mode
	20.7.2 Clearing Software Standby Mode
	20.7.3 Setting Oscillation Settling Time after Clearing Software Standby Mode
	20.7.4 Software Standby Mode Application Example
20.8	Hardware Standby Mode
	20.8.1 Transition to Hardware Standby Mode
	20.8.2 Clearing Hardware Standby Mode
	20.8.3 Hardware Standby Mode Timing
	20.8.4 Timing Sequence at Power-On
20.9	Sleep Instruction Exception Handling
	) Bφ Clock Output Control
20.11	Usage Notes
	20.11.1 I/O Port Status
	20.11.2 Current Consumption during Oscillation Settling Standby Period
	20.11.3 Module Stop of DMAC or DTC
	20.11.4 On-Chip Peripheral Module Interrupts
	Rev. 2.00 Jun. 28, 2007 Pag
	RENESAS

	22.3.4 DMAC Timing
	22.3.5 Timing of On-Chip Peripheral Modules
22.4	A/D Conversion Characteristics
22.5	D/A Conversion Characteristics
22.6	Flash Memory Characteristics
	22.6.1 H8SX/1657C
	22.6.2 H8SX/1656C
Appe	endix
	Port States in Each Pin State
B.	Product Lineup

Package Dimensions

Treatment of Unused Pins.....

Main Revisions and Additions in this Edition.....

Index .....

Rev. 2.00 Jun. 28, 2007 Page xxiv of xxiv

C.

D.



speed data transfer, and a bus-state controller, which enables direct connection to different of memory. The LSI of the Group also includes serial communication interfaces, A/D at converters, and a multi-function timer that makes motor control easy. Together, the mod realize low-cost configurations for end systems. The power consumption of these modu down dynamically by an on-chip power-management function. The on-chip ROM is a fi memory (F-ZTAT<sup>™</sup>) with a capacity of 768 Kbytes (H8SX/1657C) or 512 Kbytes (H8S

Note: \* F-ZTAT<sup>™</sup> is a trademark of Renesas Technology Corp.

### 1.1.1 **Applications**

Examples of the applications of this LSI include PC peripheral equipment, optical storage office automation equipment, and industrial equipment.

Notes: The following additions and changes have been made in the switch from the H8

to the H8SX/1657C.

A sleep exception handling function has been added to the H8SX/1657C.



		object level
	•	Sixteen 16-bit general registers
	•	Eleven addressing modes
	•	4-Gbyte address space
		Program: 4 Gbytes available
		Data: 4 Gbytes available
	•	87 basic instructions, classifiable as bit arithmetic and instructions, multiply and divide instructions, bit manipulinstructions, multiply-and-accumulate instructions, and
	•	Minimum instruction execution time: 20.0 ns (for an AE instruction while system clock I $\phi$ = 50 MHz and $V_{cc}$ = 3.0 to 3.6 V)
	•	On-chip multiplier (16 $\times$ 16 $\rightarrow$ 32 bits)
	•	Supports multiply-and-accumulate instructions (16 $\times$ 16 + 32 $\rightarrow$ 32 bits)
	Operating • node	Advanced mode
n	node	

RAM capacity: 24 Kbytes

32-bit high-speed H8SX CPU (CISC type)

Upward-compatibility with H8/300, H8/300H, and H8S

**RAM** 

**CPU** 

**CPU** 

Rev. 2.00 Jun. 28, 2007 Page 2 of 864

		Mode 5: On-chip ROM disabled external extended mode, (selected by driving the MD1 pin low and driving and MD0 pins high)
		Mode 6: On-chip ROM enabled external extended mode (selected by driving the MD0 pin low and driving and MD1 pins high)
		Mode 7: Single chip mode (external extension possible) (selected by driving the MD2, MD1, and MD0 pir
		<ul> <li>Power-down state (transition to the power-down state the SLEEP instruction)</li> </ul>
Interrupt	Interrupt	Thirteen external interrupt pins (NMI, and IRQ11 to IR

register)

register)

64 internal interrupt sources

Independent vector addresses

Two interrupt control modes (specified by the interrup

Eight priority orders specifiable (by setting the interrup

controller

(INTC)

(source)

Bus controller (BSC)	each of which is independently controllable  — Chip-select signals (CSO to CA7) can be output  — Access in two or three states can be selected for each program wait cycles can be inserted
controller	16-Mbyte external address space     The external address space can be divided into eight a each of which is independently controllable     Chip-select signals (CSO to CA7) can be output     Access in two or three states can be selected for each program wait cycles can be inserted
controller	The external address space can be divided into eight a each of which is independently controllable  Chip-select signals (CSO to CA7) can be output  Access in two or three states can be selected for each program wait cycles can be inserted
	<ul> <li>Chip-select signals (<del>CS0</del> to <del>CA7</del>) can be output</li> <li>Access in two or three states can be selected for ea</li> <li>Program wait cycles can be inserted</li> </ul>
	<ul> <li>Access in two or three states can be selected for ea</li> <li>Program wait cycles can be inserted</li> </ul>
	,
	,
	The nation of CC assertion can be extended
	<ul> <li>The period of CS assertion can be extended</li> </ul>
	<ul> <li>Idle cycles can be inserted</li> </ul>
	Bus arbitration function (arbitrates bus mastership amo internal CPU, DMAC, and DTC, and external bus mastership.)
-	Bus formats
	<ul> <li>External memory interfaces (for the connection of ROM ROM, SRAM, and byte control SRAM)</li> </ul>
	Address/data bus format: Support for both separate an multiplexed buses (8-bit access or 16-bit access)
	Endian conversion function for connecting devices in life endian format

sources)

Activated by interrupt sources (chain transfer enabled)

transter

controller

RENESAS

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 4 of 864

		1 , 1
		divider, so the operating frequency is selectable
		Four power-down modes: Sleep mode, all-module-clo
		mode, software standby mode, and hardware standby
A/D converter	A/D	10-bit resolution × eight input channels
	(ADC)	<ul> <li>Sample and hold function included</li> </ul>
		• Conversion time: 7.4 $\mu s$ per channel (with peripheral clock (P $\phi$ ) at 35-MHz operation)

 Modules in the external space run in synchronizat the external bus clock (Bφ): 8 to 35 MHz
 Includes a PLL frequency multiplication circuit and fre

Two operating modes: single mode and scan mode
Three ways to start A/D conversion: software, timer (7)

trigger, and external trigger

D/A converter
D/A
converter
(DAC)

trigger, and external trigger

• 8-bit resolution × two output channels
Output voltage: 0 V to Vref, maximum conversion time
(with 20-pF load)

		PWM output possible by combination with synchronous operation
		<ul> <li>Buffered operation, cascaded operation (32 bits x two channels), and phase counting mode (two-phase enco- input) settable for each channel</li> </ul>
		<ul> <li>Input capture function supported</li> </ul>
	Program-	<ul> <li>Output compare function (by the output of compare ma waveform) supported</li> </ul>
		16-bit pulse output
	mable pulse generator	<ul> <li>Four output groups, non-overlapping mode, and inverte can be set</li> </ul>
	(PPG)	<ul> <li>Selectable output trigger signals; the PPG can operate conjunction with the data transfer controller (DTC) and controller (DMAC)</li> </ul>
Watchdog timer	Watchdog	8 bits × one channel (selectable from eight counter input
	timer	<ul> <li>Switchable between watchdog timer mode and interval</li> </ul>

serial communication mode)

Full-duplex communication capability

mode

input capture possible, simultaneous input/output for re possible by counter synchronous operation, and up to

Four channels (choice of asynchronous or clocked syn

Select the desired bit rate and LSB-first or MSB-first tra

The SCI module supports a smart card (SIM) interface.

Serial interface

Smart card/

SIM



RENESAS

Rev. 2.00 Jun. 28, 2007 Page 6 of 864

(WDT)

Serial

communication

interface

(SCI)

Operating frequency/ Power supply voltage	<ul> <li>Operating frequency: 8 to 35 MHz</li> <li>Power supply voltage: Vcc = 3.0 to 3.6 V, AVcc = 3.0</li> <li>Supply current:  — 35 mA (typ.) (Vcc = 3.3 V, AVcc = 3.3 V, Iφ = Pφ = 35 MHz)</li> </ul>
Operating peripheral temperature (°C)	<ul> <li>-20 to +75°C (regular specifications)</li> <li>-40 to +85°C (wide-range specifications)</li> </ul>

RENESAS




Figure 1.1 How to Read the Product Name Code






Figure 1.2 Internal Block Diagram

RENESAS

Rev. 2.00 Jun. 28, 2007 P

REJ09




Figure 1.3 Pin Assignments

Rev. 2.00 Jun. 28, 2007 Page 10 of 864

REJ09B0341-0200



Operating mode control	MD2 to MD0	Input	Pins for setting the operating mode. The signal le these pins must not be changed during operation
System control	RES	Input	Reset pin. This LSI enters the reset state when the goes low.
	STBY	Input	This LSI enters hardware standby mode when the goes low.
	EMLE	Input	Input pin for the on-chip emulator enable signal. level should normally be fixed low.
Address bus	A23 to A0	Output	Output pins for the address bits.
Data bus	D15 to D0	Input/ output	Input and output for the bidirectional data bus. The also output addresses when accessing an address multiplexed I/O interface space.
Bus control	BREQ	Input	External bus-master modules assert this signal to the bus.
	BREQO	Output	Internal bus-master modules assert this signal to access to the external space via the bus in the ex released state.
•			

IIIput

Input

Input

Input

Output

rower supply piri for the FLL circuit.

Pins for a crystal resonator. An external clock significant input through the EXTAL pin. For an example of

connection, see section 19, Clock Pulse Generat

Outputs the system clock for external devices.

Ground pin for the PLL circuit.

LLL A CC

 $\mathsf{PLLV}_{\mathsf{ss}}$ 

**XTAL** 

**EXTAL** 

Вφ

Clock



RENESAS

REJ09

Rev. 2.00 Jun. 28, 2007 Pa

		(D15 to D8) is valid in access to the basic bus inte space.
LLWR	Output	Strobe signal which indicates that the lower-order to D0) is valid in access to the basic bus interface
LUB	Output	Strobe signal which indicates that the higher-order (D15 to D8) is valid in access to the byte control S interface space.
LLB	Output	Strobe signal which indicates that the lower-order to D0) is valid in access to the byte control SRAM space.
CS0 CS1 CS2-A/CS2-B CS3	Output	Select signals for areas 7 to 0.

Output

Output

Input

Indicates the direction (input or output) of the data

Strobe signal which indicates that the higher-order

Requests wait cycles in access to the external spa

REJ09B0341-0200

 $RD/\overline{WR}$ 

LHWR

CS4 CS5-A/CS5-B CS6-A/CS6-B CS7-A/CS7-B

WAIT

Rev. 2.00 Jun. 28, 2007 Page 12 of 864 RENESAS



	IRQ0-A/IRQ0-B		
DMA controller (DMAC)	DREQ0-A/DREQ0-B DREQ1-A/DREQ1-B DREQ2 DREQ3	•	Requests DMAC activation.
	DACKO-A/DACKO-B DACK1-A/DACK1-B DACK2 DACK3	Output	DMAC single address-transfer acknowledge sign
	TENDO-A/TENDO-B TEND1-A/TEND1-B TEND2 TEND3	Output	Indicates end of data transfer by the DMAC.
16-bit timer pulse unit (TPU)	TCLKA-A/TCLKA-B TCLKB-A/TCLKB-B TCLKC-A/TCLKC-B TCLKD-A/TCLKD-B	Input	Input pins for the external clock signals.
	TIOCA0 TIOCB0 TIOCC0 TIOCD0	Input/ output	Signals for TGRA_0 to TGRD_0. These pins are input capture inputs, output compare outputs, or outputs.

Input/

output

IRQ2-A/IRQ2-B IRQ1-A/IRQ1-B

TIOCA1

TIOCB1



outputs.

Signals for TGRA\_1 and TGRB\_1. These pins ar

input capture inputs, output compare outputs, or

(PPG)			
8-bit timer	TMO0 to TMO3	Output	Output pins for the compare match signals.
(TMR)	TMCI0 to TMCI3	Input	Input pins for the external clock signals that drive focunters.
	TMRI0 to TMRI3	Input	Input pins for the counter-reset signals.
Watchdog timer (WDT)	WDTOVF	Output	Output pin for the counter-overflow signal in watch mode.
Serial communication interface (SCI)	TxD0 to TxD4	Output	Output pins for data transmission.
	RxD0 to RxD4	Input	Input pins for data reception.
	SCK0 to SCK4	Input/ output	Input/output pins for clock signals.

Input/

output

Output

outputs.

Signals for TGRA\_5 and TGRB\_5. These pins are input capture inputs, output compare outputs, or P

Output pins for the pulse signals.

TIOCA5

TIOCB5

PO15 to PO0

Programmable

pulse generator



REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 14 of 864

P27 to P20	Input/ output	8-bit input/output pins.
P37 to P30	Input/ output	8-bit input/output pins.
P57 to P50	Input	8-bit input/output pins.
P65 to P60	Input/ output	6-bit input/output pins.
PA7	Input	Input-only pin.
PA6 to PA0	Input/ output	7-bit input/output pins.
PB3 to PB0	Input/ output	4-bit input/output pins.
PD7 to PD0	Input/ output	8-bit input/output pins.
PE7 to PE0	Input/ output	8-bit input/output pins.
PF7 to PF0	Input/ output	8-bit input/output pins.
PH7 to PH0	Input/ output	8-bit input/output pins.
PI7 to PI0	Input/ output	8-bit input/output pins.

Vref

P17 to P10

I/O ports

Input

Input/

output



Rev. 2.00 Jun. 28, 2007 Pa

Reference power supply pin for the A/D and D/A When the A/D and D/A converters are not in use

this pin to the system power supply.

8-bit input/output pins.

Rev. 2.00 Jun. 28, 2007 Page 16 of 864

REJ09B0341-0200



- Upward-companible with no/500, no/500n, and nos CPUs — Can execute H8/300, H8/300H, and H8S/2000 object programs • Sixteen 16-bit general registers
  - Also usable as sixteen 8-bit registers or eight 32-bit registers
    - 87 basic instructions
      - 8/16/32-bit arithmetic and logic instructions

        - Multiply and divide instructions
        - Bit field transfer instructions
        - Powerful bit-manipulation instructions
    - Bit condition branch instructions
    - Multiply-and-accumulate instruction
    - Eleven addressing modes
    - - Register direct [Rn]

    - Register indirect [@ERn]

    - - Register indirect with displacement [@(d:2,ERn), @(d:16,ERn), or @(d:32,ERn

      - Index register indirect with displacement [@(d:16,RnL.B), @(d:32,RnL.B),

      - @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)]

      - Register indirect with pre-/post-increment or pre-/post-decrement [@+ERn, @-I
      - @ERn+, or @ERn-]
      - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32] — Immediate [#xx:3, #xx:4, #xx:8, #xx:16, or #xx:32]
      - Program-counter relative [@(d:8,PC) or @(d:16,PC)] — Program-counter relative with index register [@(RnL.B,PC), @(Rn.W,PC), or
      - @(ERn.L,PC)]
      - Memory indirect [@@aa:8]
      - Extended memory indirect [@@vec:7]

RENESAS

- 16 ÷ 8-bit register-register divide: 10 states —  $16 \times 16$ -bit register-register multiply: 1 state — 32 ÷ 16-bit register-register divide: 18 states  $-32 \times 32$ -bit register-register multiply: 5 states
- Four CPU operating modes
- - Normal mode
  - Middle mode
  - Advanced mode
- Maximum mode
- Power-down modes
  - Transition is made by execution of SLEEP instruction
  - Choice of CPU operating clocks

— 32 ÷ 32-bit register-register divide:

Notes: 1. Advanced mode is only supported as the CPU operating mode of the H8SX/10 Group. Normal, middle, and maximum modes are not supported.

2. The multiplier and divider are supported by the H8SX/1657 Group.

18 states




Figure 2.1 CPU Operating Modes

#### 2.2.1 Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

Note: Normal mode is not supported in this LSI.

Address Space
 The maximum address space of 64 Kbytes can be accessed.

the corresponding extended register En will be affected.)

• Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-segments of 32-bit registers. When the extended register En is used as a 16-bit regist contain any value, even when the corresponding general register Rn is used as an adregister. (If the general register Rn is referenced in the register indirect addressing mpre-/post-increment or pre-/post-decrement and a carry or borrow occurs, however, to

• Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.



Rev. 2.00 Jun. 28, 2007 Pa

2007 Pa REJ09

## Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory

#### Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.3. The PC contents are saved or restored in 16-bit unit




Figure 2.3 Stack Structure (Normal Mode)

Rev. 2.00 Jun. 28, 2007 Page 20 of 864

REJ09B0341-0200



The extended registers (E0 to E/) can be used as 16-bit registers, or as the upper 16segments of 32-bit registers. When the extended register En is used as a 16-bit regist other than the JMP and JSR instructions), it can contain any value even when the corresponding general register Rn is used as an address register. (If the general regis referenced in the register indirect addressing mode with pre-/post-increment or pre-/ decrement and a carry or borrow occurs, however, the value in the corresponding ex register En will be affected.)

## Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid and the upper eight bits are sign-extended.

Exception Vector Table and Memory Indirect Branch Addresses

In middle mode, the top area starting at H'000000 is allocated to the exception vecto

One branch address is stored per 32 bits. The upper eight bits are ignored and the lov are stored. The structure of the exception vector table is shown in figure 2.4. The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressi

are used in the JMP and JSR instructions. An 8-bit absolute address included in the i code specifies a memory location. Execution branches to the contents of the memory In middle mode, an operand is a 32-bit (longword) operand, providing a 32-bit brand

The upper eight bits are reserved and assumed to be H'00.

handling are shown in figure 2.5. The PC contents are saved or restored in 24-bit un

#### Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except

RENESAS

- Instruction Set
   All instructions and addressing modes can be used.
  - Exception Vector Table and Memory Indirect Branch Addresses
  - In advanced mode, the top area starting at H'00000000 is allocated to the exception vertable. One branch address is stored per 32 bits. The upper eight bits are ignored and the 24 bits are stored. The structure of the exception vector table is shown in figure 2.4.




Figure 2.4 Exception Vector Table (Middle and Advanced Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In advanced mode, an operand is a 32-bit (longword) operand, providing a 32-bit bran address. The upper eight bits are reserved and assumed to be H'00.




Figure 2.5 Stack Structure (Middle and Advanced Modes)

#### 2.2.4 Maximum Mode

The program area is extended to 4 Gbytes as compared with that in advanced mode.

- Address Space
   The maximum address space of 4 Gbytes can be linearly accessed.
- Extended Registers (En)
   The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers or address registers.
- Instruction Set
   All instructions and addressing modes can be used.
- Exception Vector Table and Memory Indirect Branch Addresses
  In maximum mode, the top area starting at H'00000000 is allocated to the exception table. One branch address is stored per 32 bits. The structure of the exception vector shown in figure 2.6.



Rev. 2.00 Jun. 28, 2007 Pa

## Figure 2.6 Exception Vector Table (Maximum Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In maximum mode, an operand is a 32-bit (longword) operand, providing a 32-bit bra address.

### Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.7. The PC contents are saved or restored in 32-bit unit EXR contents are saved or restored regardless of whether or not EXR is in use.




Figure 2.7 Stack Structure (Maximum Mode)

Rev. 2.00 Jun. 28, 2007 Page 24 of 864

REJ09B0341-0200



CPU operating mode.




Figure 2.8 Memory Map



Rev. 2.00 Jun. 28, 2007 Pa




Figure 2.9 CPU Registers

Rev. 2.00 Jun. 28, 2007 Page 26 of 864

REJ09B0341-0200



general registers designated by the letters E (E0 to E7) and R (R0 to R7). These register functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8-l registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These regist functionally equivalent, providing a maximum sixteen 8-bit registers.

The general registers ER (ER0 to ER7), R (R0 to R7), and RL (R0L to R7L) are also us registers. The size in the operand field determines which register is selected.

The usage of each register can be selected independently.




Figure 2.10 Usage of General Registers





Figure 2.11 Stack

## 2.5.2 Program Counter (PC)

PC is a 32-bit counter that indicates the address of the next instruction the CPU will exec length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least si bit is ignored. (When the instruction code is fetched, the least significant bit is regarded a

Rev. 2.00 Jun. 28, 2007 Page 28 of 864

REJ09B0341-0200

RENESAS

6	UI	Undefined	R/W	User Bit or Interrupt Mask Bit
				Can be written to and read from by softwathe LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as interrupt mask bit.
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUB.B CMP.B, or NEG.B instruction is executed set to 1 if there is a carry or borrow at bit cleared to 0 otherwise. When the ADD.W CMP.W, or NEG.W instruction is executed is set to 1 if there is a carry or borrow at bit cleared to 0 otherwise. When the ADD.L, CMP.L, or NEG.L instruction is executed, set to 1 if there is a carry or borrow at bit cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written to and read from by softwathe LDC, STC, ANDC, ORC, and XORC instructions.
3	N	Undefined	R/W	Negative Flag
				Stores the value of the most significant bi as sign bit) of data.

Bit

7

Bit Name

ı

Value

1

R/W

R/W

Description

Interrupt Mask Bit

Masks interrupts when set to 1. This bit is the start of an exception handling.





- otherwise. A carry has the following types.
- Carry from the result of addition

bit manipulation instructions.

- Borrow from the result of subtraction
- Carry from the result of shift or rotation
   The carry flag is also used as a bit accumu

## 2.5.4 Extended Control Register (EXR)

EXR is an 8-bit register that contains the trace bit (T) and three interrupt mask bits (I2 to

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XOR instructions.

For details, see section 4, Exception Handling.

Bit	Bit Name	Initial Value	R/W	Description
7	T	0	R/W	Trace Bit
				When this bit is set to 1, a trace exception generated each time an instruction is exec When this bit is cleared to 0, instructions a executed in sequence.
6 to 3	_	All 1	R/W	Reserved
				These bits are always read as 1.



reset and a CPU address error (extended memory indirect is also out of the target). The value is H'00000000. The VBR contents are changed with the LDC and STC instruction

## 2.5.6 Short Address Base Register (SBR)

SBR is a 32-bit register in which the upper 24 bits are valid. The lower eight bits are rea 8-bit absolute address addressing mode (@aa:8), this register is used as the upper address initial value is H'FFFFFF00. The SBR contents are changed with the LDC and STC inst

### 2.5.7 Multiply-Accumulate Register (MAC)

MAC is a 64-bit register that stores the results of multiply-and-accumulate operations. I of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are valupper bits are sign extended. The MAC contents are changed with the MAC, CLRMAC and STMAC instructions.

## 2.5.8 Initial Values of CPU Registers

Reset exception handling loads the start address from the vector table into the PC, clears in EXR to 0, and sets the I bits in CCR and EXR to 1. The general registers, MAC, and bits in CCR are not initialized. In particular, the initial value of the stack pointer (ER7) and undefined. The SP should therefore be initialized using an MOV.L instruction executed immediately after a reset.



Figure 2.12 shows the data formats in general registers.




Figure 2.12 General Register Data Formats

Rev. 2.00 Jun. 28, 2007 Page 32 of 864 REJ09B0341-0200

RENESAS

the stack manipulation, branch table manipulation, block transfer instructions, and MAC instruction should be located to even addresses.

When SP (ER7) is used as an address register to access the stack, the operand size shoul size or longword size.




Figure 2.13 Memory Data Formats



Rev. 2.00 Jun. 28, 2007 Pa

	LDM, STM	L
	MOVA	B/W* <sup>2</sup>
Block transfer	EEPMOV	В
	MOVMD	B/W/L
	MOVSD	В
Arithmetic operations	ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC	B/W/L
	DAA, DAS	В
	ADDS, SUBS	L
	MULXU, DIVXU, MULXS, DIVXS	B/W
	MULU, DIVU, MULS, DIVS	W/L
	MULU/U, MULS/U	L
	EXTU, EXTS	W/L
	TAS	В
	MAC	_
	LDMAC, STMAC	_
	CLRMAC	_
Logic operations	AND, OR, XOR, NOT	B/W/L
Shift	SHLL, SHLR, SHAL, SHAR, ROTL, ROTR, ROTXL, ROTXR	B/W/L
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	В
	BSET/EQ, BSET/NE, BCLR/EQ, BCLR/NE, BSTZ, BISTZ	В
	BFLD, BFST	В
Rev. 2.00 Jun. 28, 2	007. Dogo 24 of 964	
REJ09B0341-0200	RENESAS	
11200320041-0200	`	

W/L

POP, PUSH\*1

### [Legend] B: Byte size

W: Word size

L: Longword size

Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W

@-SP.

POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV. @-SP.

- 2. Size of data to be added with a displacement
- 3. Size of data to specify a branch condition
- 4. Bcc is the generic designation of a conditional branch instruction.
- 5. Size of general register to be restored
- 6. Not available in this LSI.

Data transfer	MOV	B/W/L	S	SD	SD	SD	SD	SD		SD
		В		S/D					S/D	
	MOVFPE, MOVTPE*12	В		S/D						S/D*
	POP, PUSH	W/L		S/D				S/D*2		
	LDM, STM	L		S/D				S/D*2		
	MOVA*4	B/W		S	S	S	S	S		S
Block	EEPMOV	В								
transfer	MOVMD	B/W/L								
	MOVSD	В								
Arithmetic	ADD, CMP	В	S	D	D	D	D	D	D	D
operations		В		S	D	D	D	D	D	D
		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	SUB	В	S		D	D	D	D	D	D
		В		S	D	D	D	D	D	D
		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	ADDX, SUBX	B/W/L	S	SD						

INC, DEC

B/W/L S B/W/L S

B/W/L

D

SD

SD\*5

	MULS, DIVS	W/L	S:4	SD						
	NEG	В		D	D	D	D	D	D	D
		W/L		D	D	D	D	D		D
	EXTU, EXTS	W/L		D	D	D	D	D		D
	TAS	В			D					
	MAC									
	CLRMAC	_								
	LDMAC			S						
	STMAC			D						
Logic	AND, OR,	В		S	D	D	D	D	D	D
operations	XOR	В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SD
		W/L	S	SD	SD	SD	SD	SD		SD
	NOT	В		D	D	D	D	D	D	D
		W/L		D	D	D	D	D		D
Shift	SHLL, SHLR	В		D	D	D	D	D	D	D
		B/W/L*6		D	D	D	D	D		D
		B/W/L*7		D						
	SHAL, SHAR	В		D	D	D	D	D	D	D
	ROTL, ROTR ROTXL,	W/L		D	D	D	D	D		D

DIVXS

**ROTXR** 

	BFLD	В		D	S		S	S
	BFST	В		S	D		D	D
Branch	BRA/BS, BRA/BC*8	В			S		S	S
	BSR/BS, BSR/BC*8	В			S		S	S
System control	LDC (CCR, EXR)	B/W*9	S	S	S	S	S*10	S
	LDC (VBR, SBR)	L		S				
	STC (CCR, EXR)	B/W*9		D	D	D	D* <sup>11</sup>	D
	STC (VBR, SBR)	L		D				
	ANDC, ORC, XORC	В	S					
	SLEEP							
	NOP							
[Legen	d]							
d:	d:16 or d:32							
S:	Can be specifie	d as a s	ource	e oper	and.			
D:	Can be specifie	d as a d	estin	ation (	operar	nd.		
SD:	Can be specifie	d as eith	ner a	sourc	e or de	estination ope	rand or both.	
S/D:	Can be specifie	d as eith	ner a	sourc	e or de	estination ope	rand.	
S:4:	4-bit immediate	data ca	n be	specif	fied as	a source ope	rand.	
Notes:	1. Only @aa:1	6 is avai	lable	).				
	2. @ERn+ as a	source	ope	rand a	ind @-	-ERn as a des	stination operand	

- 2. @ERn+ as a source operand and @-ERn as a destination operand
- 3. Specified by ER5 as a source address and ER6 as a destination address for d

Rev. 2.00 Jun. 28, 2007 Page 38 of 864

BILD, BST, BIST, BSTZ, **BISTZ** 

	Addressing Mode								
Classifi- cation	Instruction	Size	@ERn	@(d,PC)	@(RnL. B/Rn.W/ ERn.L, PC)	@aa:24	@ aa:32	@ @ aa:8	@@
Branch	BRA/BS, BRA/BC	_		0					
	BSR/BS, BSR/BC	_		0					
	Bcc	_		0					
	BRA	_		0	0				
	BRA/S	_		O*					
	JMP	_	0			0	0	0	0
	BSR	_		0					
	JSR	_	0			0	0	0	0
	RTS, RTS/L	_							
System	TRAPA	_							
control	RTE, RTE/L								
[Logond]									

# [Legend]

d: d:8 or d:16

Note: \* Only @(d:8, PC) is available.

RENESAS

Rev. 2.00 Jun. 28, 2007 Pa

CCR	Condition-code register
VBR	Vector base register
SBR	Short address base register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical AND
V	Logical OR
$\oplus$	Logical exclusive OR
$\rightarrow$	Move
~	Logical not (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length
	registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit regi 0 to E7), and 32-bit registers (ER0 to ER7).

General register (32-bit register)

Destination operand

Extended control register

Source operand

ERn

(EAd)

(EAs)

EXR



		Restores the data from the stack to multiple general registers. To r four general registers which have serial register numbers car specified.
STM	L	Rn (register list) → @-SP
		Saves the contents of multiple general registers on the stack. T or four general registers which have serial register numbers car specified.
MOVA	B/W	EA  o Rd
		Zero-extends and shifts the contents of a specified general regi memory data and adds them with a displacement. The result is

@SP+ → Rn (register list)

general register.

Saves general register contents on the stack.

Note: Not available in this LSI.

L

LDM



MOVMD.W	W	Transfers a data block.
		Transfers word data which begins at a memory location specified to a memory location specified by ER6. The number of word data transferred is specified by R4.
MOVMD.L	L	Transfers a data block.
		Transfers longword data which begins at a memory location specified by ER6. The number of long data to be transferred is specified by R4.

Transfers a data block with zero data detection.

Transfers byte data which begins at a memory location specified to a memory location specified by ER6. The number of byte data transferred is specified by R4. When zero data is detected during

the transfer stops and execution branches to a specified address

В

MOVSD.B

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 42 of 864

DAS Decimal-adjusts an addition or subtraction result in a general re referring to the CCR to produce 2-digit 4-bit BCD data. **MULXU** B/W  $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits  $\times$  8 bits  $\rightarrow$  16 bits, or 16 bits  $\times$  16 bits  $\rightarrow$  32 bits. W/L **MULU**  $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits  $\times$  8 bits  $\rightarrow$  16 bits, or 16 bits  $\times$  16 bits  $\rightarrow$  32 bits. MULU/U  $Rd \times Rs \rightarrow \overline{Rd}$ L Performs unsigned multiplication on data in two general registe  $\times$  32 bits  $\rightarrow$  upper 32 bits).

 $Rd \times Rs \rightarrow Rd$ 

 $Rd \times Rs \rightarrow Rd$ 

 $Rd \times Rs \rightarrow Rd$ 

 $Rd \div Rs \rightarrow Rd$ 

32 bits  $\rightarrow$  upper 32 bits).

 $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$ ,  $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$ 

Rd (decimal adjust) → Rd

DEC

**ADDS** 

**SUBS** 

**MULXS** 

MULS

MULS/U

DIVXU

DAA

L

В

B/W

W/L


L

B/W

Performs unsigned division on data in two general registers: eit  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder, or 32 bits  $\div$  16 bits quotient and 16-bit remainder.

RENESAS





REJ09







Increments or decrements a general register by 1 or 2. (Byte or

Adds or subtracts the value 1, 2, or 4 to or from data in a general

Performs signed multiplication on data in two general registers:

can be incremented or decremented by 1 only.)

 $Rd \pm 1 \rightarrow Rd$ .  $Rd \pm 2 \rightarrow Rd$ .  $Rd \pm 4 \rightarrow Rd$ 



		Compares data between immediate data, general registers, and and stores the result in CCR.
NEG	B/W/L	$0 - (EAd) \rightarrow (EAd)$
		Takes the two's complement (arithmetic complement) of data in a register or the contents of a memory location.
EXTU	W/L	(EAd) (zero extension) → (EAd)
		Performs zero-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to long be zero-extended.
EXTS	W/L	(EAd) (sign extension) → (EAd)
		Performs sign-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size.

В

TAS MAC

CLRMAC

LDMAC

**STMAC** 

 $MAC \rightarrow Rd$ 

The lower 8 bits to word or longword, or the lower 16 bits to long be sign-extended. @ERd -0,  $1 \rightarrow$  (<bit 7> of @EAd)  $(EAs) \times (EAd) + MAC \rightarrow MAC$ 

Tests memory contents, and sets the most significant bit (bit 7) to Performs signed multiplication on memory contents and adds the MAC.  $0 \rightarrow MAC$ 

Clears MAC to zero.

 $Rs \rightarrow MAC$ Loads data from a general register to MAC.

Stores data from MAC to a general register.

REJ09B0341-0200

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 44 of 864

Table 2.8	Shift Ope	eration Instructions
Instruction	Size	Function
SHLL	B/W/L	$(EAd)$ (shift) $\rightarrow$ $(EAd)$
SHLR		Performs a logical shift on the contents of a general register or location.
		The contents of a general register or a memory location can be 1, 2, 4, 8, or 16 bits. The contents of a general register can be s any bits. In this case, the number of bits is specified by 5-bit implicated or the lower 5 bits of the contents of a general register.
SHAL	B/W/L	$(EAd)$ (shift) $\rightarrow$ $(EAd)$

data, general registers, and memory.

Takes the one's complement of the contents of a general regist

Performs an arithmetic shift on the contents of a general registe

Rotates the contents of a general register or a memory location

Rotates the contents of a general register or a memory location

 $\sim$  (EAd)  $\rightarrow$  (EAd)

memory location.

memory location.

1-bit or 2-bit shift is possible.

1-bit or 2-bit rotation is possible.

1-bit or 2-bit rotation is possible.

(EAd) (rotate)  $\rightarrow$  (EAd)

(EAd) (rotate)  $\rightarrow$  (EAd)

NOT

**SHAR** 

**ROTL** 

**ROTR** 

**ROTXL** 

**ROTXR** 

B/W/L

B/W/L

B/W/L

carry bit.

		lower three bits of a general register.
BCLR/cc	В	if cc, $0 \rightarrow (\text{sbit-No.})$ of $\langle \text{EAd} \rangle$
		If the specified condition is satisfied, this instruction clears a specified a memory location to 0. The bit number can be specified by 3-immediate data, or by the lower three bits of a general register. I status can be specified as a condition.
BNOT	В	$\sim$ ( <bit-no.> of <ead>) <math>\rightarrow</math> (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in the contents of a general register or a m location. The bit number is specified by 3-bit immediate data or t three bits of a general register.
BTST	В	$\sim$ ( <bit-no.> of <ead>) → Z</ead></bit-no.>
		Tests a specified bit in the contents of a general register or a me location and sets or clears the Z flag accordingly. The bit numbe specified by 3-bit immediate data or the lower three bits of a gen register.
BAND	В	$C \land (\text{sbit-No.} > \text{of } < \text{EAd} >) \rightarrow C$

 $C \wedge [\sim (<bit-No.> of <EAd>)] \rightarrow C$ 

 $0 \rightarrow (<bit-No.> of <EAd>)$ 

Clears a specified bit in the contents of a general register or a me location to 0. The bit number is specified by 3-bit immediate data

ANDs the carry flag with a specified bit in the contents of a gene register or a memory location and stores the result in the carry fla

ANDs the carry flag with the inverse of a specified bit in the conte general register or a memory location and stores the result in the flag. The bit number is specified by 3-bit immediate data.

Rev. 2.00 Jun. 28, 2007 Page 46 of 864

В

**BIAND** 

**BCLR** 

В

RENESAS

bit number is specified by 3-bit immediate data.

BIXOR	В	$C \oplus [\sim ( of )] \rightarrow C$
		Exclusive-ORs the carry flag with the inverse of a specified bit in contents of a general register or a memory location and stores tin the carry flag. The bit number is specified by 3-bit immediate
BLD	В	$($ bit-No.> of <ead><math>) \rightarrow C</math></ead>
		Transfers a specified bit in the contents of a general register or location to the carry flag. The bit number is specified by 3-bit im data.
BILD	В	$\sim$ ( <bit-no.> of <ead>) → C</ead></bit-no.>
		Transfers the inverse of a specified bit in the contents of a gene register or a memory location to the carry flag. The bit number is by 3-bit immediate data.
BST	В	$C \rightarrow (\text{sht-No.})$
		Transfers the carry flag value to a specified bit in the contents of general register or a memory location. The bit number is specific immediate data.
BSTZ	В	$Z \rightarrow (\text{-bit-No} \text{ of -EAd})$
		Transfers the zero flag value to a specified bit in the contents of

 $\sim$  C  $\rightarrow$  (<bit-No.> of <EAd>)

specified by 3-bit immediate data.

general register or a memory location and stores the result in th flag. The bit number is specified by 3-bit immediate data.

memory location. The bit number is specified by 3-bit immediate

Transfers the inverse of the carry flag value to a specified bit in contents of a general register or a memory location. The bit nur

REJ09

BIST

В

neid in memory location contents.

**Table 2.10 Branch Instructions** 

Instruction	Size	Function
BRA/BS	В	Tests a specified bit in memory location contents. If the specified
BRA/BC		condition is satisfied, execution branches to a specified address.
BSR/BS	В	Tests a specified bit in memory location contents. If the specified
BSR/BC		condition is satisfied, execution branches to a subroutine at a sp address.
Bcc		Branches to a specified address if the specified condition is satisfied
BRA/S	_	Branches unconditionally to a specified address after executing tinstruction. The next instruction should be a 1-word instruction entry the block transfer and branch instructions.
JMP	_	Branches unconditionally to a specified address.
BSR	_	Branches to a subroutine at a specified address.
JSR	_	Branches to a subroutine at a specified address.
RTS	_	Returns from a subroutine.
RTS/L	_	Returns from a subroutine, restoring data from the stack to multi- general registers.





		performed between them and memory. The upper 8 bits are val
	L	$Rs \rightarrow VBR, Rs \rightarrow SBR$
		Transfers the general register contents to VBR or SBR.
STC	B/W	$CCR \rightarrow (EAd), EXR \rightarrow (EAd)$
		Transfers the contents of CCR or EXR to a general register or r
		Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val
	L	$VBR \rightarrow Rd, SBR \rightarrow Rd$
		Transfers the contents of VBR or SBR to a general register.
ANDC	В	$CCR \land \#IMM \rightarrow CCR, EXR \land \#IMM \rightarrow EXR$

 $CCR \lor \#IMM \to CCR$ ,  $EXR \lor \#IMM \to EXR$ 

 $CCR \oplus \#IMM \rightarrow CCR$ ,  $EXR \oplus \#IMM \rightarrow EXR$ 

Only increments the program counter.

Although CCR and EXR are 8-bit registers, word-size transfers

Logically ANDs the CCR or EXR contents with immediate data.

Logically ORs the CCR or EXR contents with immediate data.

Logically exclusive-ORs the CCR or EXR contents with immedia

 $PC + 2 \rightarrow PC$ 

В


В

ORC

**XORC** 

NOP

Rev. 2.00 Jun. 28, 2007 Pa



**Figure 2.14 Instruction Formats** 

#### Operation Field

Indicates the function of the instruction, and specifies the addressing mode and operar carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

#### Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers by 4 bits. Some instructions have two register fields. Some have no register field.

- Effective Address Extension
  - 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- Condition Field

Specifies the branch condition of Bcc instructions.

Rev. 2.00 Jun. 28, 2007 Page 50 of 864

REJ09B0341-0200



7	Immediate	#xx:3/#xx:4/#xx:8/#xx:16/#xx:32
8	Program-counter relative	@(d:8,PC)/@(d:16,PC)
9	Program-counter relative with index register	@(RnL.B,PC)/@(Rn.W,PC)/@(ERn.
10	Memory indirect	@ @ aa:8
11	Extended memory indirect	@ @ vec:7

No. Addressing wode

Register direct

Register indirect

Absolute address

Register indirect with displacement

Register indirect with post-increment

Register indirect with pre-decrement

Register indirect with pre-increment

Register indirect with post-decrement

Index register indirect with displacement

1

2

3

5

6

Syllibol

@ERn

@ERn+

@-ERn

@+ERn

@ERn-

@(d:2,ERn)/@(d:16,ERn)/@(d:32,E @(d:16, RnL.B)/@(d:16,Rn.W)/@(d:

@(d:32, RnL.B)/@(d:32,Rn.W)/@(d:

@aa:8/@aa:16/@aa:24/@aa:32

Rn

address register (ERII). ERII is specified by the register field of the histraction code.

In advanced mode, if this addressing mode is used in a branch instruction, the lower 24 b valid and the upper 8 bits are all assumed to be 0 (H'00).

# 2.8.3 Register Indirect with Displacement—@(d:2, ERn), @(d:16, ERn), or @(d ERn)

The operand value is the contents of a memory location which is pointed to by the sum of contents of an address register (ERn) and a 16- or 32-bit displacement. ERn is specified by register field of the instruction code. The displacement is included in the instruction code 16-bit displacement is sign-extended when added to ERn.

This addressing mode has a short format (@(d:2, ERn)). The short format can be used wh displacement is 1, 2, or 3 and the operand is byte data, when the displacement is 2, 4, or 6 operand is word data, or when the displacement is 4, 8, or 12 and the operand is longword

# 2.8.4 Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,RnL @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)

The operand value is the contents of a memory location which is pointed to by the sum of

following operation result and a 16- or 32-bit displacement: a specified bits of the content address register (RnL, Rn, ERn) specified by the register field in the instruction code are extended to 32-bit data and multiplied by 1, 2, or 4. The displacement is included in the incode and the 16-bit displacement is sign-extended when added to ERn. If the operand is the ERn is multiplied by 1. If the operand is word or longword data, ERn is multiplied by 2 or

RENESAS

respectively.

#### (2) Register indirect with pre-decrement—@-ERn

The operand value is the contents of a memory location which is pointed to by the follow operation result: the value 1, 2, or 4 is subtracted from the contents of an address registe ERn is specified by the register field of the instruction code. After that, the operand value in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 longword access.

#### (3) Register indirect with pre-increment—@+ERn

The operand value is the contents of a memory location which is pointed to by the follow operation result: the value 1, 2, or 4 is added to the contents of an address register (ERn) specified by the register field of the instruction code. After that, the operand value is sto address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access, or 4 for longword access.

#### (4) Register indirect with post-decrement—@ERn-

The operand value is the contents of a memory location which is pointed to by the content address register (ERn). ERn is specified by the register field in the instruction code. After memory location is accessed, 1, 2, or 4 is subtracted from the address register contents a subtraction result is stored in the address register. The value subtracted is 1 for byte access word access, or 4 for longword access.

In the case of (1) to (4) above, if the contents of a general register which is also used as register is written to memory using this addressing mode, data to be written is the content general register after calculating an effective address. If the same general register is specinstruction and two effective addresses are calculated, the contents of the general register first calculation of an effective address is used in the second calculation of an effective addresses.



Titel execution, Elto is 11 00001002.

#### 2.8.6 Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The operand value is the contents of a memory location which is pointed to by an absolut included in the instruction code.

There are 8-bit (@aa:8), 16-bit (@aa:16), 24-bit (@aa:24), and 32-bit (@aa:32) absolute addresses.

To access the data area, the absolute address of 8 bits (@aa:8), 16 bits (@aa:16), or 32 bit (@aa:32) is used. For an 8-bit absolute address, the upper 24 bits are specified by SBR. Find absolute address, the upper 16 bits are sign-extended. A 32-bit absolute address can accentive address space.

To access the program area, the absolute address of 24 bits (@aa:24) or 32 bits (@aa:32) For a 24-bit absolute address, the upper 8 bits are all assumed to be 0 (H'00).

Table 2.13 shows the accessible absolute address ranges.

RENESAS

REJ09B0341-0200

(@aa:24)	HFFFFF	
32 bits (@aa:32)		H'00000000 to H'00FFFFF

H'0000 H'FFF

number. The BFLD and BFST instructions contain 8-bit immediate data in the instruction code, for specifying a bit field. The TRAPA instruction contains 2-bit immediate data in the instruction code, for specifying a vector address.

#### 2.8.8 Program-Counter Relative—@(d:8, PC) or @(d:16, PC):

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of an 8- or 16-bit displacement in the instruction code and the 32-bit addition the PC contents. The 8-bit or 16-bit displacement is sign-extended to 32 bits when added contents. The PC contents to which the displacement is added is the address of the first be next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) are value should be an even number. In advanced mode, only the lower 24 bits of this branch are valid; the upper 8 bits are all assumed to be 0 (H'00).

# 2.8.9 Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.W @(ERn.L, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of the following operation result and the 32-bit address of the PC content contents of an address register specified by the register field in the instruction code (RnL ERn) is zero-extended and multiplied by 2. The PC contents to which the displacement is the address of the first byte of the next instruction. In advanced mode, only the lower 24 this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00).

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

Note that the top part of the address range is also used as the exception handling vector vector address of an exception handling other than a reset or a CPU address error can be by VBR.

Figure 2.15 shows an example of specification of a branch address using this addressing




Figure 2.15 Branch Address Specification in Memory Indirect Mode

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

#### 2.8.12 Effective Address Calculation


Tables 2.14 and 2.15 show how effective addresses are calculated in each addressing moleower bits of the effective address are valid and the upper bits are ignored (zero extended extended) according to the CPU operating mode.

The valid bits in middle mode are as follows:

- The lower 16 bits of the effective address are valid and the upper 16 bits are sign-extern the transfer and operation instructions.
- The lower 24 bits of the effective address are valid and the upper eight bits are zero-e for the branch instructions.


Rev. 2.00 Jun. 28, 2007 Page 58 of 864 REJ09B0341-0200







Rev. 2.00 Jun. 28, 2007 Pa



#### 2.8.13 MOVA Instruction

The MOVA instruction stores the effective address in a general register.

- 1. Firstly, data is obtained by the addressing mode shown in item 2of table 2.14.
- 2. Next, the effective address is calculated using the obtained data as the index by the admode shown in item 5 of table 2.14. The obtained data is used instead of the general register. For details, see H8SX Family Software Man

Rev. 2.00 Jun. 28, 2007 Page 60 of 864

REJ09B0341-0200



- The reset state can also be entered by a watchdog timer overflow when available.
- Exception-handling state
- The exception-handling state is a transient state that occurs when the CPU alters the processing flow due to activation of an exception source, such as, a reset, trace, intertrap instruction. The CPU fetches a start address (vector) from the exception handling table and branches to that address. For further details, refer to section 4, Exception F
  - Program execution state
  - In this state the CPU executes program instructions in sequence.

refer to section 20, Power-Down Modes.

- Bus-released state The bus-released state occurs when the bus has been released in response to a bus re a bus master other than the CPU. While the bus is released, the CPU halts operations
- Program stop state This is a power-down state in which the CPU stops operating. The program stop stat when a SLEEP instruction is executed or the CPU enters hardware standby mode. For

Note: \* A transition to the reset state occurs whenever the RES signal goes low. A transition can also be made to the reset state when the watchdog timer overflows.

Figure 2.16 State Transitions

Rev. 2.00 Jun. 28, 2007 Page 62 of 864

REJ09B0341-0200



=	1	0	0	Advanced	16 Mbytes	On-chip ROM	Disabled	16 bi
5	1	0	1		1	disabled extended mode Disable		8 bits
6	1	1	0	_		On-chip ROM enabled extended mode	Enabled	8 bits
7	1	1	1	_		Single-chip mode	Enabled	_

M<sub>D</sub>0

1

0

Operating

Advanced

Mode

Address

**Space** 

LSI Initiation

Boot mode

Mode

16 Mbytes User boot mode

On-Chip

Enabled

Enabled

Defa

**ROM** 

Operating

MD2

0

0

MD1

0

1

Mode

1

2

Mode 7 is a single-chip mode. All I/O ports can be used as general input/output ports. T

Flash Memory (0.18-µm F-ZTAT Version).

address space cannot be accessed in the initial state, but setting the EXPE bit in the syste register (SYSCR) to 1 enables the external address space. After the external address spa enabled, ports D, E, and F can be used as an address output bus and ports H and I as a d specifying the data direction register (DDR) for each port.



extended mode, on-chip ROM initiation mode single-chip initiation mode can be selected

Modes 1 and 2 are the user boot mode and the boot mode in which the flash memory ca programmed and erased. For details on the user boot mode and the boot mode, refer to s

Rev. 2.00 Jun. 28, 2007 Pa

- Mode control register (MDCR)
  - System control register (SYSCR)

## 3.2.1 Mode Control Register (MDCR)

MDCR indicates the current operating mode. When MDCR is read from, the states of sig MD2 to MD0 are latched. This latch is canceled by a reset.

Bit	15	14	13	12	11	10	9	
Bit Name	_	_	_	_	MDS3	MDS2	MDS1	
Initial Value	0	1	0	1	Undefined*	Undefined*	Undefined*	Un
R/W	R	R	R	R	R	R	R	
Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	_	_	_	
Initial Value	0	1	0	1	Undefined*	Undefined*	Undefined*	Un
R/W	R	R	R	R	R	R	R	

Note: \* Determined by pins MD2 to MD0.

Rev. 2.00 Jun. 28, 2007 Page 64 of 864

REJ09B0341-0200



				latches are released by a reset.
7	_	0	R	Reserved
6	_	1	R	These are read-only bits and cannot be me
5	_	0	R	
4	_	1	R	
3	_	Undefined*	R	
2	_	Undefined*	R	
1	_	Undefined*	R	

Note: \* Determined by pins MD2 to MD0.

Undefined\*

Table 3.2 Settings of Bits MDS3 to MDS0

MCU Operating		Mode Pi	ns	MDCR			
Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1	
1	0	0	1	1	1	0	
2	0	1	0	1	1	0	
4	1	0	0	0	0	1	
5	1	0	1	0	0	0	
6	1	1	0	0	1	0	
7	1	1	1	0	1	0	

Rev. 2.00 Jun. 28, 2007 Pa

Initial Va	alue 0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Note: *	The initial value	depends on the s	tartup mod	de.				
Bit	Bit Name	Initial Value	R/W	Description	ns			
15, 14	_	All 1	R/W	Reserved				
				These bits a always be 1	-	read as 1	. The write	valı
13	MACS	0	R/W	MAC Satura	ation Oper	ation Cont	rol	
				Selects eith operation for		-		atu
				0: MAC inst	truction is i	non-satura	tion operati	ion
				1: MAC inst	truction is	saturation	operation	
12	_	1	R/W	Reserved				
				This bit is a always be 1	-	d as 1. The	write value	e sh
11	FETCHMD	0	R/W	Instruction I	Fetch Mod	e Select		
				This LSI ca 32 bits. Sele depending programs*1	ect the bus on the use	width for	instruction t	fetc

0: 32-bit mode 1: 16-bit mode DTCMD

Rev. 2.00 Jun. 28, 2007 Page 66 of 864

Bit Name

				with the internal bus cycle depending on the sthe write data buffer function.
				0: External bus disabled
				1: External bus enabled
8	RAME	1	R/W	RAM Enable
				Enables or disables the on-chip RAM. This bi initialized when the reset state is released. Do 0 during access to the on-chip RAM.
				0: On-chip RAM disabled
				1: On-chip RAM enabled

Reserved

always be 0. **DTC Mode Select** 

Reserved

always be 1.

R/W

R/W

R/W

Notes:	1.	For details on instruction fetch mode, see section 2.3, Instruction Fetch.
	2.	The initial value depends on the LSI initiation mode.
		Since operating modes 4, 5 and 6 are external extended modes, EXPE is 1.

All 0

1

1

7 to 2

**DTCMD** 

1

0

REJ09

The external bus cycle may be carried out in

These bits are always read as 0. The write va

This bit is always read as 1. The write value s

Selects DTC operating mode. 0: DTC is in full-address mode 1: DTC is in short address mode This is the boot mode for the flash memory. The LSI operates in the same way as in mod except for programming and erasing of the flash memory. For details, refer to section 18, Memory (0.18-µm F-ZTAT Version).

### 3.3.3 Mode 4

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is disabled.

The initial bus width mode immediately after a reset is 16 bits, with 16-bit access to all at Ports D, E, and F function as an address bus, ports H and I function as a data bus, and par ports A and B function as bus control signals. However, if all areas are designated as an access space by the bus controller, the bus mode switches to eight bits, and only port H for

#### 3.3.4 Mode 5

as a data bus.

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is disabled.

The initial bus width mode immediately after a reset is eight bits, with 8-bit access to all Ports D, E, and F function as an address bus, port H functions as a data bus, and parts of and B function as bus control signals. However, if any area is designated as a 16-bit acces by the bus controller, the bus width mode switches to 16 bits, and ports H and I function bus.



#### 3.3.6 Mode 7

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, at chip ROM is enabled. All I/O ports can be used as general input/output ports. The extenspace cannot be accessed in the initial state, but setting the EXPE bit in the system control (SYSCR) to 1 enables the external address space. After the external address space is enable, E, and F can be used as an address output bus and ports H and I as a data bus by specification register (DDR) for each port. For details, refer to section 9, I/O Ports.



Rev. 2.00 Jun. 28, 2007 Pa

4	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	P*/A
5	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	P*/A
6	P/C*	P/C*	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A
7	P*/C	P*/C	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A
[Legend]									
P· I/O nort									

D D D P\*/D

P: I/O port


A: Address bus output

D: Data bus input/output

C: Control signals, clock input/output

\*: Immediately after a reset

Rev. 2.00 Jun. 28, 2007 Page 70 of 864



4. This area is specified as the external address space by clearing the RAME bit to 0.

Figure 3.1 Address Map in each Operating Mode of H8SX/1657C (1)



Rev. 2.00 Jun. 28, 2007 Pa

			External address space		reserved area* <sup>2,</sup> * <sup>3</sup>
*		÷	r Y	<del>້</del> ຮ	<u> </u>
H'FD9000	Reserved area*2	H'FD9000	Reserved area*2	H'FD9000	Reserved area*2
H'FDC000	External address space	H'FDC000	External address space	H'FDC000	External address space/ reserved area*2, *3
H'FF6000	On-chip RAM/ external address space*1	H'FF6000	On-chip RAM/ external address space*1	H'FF6000	On-chip RAM/ external address space*1
H'FFC000	External address space	H'FFC000	External address space	H'FFC000	External address space/ reserved area*2, *3
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O register
H'FFFF00	External address space	H'FFFF00	External address space	H'FFFF00	External address space/ reserved area*2, *3
H'FFFF20 H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O register
Notes: 1.	This area is specified a	s the external add	dress space by clearing	the RAME bit to	0 0.

2. Do not access the reserved areas.

3. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE

Figure 3.1 Address Map in each Operating Mode of H8SX/1657C (2)

Rev. 2.00 Jun. 28, 2007 Page 72 of 864






Figure 3.1 Address Map in each Operating Mode of H8SX/1656C (3)

			External address space		reserved area* <sup>2,</sup> * <sup>3</sup>
*		ā	r Y	~ ×	<u> </u>
H'FD9000	Reserved area*2	H'FD9000	Reserved area*2	H'FD9000	Reserved area*2
H'FDC000	External address space	H'FDC000	External address space	H'FDC000	External address space/ reserved area*2, *3
H'FF6000	On-chip RAM/ external address space*1	H'FF6000	On-chip RAM/ external address space*1	H'FF6000	On-chip RAM/ external address space*1
H'FFC000	External address space	H'FFC000	External address space	H'FFC000	External address space/ reserved area*2, *3
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O register
H'FFFF00	External address space	H'FFFF00	External address space	H'FFFF00	External address space/ reserved area*2, *3
H'FFFF20 H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O registers	H'FFFF20 H'FFFFFF	On-chip I/O register
Notes: 1.	This area is specified a	s the external ad	dress space by clearing	the RAME bit to	0.

2. Do not access the reserved areas.3. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE

Figure 3.1 Address Map in each Operating Mode of H8SX/1656C (4)



**Exception Types and Priority Table 4.1** 

**Exception Type** 

Reset

**Priority** 

High

		overflows. The CPU enters the reset state when to pin is low.
	Illegal instruction	Exception handling starts when an undefined code executed.
	Trace*1	Exception handling starts after execution of the cuinstruction or exception handling, if the trace (T) b is set to 1.
	Address error	After an address error has occurred, exception ha starts on completion of instruction execution.
	Interrupt	Exception handling starts after execution of the cuinstruction or exception handling, if an interrupt re occurred.*2
	Sleep instruction	Exception handling starts by execution of a sleep (SLEEP), if the SSBY bit in SBYCR is set to 0 and SLPIE bit in SBYCR is set to 1.
Low	Trap instruction*3	Exception handling starts by execution of a trap in (TRAPA).

**Exception Handling Start Timing** 

Exception handling starts at the timing of level cha low to high on the RES pin, or when the watchdog

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling executed after execution of an RTE instruction. 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or

- instruction execution, or on completion of reset exception handling.
- 3. Trap instruction exception handling requests and sleep instruction exception requests are accepted at all times in the program execution state.



Vector	Table	Address	Offse
•		Advan	ced, I

Exception Source	e	Vector Number	Normal Mode*2	Maximum* <sup>2</sup>
Reset		0	H'0000 to H'0001	H'0000 to H'
Reserved for syst	tem use	1	H'0002 to H'0003	H'0004 to H'
		2	H'0004 to H'0005	H'0008 to H'0
		3	H'0006 to H'0007	H'000C to H'
Illegal instruction		4	H'0008 to H'0009	H'0010 to H'
Trace		5	H'000A to H'000B	H'0014 to H'
Reserved for system use		6	H'000C to H'000D	H'0018 to H'
Interrupt (NMI)		7	H'000E to H'000F	H'001C to H'
Trap instruction	(#0)	8	H'0010 to H'0011	H'0020 to H'
	(#1)	9	H'0012 to H'0013	H'0024 to H'0
	(#2)	10	H'0014 to H'0015	H'0028 to H'0
	(#3)	11	H'0016 to H'0017	H'002C to H'
CPU address erro	or	12	H'0018 to H'0019	H'0030 to H'
DMA address erro	or* <sup>3</sup>	13	H'001A to H'001B	H'0034 to H'
Reserved for system use		14	H'001C to H'001D	H'0038 to H'
		27	H'0022 to H'0023	H'0044 to H'0
Sleep instruction		18	H'0024 to H'0025	H'0048 to H'0
Reserved for syst	tem use	19 	H'0026 to H'0027	H'004C to H'
		23	H'002E to H'002F	H'005C to H'

Rev. 2.00 Jun. 28, 2007 Page 76 of 864 REJ09B0341-0200



		79	H'009E to H'009F	H'013C to				
Internal interrupt*4		80 	H'00A0 to H'00A1	H'0140 to I				
		255	H'01FE to H'01FF	H'03FC to				
Notes: 1	. Lower 16 bit	Lower 16 bits of the address.						
2	. Not available	e in this LSI.						
3	. A DMA addr	ess error is generat	ed by the DTC and DMAC.					
4	. For details o	•	ectors, see section 5.5, Interrup	ot Exception H				

IRQ5

IRQ6

IRQ7

IRQ8

IRQ9

IRQ10

IRQ11

Reserved for system use

**Table 4.3** 

[Legend]

**Exception Source** 

Other than above

Reset, CPU address error

69

70

71

72

73

74

75

76

## VBR: Vector base register Vector table address offset: See table 4.2.



**Calculation Method of Exception Handling Vector Table Address** 

**Calculation Method of Vector Table Address** 

Vector table address = (vector table address offset)

Vector table address = VBR + (vector table address offset)

110000 10 110000

H'008A to H'008B

H'008C to H'008D

H'008E to H'008F

H'0090 to H'0091

H'0092 to H'0093

H'0094 to H'0095

H'0096 to H'0097

H'0098 to H'0099



Rev. 2.00 Jun. 28, 2007 Pa

110110101

H'0114 to H

H'0118 to F

H'011C to F

H'0120 to F

H'0124 to F

H'0128 to F

H'012C to F

H'0130 to F

The interrupt control mode is 0 immediately after a reset.

#### 4.3.1 Reset Exception Handling

When the RES pin goes high after being held low for the necessary time, this LSI starts reexception handling as follows:

- 1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I set to 1 in EXR and CCR.
- 2. The reset exception handling vector address is read and transferred to the PC, and pro execution starts from the address indicated by the PC.

Figures 4.1 and 4.2 show examples of the reset sequence.

#### 4.3.2 Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt including NMI, are disabled immediately after a reset. Since the first instruction of a program always executed immediately after the reset state ends, make sure that this instruction init the stack pointer (example: MOV.L #xx: 32, SP).

Rev. 2.00 Jun. 28, 2007 Page 78 of 864

RENESAS




Figure 4.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)




Figure 4.2 Reset Sequence (16-Bit External Access in On-chip ROM Disabled Advanced Mode)

Rev. 2.00 Jun. 28, 2007 Page 80 of 864

REJ09B0341-0200 **■<€N€** 



handling routine by the RTE instruction, trace mode resumes. Trace exception handling carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 4.4 Status of CCR and EXR after Trace Exception Handling

		CCR		EXR
Interrupt Control Mode	I	UI	12 to 10	Т
0	Trace e	xception handling o	annot be used.	
2	1	_	_	0
[Lacasa I]				

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- —: Retains the previous value.



Rev. 2.00 Jun. 28, 2007 Pa

		peripheral module space*1	- (
		Fetches instructions from on-chip peripheral module space*1	Occur
		Fetches instructions from external memory space in single-chip mode	Occur
		Fetches instructions from access prohibited area.*2	Occur
Stack operation	CPU	Accesses stack when the stack pointer value is even address	No (no
		Accesses stack when the stack pointer value is odd	Occur
Data	CPU	Accesses word data from even addresses	No (no
read/write		Accesses word data from odd addresses	No (no
		Accesses external memory space in single-chip mode	Occur
		Accesses to access prohibited area*2	Occur
Data	DTC or	Accesses word data from even addresses	No (no
read/write	DMAC	Accesses word data from odd addresses	No (no
		Accesses external memory space in single-chip mode	Occur
		Accesses to access prohibited area*2	Occur
Single address	DMAC	Address access space is the external memory space for single address transfer	No (no
transfer		Address access space is not the external memory space for single address transfer	Occur
Notes: 1.	For on-chip pe	ripheral module space, see section 6, Bus Controller (BS	SC).
2.	For the access	prohibited area, refer to figure 3.1 in section 3.4, Addres	ss Map.

Fetches instructions from even addresses

Fetches instructions from odd addresses

Fetches instructions from areas other than on-chip

No (no

Occur

No (no

Rev. 2.00 Jun. 28, 2007 Page 82 of 864



Instruction

fetch

CPU

program execution starts from that address.

Even though an address error occurs during a transition to an address error exception ha address error is not accepted. This prevents an address error from occurring due to stack exception handling, thereby preventing infinitive stacking.

If the SP contents are not a multiple of 2 when an address error exception handling occur stacked values (PC, CCR, and EXR) are undefined.

When an address error occurs, the following is performed to halt the DTC and DMAC.

- The ERR bit of DTCCR in the DTC is set to 1.
- The ERRF bit of DMDR\_0 in the DMAC is set to 1.
- The DTE bits of DMDRs for all channels in the DMAC are cleared to 0 to forcibly t

Table 4.6 shows the state of CCR and EXR after execution of the address error exception handling.

**Table 4.6** Status of CCR and EXR after Address Error Exception Handling

		CCR	EXR		
Interrupt Control Mode	I	UI	Т	12	
0	1	_	_	_	
2	1	_	0	7	
[Legend]					

1: Set to 1

transfer.

- 0: Cleared to 0
- Retains the previous value.



RENESAS

Rev. 2.00 Jun. 28, 2007 Pa

On-chip peripheral module	DMA controller (DMAC)	8
	Watchdog timer (WDT)	1
	A/D converter	1
	16-bit timer pulse unit (TPU)	26
	8-bit timer (TMR)	12
	Serial communications interface (SCI)	16

Different vector numbers and vector table offsets are assigned to different interrupt source vector number and vector table offset, refer to table 5.2, Interrupt Sources, Vector Address

Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupts control modes and can assign interrupts other than NMI to eight priority/mask levels to e

12

Pins inquito inqui (external input)

Offsets, and Interrupt Priority in section 5, Interrupt Controller.

#### 4.6.2 **Interrupt Exception Handling**

multiple-interrupt control. The source to start interrupt exception handling and the vector differ depending on the product. For details, refer to section 5, Interrupt Controller.

The interrupt exception handling is as follows:

INQUIDING I

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.

3. An exception handling vector table address corresponding to the interrupt source is go the start address of the exception service routine is loaded from the vector table to PC program execution starts from that address.



Rev. 2.00 Jun. 28, 2007 Page 84 of 864

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the vector number specthe TRAPA instruction is generated, the start address of the exception service routin

A start address is read from the vector table corresponding to a vector number from 0 to specified in the instruction code.

from the vector table to PC, and program execution starts from that address.

Table 4.8 shows the state of CCR and EXR after execution of trap instruction exception

Table 4.8 Status of CCR and EXR after Trap Instruction Exception Handling

		CCR	EXR		
Interrupt Control Mode	I	UI	T	I2 t	
0	1	_	_	_	
2	1	_	0	_	
[Legend]					

[Legend]

- 1: Set to 1
- 0: Cleared to 0

—: Retains the previous value.

from the vector table to PC, and program execution starts from that address.

Bus masters other than the CPU may gain the bus mastership after a sleep instruction has executed. In such cases, the sleep instruction will be started when the transactions of a but other than the CPU has been completed and the CPU has gained the bus mastership.

Table 4.9 shows the state of CCR and EXR after execution of sleep instruction exception handling. For details, see section 20.9, Sleep Instruction Exception Handling.

Table 4.9 Status of CCR and EXR after Sleep Instruction Exception Handling

		CCR		EXR
Interrupt Control Mode	I	UI	T	I2 to
0	1	_	_	_
2	1	_	0	7

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- —: Retains the previous value.

- 1. The contents of PC, CCR, and EXR are saved in the stack.

  - 2. The interrupt mask bit is updated and the T bit is cleared to 0.
  - 3. An exception handling vector table address corresponding to the occurred exception generated, the start address of the exception service routine is loaded from the vector PC, and program execution starts from that address.

Table 4.10 shows the state of CCR and EXR after execution of illegal instruction except handling.

Table 4.10 Status of CCR and EXR after Illegal Instruction Exception Handling

	CCR	EXR		
I	UI	Т	I2	
1	_	_	_	
1	_	0		
	1 1			

### [Legend]

- 1: Set to 1
- 0: Cleared to 0
- Retains the previous value.




Figure 4.3 Stack Status after Exception Handling

- POP.W Rn (or MOV.W @SP+, Rn)
- POP.L ERn (or MOV.L @SP+, ERn)

Performing stack manipulation while SP is set to an odd value leads to an address error. shows an example of operation when the SP value is odd.




Figure 4.4 Operation when SP Value Is Odd



Rev. 2.00 Jun. 28, 2007 Pa

Rev. 2.00 Jun. 28, 2007 Page 90 of 864

REJ09B0341-0200



interrupts except for the interrupt requests fisted below. The following seven interru are given priority of 8, therefore they are accepted at all times. - NMI

- Illegal instructions
- Trace
- Trap instructions
- CPU address error
- DMA address error (occurred in the DTC and DMAC)
- Sleep instruction
- Independent vector addresses

All interrupt sources are assigned independent vector addresses, making it unnecessary source to be identified in the interrupt handling routine.

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or fall detection can be selected for NMI. Falling edge, rising edge, or both edge detection,

• Thirteen external interrupts

sensing, can be selected for  $\overline{IRQ11}$  to  $\overline{IRQ0}$ . DTC and DMAC control

DTC and DMAC can be activated by means of interrupts.

• CPU priority control function

The priority levels can be assigned to the CPU, DTC, and DMAC. The priority level CPU can be automatically assigned on an exception generation. Priority can be given CPU interrupt exception handling over that of the DTC and DMAC transfer.




Figure 5.1 Block Diagram of Interrupt Controller

REJ09B0341-0200



hising, failing, or both edges, or level sensing, can be se

# **5.3** Register Descriptions

The interrupt controller has the following registers.

- Interrupt control register (INTCR)
- CPU priority control register (CPUPCR)
- Interrupt priority registers A to C, E to I, K, and L (IPRA to IPRC, IPRE to IPRI, IP IPRL)
- IRQ enable register (IER)
- IRQ sense control registers H and L (ISCRH, ISCRL)
- IRQ status register (ISR)
- Software standby release IRQ enable register (SSIER)



Rev. 2.00 Jun. 28, 2007 Pa

3, 2007 Pa REJ09

5	INTM1	0	R/W	Interrupt Control Select Mode 1 and 0
4	INTM0	0	R/W	These bits select either of two interrupt control method the interrupt controller.
				00: Interrupt control mode 0
				Interrupts are controlled by I bit in CCR.
				01: Setting prohibited.
				10: Interrupt control mode 2
				Interrupts are controlled by bits I2 to I0 in EXIPR.
				11: Setting prohibited.
3	NMIEG	0	R/W	NMI Edge Select
				Selects the input edge for the NMI pin.
				0: Interrupt request generated at falling edge of

Reserved

Description

These are read-only bits and cannot be modified

1: Interrupt request generated at rising edge of N

These are read-only bits and cannot be modified

Reserved

Rev. 2.00 Jun. 28, 2007 Page 94 of 864

REJ09B0341-0200

Bit

7, 6

2 to 0

Bit Name

value

All 0

K/W

R

RENESAS

R

All 0

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CPUPCE	0	R/W	CPU Priority Control Enable
				Controls the CPU priority control function. Setting to 1 enables the CPU priority control over the DDMAC.
				0: CPU always has the lowest priority
				1: CPU priority control enabled
6	DTCP2	0	R/W	DTC Priority Level 2 to 0
5	DTCP1	0	R/W	These bits set the DTC priority level.
4	DTCP0	0	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6

111: Priority level 7 (highest)

1	CPUP1	0	R/(W)*	These bits set the CPU priority level. When the
0	CPUP0	0	R/(W)*	CPUPCE is set to 1, the CPU priority control full becomes valid and the priority of CPU process assigned in accordance with the settings of bits to CPUP0.
				000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6

cannot be modified.

Note:

111: Priority level 7 (highest)

When the IPSETE bit is set to 1, the CPU priority is automatically updated, so

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 96 of 864

Bit	7	6	5	4	3	2	1	
Bit Name	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	
Initial Value	0	1	1	1	0	1	1	
R/W	R	R/W	R/W	R/W	R	R/W	R/W	- 1
Bit	Bit Name	Initial Value	R/W	Description	on			
15	_	0	R	Reserved				
				This is a re	ad-only bit	and canno	ot be modifi	ied.
14	IPR14	1	R/W	Sets the pr	riority level	of the corr	esponding	inte
13	IPR13	1	R/W	source.				
12	IPR12	1	R/W	000: Priorit	ty level 0 (le	owest)		
				001: Priorit	ty level 1			
				010: Priorit	ty level 2			
				011: Priorit	ty level 3			
				100: Priorit	ty level 4			
				101: Priorit	ty level 5			
				110: Priorit	ty level 6			
				111: Priorit	ty level 7 (h	nighest)		
11	_	0	R	Reserved				

R/W

Initial Value

R/W

0

R

1

R/W

1

R/W

0

1

R/W

1

R/W



This is a read-only bit and cannot be modified.

Rev. 2.00 Jun. 28, 2007 Pa

				111: Priority level 7 (highest)
7	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
6	IPR6	1	R/W	Sets the priority level of the corresponding interest
5	IPR5	1	R/W	source.
4	IPR4	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified.

110: Priority level 6

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 98 of 864



# 5.3.4 IRQ Enable Register (IER)

IER enables or disables interrupt requests IRQ11 to IRQ0.

Bit	15	14	13	12	11	10	9	
	15	14	10	12				_
Bit Name	_	_	_	_	IRQ11E	IRQ10E	IRQ9E	IF
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	I
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IF
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	ı
D:	Dit Name	Initial	DAM	D ! (				
Bit	Bit Name	Value	R/W	Descript	ion			
15 to 12	_	All 0	R/W	Reserved	d			
				These bit	ts are alwa e 0.	ys read as	0. The writ	e va
11	IRQ11E	0	R/W	IRQ11 E	nable			
				The IRQ	11 interrup	t request is	enabled w	hen

1.

				The IRQ7 interrupt request is enabled when the
6	IRQ6E	0	R/W	IRQ6 Enable
				The IRQ6 interrupt request is enabled when the
5	IRQ5E	0	R/W	IRQ5 Enable
				The IRQ5 interrupt request is enabled when the
4	IRQ4E	0	R/W	IRQ4 Enable
				The IRQ4 interrupt request is enabled when the

IRQ3 Enable

IRQ2 Enable

IRQ1 Enable

IRQ0 Enable

The IRQ3 interrupt request is enabled when th

The IRQ2 interrupt request is enabled when th

The IRQ1 interrupt request is enabled when th

The IRQ0 interrupt request is enabled when th

R/W

R/W

R/W

R/W

REJ09B0341-0200

3

2

1

IRQ3E

IRQ2E

IRQ1E

IRQ0E

0

0

0

0

Rev. 2.00 Jun. 28, 2007 Page 100 of 864

Bit	15	14	13	12	11	10	9	
Bit Name			_		_		_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ11SR	IRQ11SF	IRQ10SR	IRQ10SF	IRQ9SR	IRQ9SF	IRQ8SR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
• ISCRL								
Bit	15	14	13	12	11	10	9	
Bit Name	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

				11: Interrupt request generated at both falling edges of IRQ11
5	IRQ10SR	0	R/W	IRQ10 Sense Control Rise
4	IRQ10SF	0	R/W	IRQ10 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling
				edges of IRQ10
3	IRQ9SR	0	R/W	IRQ9 Sense Control Rise
2	IRQ9SF	0	R/W	IRQ9 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling

10: Interrupt request generated at rising edge

Rev. 2.00 Jun. 28, 2007 Page 102 of 864

REJ09B0341-0200

IRQ8SR

**IRQ8SF** 

0

0

1

0

RENESAS

edges of IRQ9

edges of IRQ8

IRQ8 Sense Control Rise IRQ8 Sense Control Fall

00: Interrupt request generated by low level of
01: Interrupt request generated at falling edge
10: Interrupt request generated at rising edge
11: Interrupt request generated at both falling a

R/W

R/W

				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge of
				<ol> <li>Interrupt request generated at both falling a edges of IRQ6</li> </ol>
11	IRQ5SR	0	R/W	IRQ5 Sense Control Rise
10	IRQ5SF	0	R/W	IRQ5 Sense Control Fall
				00: Interrupt request generated by low level of I
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling a
				edges of IRQ5
9	IRQ4SR	0	R/W	IRQ4 Sense Control Rise
8	IRQ4SF	0	R/W	IRQ4 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge

R/W

R/W

13

12

IRQ6SR

**IRQ6SF** 

0

ougos or mar

IRQ6 Sense Control Rise

IRQ6 Sense Control Fall

00: Interrupt request generated by low level of

10: Interrupt request generated at rising edge of 11: Interrupt request generated at both falling a

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

edges of IRQ4

4	IRQ2SF	0	R/W	IRQZ Sense Control Fall
				00: Interrupt request generated by low level of $\overline{\text{IF}}$
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				<ol> <li>Interrupt request generated at both falling an edges of IRQ2</li> </ol>
3	IRQ1SR	0	R/W	IRQ1 Sense Control Rise
2	IRQ1SF	0	R/W	IRQ1 Sense Control Fall
				00: Interrupt request generated by low level of $\overline{\text{IF}}$
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling an
				edges of IRQ1
1	IRQ0SR	0	R/W	IRQ0 Sense Control Rise
0	IRQ0SF	0	R/W	IRQ0 Sense Control Fall
				00: Interrupt request generated by low level of $\overline{\text{IF}}$
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of

11: Interrupt request generated at both falling an

edges of IRQ0

Rev. 2.00 Jun. 28, 2007 Page 104 of 864 RENESAS REJ09B0341-0200

	Only 0 can be wr	,	r the flag. Th	e bit manipulation instructions or memory operation instruction
Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.
11	IRQ11F	0	R/(W)*	[Setting condition]

R/(W)\*

0

R/(W)\*

[Clearing conditions]

0

R/(W)\*

When the interrupt selected by ISCR occu

When interrupt exception handling is exec low-level sensing is selected and IRQn in

Writing 0 after reading IRQnF = 1

0

R/(W)\*

6	IRQ6F	0	R/(W)*	low-level sensing is selected and IRQn in
5	IRQ5F	0	R/(W)* •	When IRQn interrupt exception handling is
4	IRQ4F	0	R/(W)*	when falling-, rising-, or both-edge sensing
3	IRQ3F	0	R/(W)*	selected
2	IRQ2F	0	R/(W)*	When the DTC is activated by an IRQn in and the DISEL bit in MRB of the DTC is c
1	IRQ1F	0	R/(W)*	and the DISEL bit in MIND of the DTC is c
0	IRQ0F	0	R/(W)*	

0

R/(W)\*

IRQ10F

IRQ9F

IRQ8F

IRQ7F

Initial Value

R/W

10

9

8

7

Note:

0

R/(W)\*

0

0

0

R/(W)\*

R/(W)\*

R/(W)\*

R/(W)\*

R/(W)\*

Only 0 can be written, to clear the flag.

Rev. 2.00 Jun. 28, 2007 Pag

Bit	7	6	5	4	3	2	1	(
Bit Name	SSI7	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	SS
Initial Value	0	0	0	0	0	0	0	(
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R
Bit	Bit Name	Initial Value	R/W	Descript	ion			
15 to 12	_	All 0	R/W	Reserved	b			
				These bi		ys read as	0. The writ	e valı
11	SSI11	0	R/W	Software	Standby F	Release IRC	Q Setting	
10	SSI10	0	R/W			•	s used to le	eave
9	SSI9	0	R/W	standby i	mode (n =	11 to 0).		
8	SSI8	0	R/W		equests ar	e not samp	oled in soft	ware :
7	SSI7	0	R/W	mode				
6	SSI6	0	R/W			•	urs in softw	
5	SSI5	0	R/W				are standb <sub>!</sub> nas elapsed	_
4	SSI4	0	R/W	1116 03	ciliation 36	unig unie i	ias elapset	
3	SSI3	0	R/W					
2	SSI2	0	R/W					
1	SSI1	0	R/W					

SSI0

0

R/W

0

The NMIEG bit in INTCR selects whether an interrupt is requested at the rising or fallir the NMI pin.

When an NMI interrupt is generated, the interrupt controller determines that an error had and performs the following procedure.

- Sets the ERR bit of DTCCR in the DTC to 1.
- Sets the ERRF bit of DMDR 0 in the DMAC to 1
- Clears the DTE bits of DMDRs for all channels in the DMAC to 0 to forcibly termin transfer

## (2) IRQn Interrupts

to clear the flag.

An IRQn interrupt is requested by a signal input on pins  $\overline{IRQ11}$  to  $\overline{IRQ0}$ .  $\overline{IRQn}$  (n = 11 the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, edge, rising edge, or both edges, on pins IRQn.
- Enabling or disabling of interrupt requests IRQn can be selected by IER.
- The interrupt priority can be set by IPR.
- The status of interrupt requests IRQn is indicated in ISR. ISR flags can be cleared to software. The bit manipulation instructions and memory operation instructions should

Detection of IRQn interrupts is enabled through the P1ICR, P2ICR, and P5ICR register and does not change regardless of the output setting. However, when a pin is used as an interrupt input pin, the pin must not be used as an I/O pin for another function by clearing corresponding DDR bit to 0.



### Figure 5.2 Block Diagram of Interrupts IRQn

When the IRQ sensing control in ISCR is set to a low level of signal IRQn, the level of II should be held low until an interrupt handling starts. Then set the corresponding input sig to high in the interrupt handling routine and clear the IRQnF to 0. Interrupts may not be when the corresponding input signal  $\overline{\text{IRQn}}$  is set to high before the interrupt handling beg

#### 5.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following fe

- For each on-chip peripheral module there are flags that indicate the interrupt requests and enable bits that enable or disable these interrupts. They can be controlled independent.
   When the enable bit is set to 1, an interrupt request is issued to the interrupt controlled.
- The interrupt priority can be set by means of IPR.
- The DTC and DMAC can be activated by a TPU, SCI, or other interrupt request.
- The priority levels of DTC and DMAC activation can be controlled by the DTC and I priority control functions.

RENESAS

External	NMI	7	H'001C	_	High
pin	IRQ0	64	H'0100	IPRA14 to IPRA12	- ♠
	IRQ1	65	H'0104	IPRA10 to IPRA8	_
	IRQ2	66	H'0108	IPRA6 to IPRA4	_
	IRQ3	67	H'010C	IPRA2 to IPRA0	_
	IRQ4	68	H'0110	IPRB14 to IPRB12	-
	IRQ5	69	H'0114	IPRB10 to IPRB8	_
	IRQ6	70	H'0118	IPRB6 to IPRB4	_
	IRQ7	71	H'011C	IPRB2 to IPRB0	_
	IRQ8	72	H'0120	IPRC14 to IPRC12	2
	IRQ9	73	H'0124	IPRC10 to IPRC8	_
	IRQ10	74	H'0128	IPRC6 to IPRC4	_
	IRQ11	75	H'012C	IPRC2 to IPRC0	_
_	Reserved for system use	76	H'0130	_	_
		77	H'0134	_	
		78	H'0138	_	
		79	H'013C	_	
		80	H'0140	_	
WDT	WOVI	81	H'0144	IPRE10 to IPRE8	Low

Vector

Number

Address

**IPR** 

Offset\*

Classifi-

**Interrupt Source** 

cation

טוע

Activ

Priority tion

					1
	TGI0B	89	H'0164	_	0
	TGI0C	90	H'0168	_	0
	TGI0D	91	H'016C	_	0
	TCI0V	92	H'0170	<u> </u>	_
TPU_1	TGI1A	93	H'0174	IPRF2 to IPRF0	0
	TGI1B	94	H'0178	_	0
	TCI1V	95	H'017C	_	_
	TCI1U	96	H'0180	_	_
TPU_2	TGI2A	97	H'0184	IPRG14 to IPRG12	0
	TGI2B	98	H'0188	_	0
	TCI2V	99	H'018C	_	_
	TCI2U	100	H'0190	_	_
TPU_3	TGI3A	101	H'0194	IPRG10 to IPRG8	0
	TGI3B	102	H'0198	_	0
	TGI3C	103	H'019C	_	0
	TGI3D	104	H'01A0	_	0
	TCI3V	105	H'01A4	_	_
TPU_4	TGI4A	106	H'01A8	IPRG6 to IPRG4	0
	TGI4B	107	H'01AC	_	0
	TCI4V	108	H'01B0	_	_

H'01B4

109

Low

TCI4U

Rev. 2.00 Jun. 28, 2007 Page 110 of 864

	OVI1	121	H'01E4	_
TMR_2	CMIA2	122	H'01E8	IPRH6 to IPRH4
	CMIB2	123	H'01EC	_
	OVI2	124	H'01F0	_
TMR_3	CMIA3	125	H'01F4	IPRH2 to IPRH0
	CMIB3	126	H'01F8	_
	OVI3	127	H'01FC	_
DMAC	DMTEND0	128	H'0200	IPRI14 to IPRI12
	DMTEND1	129	H'0204	IPRI10 to IPRI8
	DMTEND2	130	H'0208	IPRI6 to IPRI4
	DMTEND3	131	H'020C	IPRI2 to IPRI0
_	Reserved for system use	132	H'0210	_
		133	H'0214	_
		134	H'0218	_
		135	H'021C	_
DMAC	DMEEND0	136	H'0220	IPRK14 to IPRK12
	DMEEND1	137	H'0224	_
	DMEEND2	138	H'0228	_
	DMEEND3	139	H'022C	_
			•	•

118

119

120

H'01D4

H'01D8

H'01DC

H'01E0

IPRH10 to IPRH8

CMIB0

OVI0

CMIA1

CMIB1


TMR\_1





Low

Rev. 2.00 Jun. 28, 2007 Pag

















	TEI0	147	H'024C	<del>_</del>
SCI_1	ERI1	148	H'0250	IPRK2 to IPRK0
	RXI1	149	H'0254	<del>_</del>
	TXI1	150	H'0258	<del>_</del>
	TEI1	151	H'025C	<del>_</del>
SCI_2	ERI2	152	H'0260	IPRL14 to IPRL12
	RXI2	153	H'0264	_
	TXI2	154	H'0268	_
	TEI2	155	H'026C	_
_	Reserved for system use	156	H'0270	_
		157	H'0274	
		158	H'0278	_
		159	H'027C	<del>_</del>
SCI_4	ERI4	160	H'0280	IPRL6 to IPRL4
	RXI4	161	H'0284	_
	TXI4	162	H'0288	_
	TEI4	163	H'028C	
_	Reserved for system use	164	H'0290	_
				_
		255	H'03FC	<del>_</del>

Note:



Lower 16 bits of the start address in advanced, middle, and maximum modes.

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 112 of 864

0	Default	I	The priority levels of the interrupt sou fixed default settings. The interrupts except for NMI is mask I bit.
2	IPR	l2 to l0	Eight priority levels can be set for inte sources except for NMI with IPR. 8-level interrupt mask control is perfo bits I2 to I0.

#### 5.6.1 **Interrupt Control Mode 0**

In interrupt control mode 0, interrupt requests except for NMI are masked by the I bit in the CPU. Figure 5.3 shows a flowchart of the interrupt acceptance operation in this case

interrupt request is sent to the interrupt controller. 2. If the I bit in CCR is set to 1, only an NMI interrupt is accepted, and other interrupt is

1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1,

- are held pending. If the I bit is cleared to 0, an interrupt request is accepted.
- highest priority, sends the request to the CPU, and holds other interrupt requests pen 4. When the CPU accepts the interrupt request, it starts interrupt exception handling after

3. For multiple interrupt requests, the interrupt controller selects the interrupt request w

- execution of the current instruction has been completed. 5. The PC and CCR contents are saved to the stack area during the interrupt exception The PC contents saved on the stack is the address of the first instruction to be execut
- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.

returning from the interrupt handling routine.



REJ09




Figure 5.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

Rev. 2.00 Jun. 28, 2007 Page 114 of 864

REJ09B0341-0200



- the default setting shown in table 5.2.
- 3. Next, the priority of the selected interrupt request is compared with the interrupt mass in EXR. When the interrupt request does not have priority over the mask level set, it pending, and only an interrupt request with a priority over the interrupt mask level is
- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
  - 5. The PC, CCR, and EXR contents are saved to the stack area during interrupt excepti handling. The PC saved on the stack is the address of the first instruction to be execureturning from the interrupt handling routine.
    - 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the prior accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to
    - 7. The CPU generates a vector address for the accepted interrupt and starts execution o interrupt handling routine at the address indicated by the contents of the vector address vector table.




Figure 5.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

Rev. 2.00 Jun. 28, 2007 Page 116 of 864

REJ09B0341-0200






Figure 5.5 Interrupt Exception Handling

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

Interrupt priority determination* <sup>1</sup>				
Number of states until executing instruction ends* <sup>2</sup>				
PC, CCR, EXR stacking	$S_{\kappa}$ to $2 \cdot S_{\kappa}^{*6}$	2.S <sub>κ</sub>		
Vector fetch				
Instruction fetch*3				
Internal processing* <sup>4</sup>				
Total (using on-chip memory)	10 to 31	11 to		
Notes: 1. Two states for an i	internal inte	rrupt.		
<ol><li>In the case of the I</li></ol>	MULXS or E	OIVXS		

- upt.
- VXS instruction

Normai wode\*

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

Advanced Wode

3

1 to 19 + 2·S

S 2·S 2

2.S<sub>K</sub>

11 to 31

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

 $S_{\mbox{\tiny K}}$  to  $2{\cdot}S_{\mbox{\tiny K}}{}^{*^6}$ 

10 to 31

Maximum

N

2

Interrupt In

Control

Mode 0

2.S<sub>K</sub>

11 to 31

- 3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling
- 4. Internal operation after interrupt acceptance or after vector fetch

**Execution State** 

5. Not available in this LSI.

1 to 31

6. When setting the SP value to 4n, the interrupt response time is S<sub>c</sub>; when setting 2, the interrupt response time is  $2 \cdot S_{\kappa}$ .

Rev. 2.00 Jun. 28, 2007 Page 118 of 864

### [Legend]

m: Number of wait cycles in an external device access.

### 5.6.5 DTC and DMAC Activation by Interrupt

The DTC and DMAC can be activated by an interrupt. In this case, the following option available:

- Interrupt request to the CPU
- Activation request to the DTC
- Activation request to the DMAC
- Combination of the above

For details on interrupt requests that can be used to activate the DTC and DMAC, see ta section 7, DMA Controller (DMAC), and section 8, Data Transfer Controller (DTC).



Rev. 2.00 Jun. 28, 2007 Pag REJ09




Figure 5.6 Block Diagram of DTC, DMAC, and Interrupt Controller

#### (1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected active source is input to the DMAC through the select circuit. When transfer by an on-chip mode interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in D set to 1, the interrupt source selected for the DMAC activation source is controlled by the and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transcounter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to DTC data transfer.



8.4, Location of Transfer Information and DTC Vector Table.

# (3) Operation Order

If the same interrupt is selected as both the DTC activation source and CPU interrupt so CPU interrupt exception handling is performed after the DTC data transfer. If the same selected as the DTC or DMAC activation source or CPU interrupt source, respective operare performed independently.

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by set DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, DISEL bit in MRB of the DTC.

Table 5.6 Interrupt Source Selection and Clear Control

DMAC Settin	g	DTC Setting		Interrupt Source Selection/Clean				
DTA	DTCE	CISEL	DMAC	DTC	CPU			
0	0	*	0	Х	V			
	1	0	0	√	Х			
		1	0	0	V			
1	*	*	V	Х	Х			

#### [Legend]

 $\sqrt{\cdot}$ : The corresponding interrupt is used. The interrupt source is cleared.

(The interrupt source flag must be cleared in the CPU interrupt handling routine.)

- O: The corresponding interrupt is used. The interrupt source is not cleared.
- X: The corresponding interrupt is not available.
- \*: Don't care.



Rev. 2.00 Jun. 28, 2007 Pag REJ09 CPU by assigning different priority levels to the DTC, DMAC, and CPU. Since the prior can automatically be assigned to the CPU on an interrupt occurrence, it is possible to exe CPU interrupt exception handling prior to the DTC or DMAC transfer.

The priority level of the CPU is assigned by bits CPUP2 to CPUP0 in CPUPCR. The priority level of the CPU is assigned by bits CPUP2 to CPUP0 in CPUPCR. of the DTC is assigned by bits DTCP2 to DTCP0 in CPUPCR. The priority level of the D assigned by bits DMAP2 to DMAP0 in DMDR for each channel.

The priority control function over the DTC and DMAC is enabled by setting the CPUPC

CPUPCR to 1. When the CPUPCE bit is 1, the DTC and DMAC activation sources are continuously that the continuously is a continuously to the continuously in the continu according to the respective priority levels. The DTC activation source is controlled according to the priority level of the CPU indica

bits CPUP2 to CPUP0 and the priority level of the DTC indicated by bits DTCP2 to DTC CPU has priority, the DTC activation source is held. The DTC is activated when the cond which the activation source is held is cancelled (CPUCPCE = 1 and value of bits CPUP2 CPUP0 is greater than that of bits DTCP2 to DTCP0). The priority level of the DTC is as the DTCP2 to DTCP0 bits regardless of the activation source.

For the DMAC, the priority level can be specified for each channel. The DMAC activation is controlled according to the priority level of each DMAC channel indicated by bits DM DMAP0 and the priority level of the CPU. If the CPU has priority, the DMAC activation held. The DMAC is activated when the condition by which the activation source is held i cancelled (CPUCPCE = 1 and value of bits CPUP2 to CPUP0 is greater than that of bits 1 to DMAP0). If different priority levels are specified for channels, the channels of the high priority levels continue transfer and the activation sources for the channels of lower prior

than that of the CPU are held.

Rev. 2.00 Jun. 28, 2007 Page 122 of 864

and CPUP0 are fixed 0. In interrupt control mode 2, the values of bits I2 to I0 in EXR o are reflected in bits CPUP2 to CPUP0.

Table 5.7 shows the CPU priority control.

**Table 5.7 CPU Priority Control** 

Interrunt

miteriupt						
Control Mode	Interrupt Priority	Interrupt Mask Bit	IPSETE in CPUPCR	CPUP2 to CPUP0	Updating to CPUP	
0	Default	I = any	0	B'111 to B'000	Enabled	
		I = 0	1	B'000	Disabled	
		I = 1		B'100	<del></del>	
2	IPR setting	I2 to I0	0	B'111 to B'000	Enabled	
			1	I2 to I0	Disabled	

Table 5.8 shows an setting example of the priority control function over the DTC and D the transfer request control state. A priority level can be independently set to each DMA but the table only shows one channel for example. Transfers through the DMAC channel separately controlled by assigning different priority levels for channels.

REJ09

**Control Status** 

B'000	B'011	B'101
B'011	B'011	B'101
B'100	B'011	B'101
B'101	B'011	B'101
B'110	B'011	B'101
B'111	B'011	B'101
B'101	B'011	B'101
B'101	B'110	B'101

Any

B'000

Any

B'000

Any

B'000

Enabled

Enabled

Enabled

Enabled

Masked

Masked

Masked

Masked

Masked

Enabled

Enab

Enab

Enab

Enab

Enab

Enab

Mask

Mask

Enab

Enab

Rev. 2.00 Jun. 28, 2007 Page 124 of 864

2

be executed on completion of the instruction. However, if there is an interrupt request w over that interrupt, interrupt exception handling will be executed for the interrupt with p and another interrupt will be ignored. The same also applies when an interrupt source fla cleared to 0. Figure 5.7 shows an example in which the TCIEV bit in TIER of the TPU is to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared the interrupt is masked.




Figure 5.7 Conflict between Interrupt Generation and Disabling



REJ09

#### 5.8.3 Times when Interrupts are Disabled

There are times when interrupt acceptance is disabled by the interrupt controller.

The interrupt controller disables interrupt acceptance for a 3-state period after the CPU hupdated the mask level with an LDC, ANDC, ORC, or XORC instruction, and for a period writing to the registers of the interrupt controller.

#### 5.8.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B and the EEPMOV.W instructions.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, intexception handling starts at the end of the individual transfer cycle. The PC value saved of stack in this case is the address of the next instruction. Therefore, if an interrupt is general during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

Rev. 2.00 Jun. 28, 2007 Page 126 of 864

REJ09B0341-0200

RENESAS

after clearing the mag within the interrupt handling routine. This makes the CPO operati synchronized with the peripheral module clock.

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag REJ09

Rev. 2.00 Jun. 28, 2007 Page 128 of 864

REJ09B0341-0200



Manages the external address space divided into eight areas Chip select signals ( $\overline{CS0}$  to  $\overline{CS7}$ ) can be output for each area Bus specifications can be set independently for each area 8-bit access or 16-bit access can be selected for each area

Burst ROM, byte control SRAM, or address/data multiplexed I/O interface can be see An endian conversion function is provided to connect a device of little endian

Basic bus interface

This interface can be connected to the SRAM and ROM

2-state access or 3-state access can be selected for each area

Program wait cycles can be inserted for each area

Manages external address space in area units

Wait cycles can be inserted by the  $\overline{WAIT}$  pin.

Extension cycles can be inserted while  $\overline{CSn}$  is asserted for each area (n = 0 to 7) The negation timing of the read strobe signal (RD) can be modified

• Byte control SRAM interface

Byte control SRAM interface can be set for areas 0 to 7

The SRAM that has a byte control pin can be directly connected

Burst ROM interface

Burst ROM interface can be set for areas 0 and 1

Burst ROM interface parameters can be set independently for areas 0 and 1

• Address/data multiplexed I/O interface

Address/data multiplexed I/O interface can be set for areas 3 to 7

DMAC single address transfers and internal accesses can be executed in parallel

- External bus release function
- External ous release function
- Bus arbitration function
- Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripher module clock ( $P\phi$ ). Accesses to the external address space can be operated in synchronization.

Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, and DT

with the external bus clock  $(B\phi)$ .

• The bus start  $(\overline{BS})$  and read/write  $(RD/\overline{WR})$  signals can be output.

Rev. 2.00 Jun. 28, 2007 Page 130 of 864 REJ09B0341-0200






Figure 6.1 Block Diagram of Bus Controller

MPXCR:

REJ09

Address/data multiplexed I/O control

- Idle control register (IDLCR)
- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Endian control register (ENDIANCR)
- SRAM mode control register (SRAMCR)
- Burst ROM interface control register (BROMCR)
- Address/data multiplexed I/O control register (MPXCR)

Rev. 2.00 Jun. 28, 2007 Page 132 of 864

REJ09B0341-0200

RENESAS

R/W	R/W	R/W	R/W	R/W	RΛ	/ R/W R/W	
Note:	* Initial value at	16-bit bus init	iation is H'F	EFF, and that	at 8-bit bus	nitiation is H'FFFF.	
Bit	Bit Name	Initial Value* <sup>1</sup>	R/W	Descripti	on		
15	ABWH7	1	R/W	Area 7 to	0 Bus Wi	dth Control	
14	ABWH6	1	R/W	These bits	s select w	hether the corresponding	ar
13	ABWH5	1	R/W	designate		access space or 16-bit a	CC
12	ABWH4	1	R/W	ABWHn	ABWLn	(n = 7  to  0)	
11	ABWH3	1	R/W	×	0:	Setting prohibited	
10	ABWH2	1	R/W	0	1:	Area n is designated as	16
9	ABWH1	1	R/W		4	access space	۰.
8	ABWL0	1/0	R/W	1	1:	Area n is designated as space*2	8-r
7	ABWL7	1	R/W			Space	
6	ABWL6	1	R/W				
5	ABWL5	1	R/W				
4	ABWL4	1	R/W				
3	ABWL3	1	R/W				
2	ABWL2	1	R/W				
1	ABWL1	1	R/W				
0	ABWL0	1	R/W				

ABWL5

ABWL4

ABWL3

ABWL2

ABWLI

1

# [Legend]

Initial Value

x: Don't care

Notes: 1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is

2. An address space specified as byte control SRAM interface must not be specified bit access space.



Rev. 2.00 Jun. 28, 2007 Pag REJ09

Initial Va	alue 0	0	0	0	0	0	0		
R/W	R	R	R	R	R	R	R		
Bit	Bit Name	Initial Value	R/W	Description					
15	AST7	1	R/W	Area 7 to 0 A	ccess Stat	e Control			
14	AST6	1	R/W	These bits select whether the corresponding are designated as 2-state access space or 3-state a space. Wait cycle insertion is enabled or disable					
13	AST5	1	R/W						
12	AST4	1	R/W	same time.	cycle iliseri	lion is enac	ned of disable		
11	AST3	1	R/W	0: Area n is o	designated	as 2-state	access space		
10	AST2	1	R/W	Wait cycle	insertion in	n area n ac	cess is disable		
9	AST1	1	R/W	1: Area n is o	designated	as 3-state	access space		
8	AST0	1	R/W	Wait cycle	insertion i	n area n ac	cess is enable		
				(n = 7  to  0)					

Reserved

These are read-only bits and cannot be modified

REJ09B0341-0200

Bit Name

7 to 0

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 134 of 864

All 0

R

Bit	7	6	5	4	3	2	1
Bit Name	_	W52	W51	W50	_	W42	W41
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
WTCRB							
Bit	15	14	13	12	11	10	9
Bit Name	_	W32	W31	W30	_	W22	W21
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
Bit	7	6	5	4	3	2	1
Bit Name	_	W12	W11	W10	_	W02	W01
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W

				011: 3 program wait cycles inserted					
				100: 4 program wait cycles inserted					
				101: 5 program wait cycles inserted					
				110: 6 program wait cycles inserted					
				111: 7 program wait cycles inserted					
11	_	0	R	Reserved					
				This is a read-only bit and cannot be modified.					
10	W62	1	R/W	Area 6 Wait Control 2 to 0					
9	W61	1	R/W	These bits select the number of program wait of					
8	W60	1	R/W	/W These bits select the number of program wawhen accessing area 6 while bit AST6 in AS					
				000: Program wait cycle not inserted					
				001: 1 program wait cycle inserted					
				010: 2 program wait cycles inserted					
				011: 3 program wait cycles inserted					
				100: 4 program wait cycles inserted					
				101: 5 program wait cycles inserted					
				110: 6 program wait cycles inserted					

Reserved

oo i. i program wan cycle inserted 010: 2 program wait cycles inserted

111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.

Rev. 2.00 Jun. 28, 2007 Page 136 of 864 RENESAS

R

7

0

				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified
2	W42	1	R/W	Area 4 Wait Control 2 to 0
1	W41	1	R/W	These bits select the number of program wait
0	W40	1	R/W	when accessing area 4 while bit AST4 in AST
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted

101: 5 program wait cycles inserted

110: 6 program wait cycles inserted 111: 7 program wait cycles inserted

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

				011: 3 program wait cycles inserted					
				orr. 5 program wall cycles inserted					
				100: 4 program wait cycles inserted					
				101: 5 program wait cycles inserted					
				110: 6 program wait cycles inserted					
				111: 7 program wait cycles inserted					
11	_	0	R	Reserved					
				This is a read-only bit and cannot be modified.					
10	W22	1	R/W	Area 2 Wait Control 2 to 0					
9	W21	1	R/W	These bits select the number of program wait c					
8	W20	1	R/W	These bits select the number of program wai when accessing area 2 while bit AST2 in AST					
				000: Program wait cycle not inserted					
				001: 1 program wait cycle inserted					
				010: 2 program wait cycles inserted					
				011: 3 program wait cycles inserted					
				100: 4 program wait cycles inserted					
				101: 5 program wait cycles inserted					
				110: 6 program wait cycles inserted					

oo i. i program wan cycle inserted 010: 2 program wait cycles inserted

111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.

REJ09B0341-0200

0

R

7

Rev. 2.00 Jun. 28, 2007 Page 138 of 864 RENESAS

Reserved

				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified
2	W02	1	R/W	Area 0 Wait Control 2 to 0
1	W01	1	R/W	These bits select the number of program wait
0	W00	1	R/W	when accessing area 0 while bit AST0 in AST
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted

101: 5 program wait cycles inserted

110: 6 program wait cycles inserted 111: 7 program wait cycles inserted

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

Initial Va	alue 0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
Bit	Bit Name	Initial Value	R/W	Description				
15	RDN7	0	R/W	Read Strobe	Timing Co	ntrol		
14	RDN6	0	R/W	These bits se	•	•	of the read	st
13	RDN5	0	R/W	corresponding	g area rea	d access.		
12	RDN4	0	R/W	As shown in f	•			
11	RDN3	0	R/W	which the RD earlier than th			9	
10	RDN2	0	R/W	cleared to 0.		•	and hold tin	ne
9	RDN1	0	R/W	given one hal	f-cycle ea	rlier.		

0: In an area n read access, the RD signal is neg

1: In an area n read access, the RD signal is neg half-cycle before the end of the read cycle

These are read-only bits and cannot be modified

the end of the read cycle

setting is ignored during CPU read accesses and the same operation when RI performed.

R

All 0

R/W



(n = 7 to 0)

Reserved

RDNCR setting is ignored and the same operation when RDNn = 1 is performed 2. In an external address space which is specified as burst ROM interface, the R

Notes: 1. In an external address space which is specified as byte control SRAM interfac

Bit Name

8

7 to 0

RDN0

Rev. 2.00 Jun. 28, 2007 Page 140 of 864




Figure 6.2 Read Strobe Negation Timing (Example of 3-State Access Space

#### 

CSACR selects whether or not the assertion periods of the chip select signals ( $\overline{\text{CSn}}$ ) and signals for the basic bus, byte-control SRAM, burst ROM, and address/data multiplexed interface are to be extended. Extending the assertion period of the  $\overline{\text{CSn}}$  and address sign the setup time and hold time of read strobe ( $\overline{\text{RD}}$ ) and write strobe ( $\overline{\text{LHWR}/\text{LLWR}}$ ) to be and to make the write data setup time and hold time for the write strobe become flexible

Bit	15	14	13	12	11	10	9	
Bit Name	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3	CSXH2	CSXH1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2	CSXT1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

				period (Th) is extended
				(n = 7 to 0)
7	CSXT7	0	R/W	CS and Address Signal Assertion Period Control
6	CSXT6	0	R/W	These bits specify whether or not the Tt cycle is
5	CSXT5	0	R/W	inserted (see figure 6.3). When an area for which CSXTn is set to 1 is accessed, one Tt cycle, in w
4	CSXT4	0	R/W	CSn and address signals are retained, is inserte
3	CSXT3	0	R/W	the normal access cycle.
2	CSXT2	0	R/W	0: In access to area n, the $\overline{\text{CSn}}$ and address ass

R/W

R/W

(n = 7 to 0)In burst ROM interface, the CSXTn settings are ignored during CPU read acce Note:

period (Tt) is not extended

period (Tt) is extended

1: In access to area n, the CSn and address ass

Rev. 2.00 Jun. 28, 2007 Page 142 of 864 REJ09B0341-0200

1

0

CSXT1

CSXT0

0

0

RENESAS




Figure 6.3  $\overline{\text{CS}}$  and Address Assertion Period Extension (Example of Basic Bus Interface, 3-State Access Space, and RDNn = 0)

# 6.2.6 Idle Control Register (IDLCR)

IDLCR specifies the idle cycle insertion conditions and the number of idle cycles.

Bit	15	14	13	12	11	10	9	
Bit Name	IDLS3	IDLS2	IDLS1	IDLS0	IDLCB1	IDLCB0	IDLCA1	
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	IDLSEL7	IDLSEL6	IDLSEL5	IDLSEL4	IDLSEL3	IDLSEL2	IDLSEL1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag REJ09

				1: An idle cycle is inserted
13	IDLS1	1	R/W	Idle Cycle Insertion 1
				Inserts an idle cycle between the bus cycles who external read cycles of different areas continue.
				0: No idle cycle is inserted
				1: An idle cycle is inserted
12	IDLS0	1	R/W	Idle Cycle Insertion 0
				Inserts an idle cycle between the bus cycles who external read cycle is followed by external write
				0: No idle cycle is inserted
				1: An idle cycle is inserted
11	IDLCB1	1	R/W	Idle Cycle State Number Select B
10	IDLCB0	1	R/W	Specifies the number of idle cycles to be inserted idle condition specified by IDLS1 and IDLS0.
				00: No idle cycle is inserted
				01: 2 idle cycles are inserted
				00: 3 idle cycles are inserted
				01: 4 idle cycles are inserted
9	IDLCA1	1	R/W	Idle Cycle State Number Select A
8	IDLCA0	1	R/W	Specifies the number of idle cycles to be inserted idle condition specified by IDLS3 to IDLS0.
				00: 1 idle cycle is inserted
				01: 2 idle cycles are inserted
				10: 3 idle cycles are inserted

11: 4 idle cycles are inserted

Rev. 2.00 Jun. 28, 2007 Page 144 of 864

#### (.. . .. .. . . . . . . ,

# 6.2.7 Bus Control Register 1 (BCR1)

BCR1 is used for selection of the external bus released state protocol, enabling/disabling write data buffer function, and enabling/disabling of the  $\overline{WAIT}$  pin input.

Bit	15	14	13	12	11	10	9	
Bit Name	BRLE	BREQOE	_	_	_	_	WDBE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R	R	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DKC	_	_	_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R	R	R	R	R	
Bit Bi		Initial Value	R/W D	escription				
15 BI	RLE	0	R/W E	xternal Bus	Release E	nable		
			E	nables/disa	bles exterr	nal bus rele	ase.	
			0:	External b	us release	disabled		

BREQ, BACK, and BREQO pins can be use ports

1: External bus release enabled\*

For details, see section 9, I/O Ports.



Rev. 2.00 Jun. 28, 2007 Pag REJ09

				always be 0.
9	WDBE	0	R/W	Write Data Buffer Enable
				The write data buffer function can be used for a write cycle and a DMAC single address transfer
				The changed setting may not affect an external immediately after the change.
				0: Write data buffer function not used
				1: Write data buffer function used
8	WAITE	0	R/W	WAIT Pin Enable
				Selects enabling/disabling of wait input by the $\overline{\mathbf{W}}$
				0: Wait input by WAIT pin disabled
				WAIT pin can be used as I/O port
				1: Wait input by WAIT pin enabled
				For details, see section 9, I/O Ports.
7	DKC	0	R/W	DACK Control
				Selects the timing of DMAC transfer acknowledges assertion.
				0: DACK signal is asserted at the Bφ falling edge
				1: DACK signal is asserted at the Bφ rising edge
6	_	0	R/W	Reserved
				This bit is always read as 0. The write value sho always be 0.
5 to 0		All 0	R	Reserved
				These are read-only bits and cannot be modified


11, 10 —

All 0

R/W

Reserved

These bits are always read as 0. The write value





				This bit is always read as 0. The write value sh always be 0.
4	IBCCS	0	R/W	Internal Bus Cycle Control Select
				Selects the internal bus arbiter function.
				0: Releases the bus mastership according to th
				<ol> <li>Executes the bus cycles alternatively when a mastership request conflicts with a DMAC or mastership request</li> </ol>
3, 2	_	All 0	R	Reserved
				These are read-only bits and cannot be modified
1	_	1	R/W	Reserved
				This bit is always read as 1. The write value she always be 1.
0	PWDBE	0	R/W	Peripheral Module Write Data Buffer Enable
				Specifies whether or not to use the write data be function for the peripheral module write cycles.
				0: Write data buffer function not used
				1: Write data buffer function used
	-			

R/W

R/W

R

Value

All 0

0

Description

Reserved

Reserved

Bit

7, 6

5

**Bit Name** 

These are read-only bits and cannot be modified

REJ09

		Initial		
Bit	Bit Name	Value	R/W	Description
7	LE7	0	R/W	Little Endian Select
6	LE6	0	R/W	Selects the endian for the corresponding area.
5	LE5	0	R/W	0: Data format of area n is specified as big endia
4	LE4	0	R/W	1: Data format of area n is specified as little endi
3	LE3	0	R/W	(n = 7  to  2)
2	LE2	0	R/W	
1, 0	_	All 0	R	Reserved
				These are read-only bits and cannot be modified

R/W

R/W

R/W

R/W

R

R/W

R/W

R/W

Bit	7	6	5	4	3	2	1	
Bit Nam	ne	_	_	_	_	_	_	
Initial Va	alue 0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	
Bit	Bit Name	Initial Value	R/W D	escription				
15	BCSEL7	0	R/W B	yte Control	SRAM Inte	erface Sele	ct	
14	BCSEL6	0	R/W S	elects the b	us interfac	e for the co	orrespondir	ng
13	BCSEL5	0		/hen setting	•			
12	BCSEL4	0	R/W B	ROMCR ar	nd MPXCR	must be cl	eared to 0.	
11	BCSEL3	0	R/W 0	: Area n is b	oasic bus ir	nterface		
10	BCSEL2	0	R/W <sup>1</sup>	: Area n is b	oyte contro	SRAM int	erface	
9	BCSEL1	0	R/W (r	n = 7  to  0				
8	BCSEL0	0	R/W					

Reserved

R/W

R/W

7 to 0 —

R/W

All 0

R

R/W

R/W

R/W

R/W

R/W

REJ09

These are read-only bits and cannot be modified

R/W	R/W	R/W	R/W	R/W	R	R	R/W
Bit	Bit Name	Initial Value	R/W	Description			
15	BSRM0	0	R/W	Area 0 Burst I	ROM Inter	face Selec	t
				Specifies the clear bit BCSI			. To set this bit ).
				0: Basic bus i	nterface o	r byte-cont	trol SRAM inte
				1: Burst ROM	interface		
14	BSTS02	0	R/W	Area 0 Burst 0	Cycle Sele	ect	
13	BSTS01	0	R/W	Specifies the	number of	f burst cycl	es of area 0
12	BSTS00	0	R/W	000: 1 cycle			
				001: 2 cycles			
				010: 3 cycles			
				011: 4 cycles			
				100: 5 cycles			
				101: 6 cycles			
				110: 7 cycles			
				111: 8 cycles			

Rev. 2.00 Jun. 28, 2007 Page 150 of 864

11, 10 —

0

Initial Value

0

0

0

0

0

0

Reserved

These are read-only bits and cannot be modified

R

All 0

				BCSEL1 in SRAMCR to 0.
				0: Basic bus interface or byte-control SRAM int
				1: Burst ROM interface
6	BSTS12	0	R/W	Area 1 Burst Cycle Select
5	BSTS11	0	R/W	Specifies the number of cycles of area 1 burst of
4	BSTS10	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
3, 2	_	All 0	R	Reserved
				These are read-only bits and cannot be modifie

Specifies the area 1 bus interface as a basic in a burst ROM interface. To set this bit to 1, clea

R/W

R/W

1

0

BSWD11

BSWD10

0



burst ROM interface

00: Up to 4 words (8 bytes) 01: Up to 8 words (16 bytes) 10: Up to 16 words (32 bytes) 11: Up to 32 words (64 bytes)

Area 1 Burst Word Number Select

Selects the number of words in burst access to

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

Bit	7	6	5	4	3	2	1	
Bit Nam	e	<del>T _</del>	T _	<u> </u>	<u> </u>			Α
Initial Va		0	0	0	0	0	0	
		-	-	-	-		-	
R/W	R	R	R	R	R	R	R	
		Initial						
Bit	Bit Name	Value	R/W	Description				
15	MPXE7	0	R/W	Address/Dat	a Multiplex	ed I/O Inter	rface Selec	t
14	MPXE6	0	R/W	Specifies the	bus interfa	ace for the	correspond	ding
13	MPXE5	0	R/W	To set this b	it to 1, clea	r the BCSE	Ln bit in S	RAI
12	MPXE4	0	R/W	0.				
11	MPXE3	0	R/W	0: Area n is s control SF	specified as RAM interfa		terface or a	a by
				1: Area n is s interface	specified as	s an addres	ss/data mul	tiple
				(n = 7  to  3)				
10 to 1	_	All 0	R	Reserved				
				These are re	ad-only bit	s and cann	ot be modi	fied
0	ADDEX	0	R/W	Address Out	put Cycle E	xtension		
				Specifies who utput cycle		•		
				0: No wait cy	cle is inser	ted for the	address ou	utpu

1: One wait cycle is inserted for the address out

Rev. 2.00 Jun. 28, 2007 Page 152 of 864

R/W

R/W

R/W

R/W

R/W

R/W

R

R

registers of peripheral modules such as SCI and timer.

External access cycle

A bus that accesses external devices via the external bus interface.




Figure 6.4 Internal Bus Configuration



Rev. 2.00 Jun. 28, 2007 Pag

REJ09

	DMAC Internal memory Clock pulse generator Power down control
Рφ	I/O ports TPU PPG TMR WDT SCI A/D D/A
Вφ	External bus interface

Bus controller

CPU DTC

Rev. 2.00 Jun. 28, 2007 Page 154 of 864

REJ09B0341-0200



If the frequencies of  $I\phi$ ,  $P\phi$  and  $B\phi$  are different, the start of bus cycle may not synchron  $P\phi$  or  $B\phi$  according to the bus cycle initiation timing. In this case, clock synchronization (Tsy) is inserted at the beginning of each bus cycle.

of access cycles is counted based on i\u03c6.

For example, if an external address space access occurs when the frequency rate of I $\phi$  and n: 1,0 to n-1 cycles of Tsy may be inserted. If an internal peripheral module access occ the frequency rate of I\phi and P\phi is m: 1, 0 to m-1 cycles of Tsy may be inserted.

Figure 6.6 shows the external 3-state access timing when the frequency rate of Iφ and B

Figure 6.5 shows the external 2-state access timing when the frequency rate of Iφ and B




Figure 6.5 System Clock: External Bus Clock = 4:1, External 2-State Acces






Figure 6.6 System Clock: External Bus Clock = 2:1, External 3-State Acco

Rev. 2.00 Jun. 28, 2007 Pag

		1	started
Address strobe/address hold	AS/AH	Output	<ul> <li>Strobe signal indicating that the bus, byte control SRAM, or but space is accessed and address on address bus is enabled</li> <li>Signal to hold the address duraccess to the address/data mult/O interface</li> </ul>
Read strobe	RD	Output	Strobe signal indicating that the bubyte control SRAM, burst ROM, of address/data multiplexed I/O space being read
Read/write	RD/WR	Output	<ul> <li>Signal indicating the input or or direction</li> <li>Write enable signal of the SRA access to the byte control SRA</li> </ul>
		_	

LHWR/LUB Output

Strobe signal indicating that th

bus, burst ROM, or address/da multiplexed I/O space is writte the upper byte (D15 to D8) of

• Strobe signal indicating that th control SRAM space is access the upper byte (D15 to D8) of

is enabled

is enabled

Rev. 2.00 Jun. 28, 2007 Page 158 of 864 RENESAS REJ09B0341-0200

Low-high write/lower-upper

byte select

Chip select 4	CS4	Output	Strobe signal indicating that area selected
Chip select 5	CS5	Output	Strobe signal indicating that area selected
Chip select 6	CS6	Output	Strobe signal indicating that area selected
Chip select 7	CS7	Output	Strobe signal indicating that area selected
Wait	WAIT	Input	Wait request signal when access external address space.
Bus request	BREQ	Input	Request signal for release of bue external bus master

**BACK** 

**BREQO** 

DACK3

DACK2

CS<sub>1</sub>

CS2

CS3

Output

Output

Output

Output

Output

Output

selected

Chip select 1

Chip select 2

Chip select 3

Bus request acknowledge

Data transfer acknowledge 3

Data transfer acknowledge 2

Bus request output

(DMAC\_3)

(DMAC\_2)

RENESAS

Output Data transfer acknowledge signa DMAC\_2 single address transfer

state

Strobe signal indicating that area

Strobe signal indicating that area

Strobe signal indicating that area

Acknowledge signal indicating th

been released to external bus m

External bus request signal used

internal bus master accesses ex address space in the external-bu

Data transfer acknowledge signa DMAC\_3 single address transfer

Rev. 2.00 Jun. 28, 2007 Pag

CS3	_	_	_	0	0	0	_
CS4	_	_	_	0	0	0	_
CS5	_	_	_	0	0	0	_
CS6	_	_	_	0	0	0	_
CS7	_	_	_	0	0	0	_
BS	_	_	_	0	0	0	0
RD/WR	_	_	_	0	0	0	0
ĀS	Output	Output	_	0	0	0	0
ĀH	_	_	_	_	_	_	_
RD	Output	Output	_	0	0	0	0
LHWR/LUB	Output	Output	_	0	_	0	0
LLWR/LLB	Output	Output	_	0	0	0	0
WAIT	_	_	_	0	0	0	0

**Initial State** 

Output Output

Output Output

Single-

Chip

**Basic Bus** 

O

SRAM

O

O

ROM

16 8

I/O

Controll WAITE

Remark

Pin Name

Вφ CS0

CS1

CS2

[Legend]

O: Used as a bus control signal

—: Not used as a bus control signal (used as a port input when initialized)

Rev. 2.00 Jun. 28, 2007 Page 160 of 864 REJ09B0341-0200

RENESAS




Figure 6.7 Address Space Area Division



be set to 1 when outputting signals  $\overline{CS1}$  to  $\overline{CS7}$ .

In on-chip ROM enabled extended mode, pins  $\overline{\text{CS0}}$  to  $\overline{\text{CS7}}$  are all placed in the input state reset and so the corresponding PFCR bits should be set to 1 when outputting signals  $\overline{\text{CS0}}$ 

The PFCR can specify multiple  $\overline{CS}$  outputs for a pin. If multiple  $\overline{CSn}$  outputs are specifie single pin by the PFCR,  $\overline{CS}$  to be output are generated by mixing all the  $\overline{CS}$  signals. In the settings for the external bus interface areas in which the  $\overline{CSn}$  signals are output to a signal be the same.

Figure 6.9 shows the signal output timing when the  $\overline{\text{CS}}$  signals to be output to areas 5 and output to the same pin.




Figure 6.8  $\overline{CSn}$  Signal Output Timing (n = 0 to 7)

# Figure 6.9 Timing When CS Signal is Output to the Same Pin

## 6.5.4 External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycl strobe assert/negate timings can be set for each area in the external address space. The b and the number of access cycles for both on-chip memory and internal I/O registers are are not affected by the external bus settings.

**Type of External Bus Interface:** Four types of external bus interfaces are provided and selected in area units. Table 6.4 shows each interface name, description, area name to be each interface. Table 6.5 shows the areas that can be specified for each interface. The in of each area is a basic bus interface.

**Table 6.4** Interface Names and Area Names

Interface	Description	Area Name
Basic interface	Directly connected to ROM and RAM	Basic bus space
Byte control SRAM interface	Directly connected to byte SRAM with byte control pin	Byte control SRAM
Burst ROM interface	Directly connected to the ROM that allows page access	Burst ROM space
Address/data multiplexed I/O interface	Directly connected to the peripheral LSI that requires address and data multiplexing	Address/data multip space

## (1) Bus Width

A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus selected functions as an 8-bit access space and an area for which a 16-bit bus is selected fas a 16-bit access space. In addition, the bus width of address/data multiplexed I/O space or 16 bits, and the bus width for the byte control SRAM space is 16 bits.

The initial state of the bus width is specified by the operating mode.

If all areas are designated as 8-bit access space, 8-bit bus mode is set; if any area is design 16-bit access space, 16-bit bus mode is set.

## (2) Endian Format

Though the endian format of this LSI is big endian, data can be converted into little endia when reading or writing to the external address space.

Areas 7 to 2 can be specified as either big endian or little endian format by the LE7 to LE ENDIANCR.

The initial state of each area is the big endian format.

Note that the data format for the areas used as a program area or a stack area should be bi

Number of access cycles in the basic bus interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)

+ number of  $\overline{CS}$  extension cycles (0, 1, 2)

[+ number of external wait cycles by the  $\overline{WAIT}$  pin]

Assertion period of the chip select signal can be extended by CSACR.

#### **Byte Control SRAM Interface** (b)

The number of access cycles in the byte control SRAM interface is the same as that in the bus interface.

> Number of access cycles in byte control SRAM interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7) + number of CS extension cycles (0, 1, 2)

[+ number of external wait cycles by the  $\overline{WAIT}$  pin]

## **Burst ROM Interface**

The number of access cycles at full access in the burst ROM interface is the same as tha basic bus interface. The number of access cycles in the burst access can be specified as eight cycles by the BSTS bit in BROMCR.

Number of access cycles in the burst ROM interface

- = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)
  - + number of CS extension cycles (0, 1)
  - [+number of external wait cycles by the WAIT pin]

  - + number of burst access cycles (1 to 8) × number of burst accesses (0 to 63)



Table 6.6 lists the number of access cycles for each interface.

Table 6.6 Number of Access Cycles

=	Th	+T1	+T2				+Tt		
	[0,1]	[1]	[1]				[0,1]		
=	Th	+T1	+T2	+Tpw	+TtW	+T3	+Tt		
	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
=	Th	+T1	+T2				+Tt		
	[0,1]	[1]	[1]				[0,1]		
=	Th	+T1	+T2	+Tpw	+TtW	+T3	+Tt		
	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
=	Th	+T1	+T2					+Tb	
	[0,1]	[1]	[1]					[(1 to 8) $\times$ m]	[(2 to 3) +
=	Th	+T1	+T2	+Tpw	+TtW	+T3		+Tb	
	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]		[(1 to 8) $\times$ m]	[(2 to 11 + n) +
= Tma	+Th	+T1	+T2				+Tt		
[2,3]	[0,1]	[1]	[1]				[0,1]		
= Tma	+Th	+T1	+T2	+Tpw	+TtW	+T3	+Tt		
[2,3]	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
	= = = = = Tma	= Th [0,1] = Tma +Th [2,3] [0,1] = Tma +Th	= Th +T1	= Th +T1 +T2	= Th +T1 +T2 +Tpw [0,1] [1] [1] [0 to 7]  = Th +T1 +T2 [0,1] [1] [1] [1]  = Th +T1 +T2 +Tpw [0,1] [1] [1] [0 to 7]  = Th +T1 +T2 [0,1] [1] [1] [1]  = Th +T1 +T2 [0,1] [1] [1] [1]  = Th +T1 +T2 +Tpw [0,1] [1] [1] [0 to 7]  =Tma +Th +T1 +T2 [2,3] [0,1] [1] [1]  = Tma +Th +T1 +T2 [2,8] [0,1] [1] [1]	= Th +T1 +T2 +Tpw +TtW	= Th +T1 +T2 +Tpw +TtW +T3  [0,1] [1] [1] [0 to 7] [n] [1]  = Th +T1 +T2  [0,1] [1] [1]  = Th +T1 +T2  [0,1] [1] [1] [0 to 7] [n] [1]  = Th +T1 +T2  [0,1] [1] [1] [0 to 7] [n] [1]  = Th +T1 +T2  [0,1] [1] [1] [1]  = Th +T1 +T2  [0,1] [1] [1] [1]  = Th +T1 +T2 +Tpw +TtW +T3  [0,1] [1] [1] [0 to 7] [n] [1]  = Tma +Th +T1 +T2  [2,3] [0,1] [1] [1]  = Tma +Th +T1 +T2 +Tpw +TtW +T3	= Th +T1 +T2 +Tpw +TtW +T3 +Tt	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

[Legend]

Numbers: Number of access cycles

n: Pin wait (0 to  $\infty$ )

m: Number of burst accesses (0 to 63)

## (4) Strobe Assert/Negate Timings

The assert and negate timings of the strobe signals can be modified as well as number of cycles.

- Read strobe (RD) in the basic bus interface
- Chip select assertion period extension cycles in the basic bus interface
- Data transfer acknowledge (DACK3 to DACK0) output for DMAC single address tra

Rev. 2.00 Jun. 28, 2007 Page 166 of 864



selected for area 0 by bit BSRM0 in BROMCR and bit BCSEL0 in SRAMCR. Table 6. the external interface of area 0.

Note: Applied to the LSI version that incorporates the ROM.

Table 6.7 Area 0 External Interface

	Register Setting				
Interface	BSRM0 of BROMCR	BCSEL0 of SRAMCI			
Basic bus interface	0	0			
Byte control SRAM interface	0	1			
Burst ROM interface	1	0			
Setting prohibited	1	1			

### (2) Area 1

interface of area 1.

In externally extended mode, all of area 1 is external address space. In on-chip ROM en extended mode, the space excluding on-chip ROM\* is external address space.

area 1 by bit BSRM1 in BROMCR and bit BCSEL1 in SRAMCR. Table 6.8 shows the

When area 1 external address space is accessed, the  $\overline{CS1}$  signal can be output.

Either of the basic bus interface, byte control SRAM, or burst ROM interface can be sel

Note: Applied to the LSI version that incorporates the ROM.



In externally extended mode, all of area 2 is external address space.

When area 2 external address space is accessed, the  $\overline{\text{CS2}}$  signal can be output.

Either the basic bus interface or byte control SRAM interface can be selected for area 2 b BCSEL2 in SRAMCR. Table 6.9 shows the external interface of area 2.

Table 6.9 Area 2 External Interface

	Register Setting
Interface	BCSEL2 of SRAMCR
Basic bus interface	0
Byte control SRAM interface	1

## (4) Area 3

In externally extended mode, all of area 3 is external address space.

When area 3 external address space is accessed, the  $\overline{\text{CS3}}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 3 by bit MPXE3 in MPXCR and bit BCSEL3 in SRAM Table 6.10 shows the external interface of area 3.



## (5) Area 4

In externally extended mode, all of area 4 is external address space.

When area 4 external address space is accessed, the  $\overline{\text{CS4}}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiples interface can be selected for area 4 by bit MPXE4 in MPXCR and bit BCSEL4 in SRAM Table 6.11 shows the external interface of area 4.

**Table 6.11 Area 4 External Interface** 

	Register Setting				
Interface	MPXE4 of MPXCR	BCSEL4 of SRAMC			
Basic bus interface	0	0			
Byte control SRAM interface	0	1			
Address/data multiplexed I/O interface	1	0			
Setting prohibited	1	1			

Rev. 2.00 Jun. 28, 2007 Pag REJ09 SRAMCR. Table 6.12 shows the external interface of area 5.

#### Table 6.12 Area 5 External Interface

	Register Setting			
Interface	MPXE5 of MPXCR	BCSEL5 of SRAMCR		
Basic bus interface	0	0		
Byte control SRAM interface	0	1		
Address/data multiplexed I/O interface	1	0		
Setting prohibited	1	1		

### (7) Area 6

Area 6 includes internal I/O registers. In external extended mode, area 6 other than on-chargister area is external address space.

When area 6 external address space is accessed, the  $\overline{\text{CS6}}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 6 by the MPXE6 bit in MPXCR and the BCSEL6 bit in SRAMCR. Table 6.13 shows the external interface of area 6.

#### (8) Area 7

Area 7 includes internal I/O registers. In external extended mode, area 7 other than interregister area is external address space.

When area 7 external address space is accessed, the  $\overline{\text{CS7}}$  signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiples interface can be selected for area 7 by the MPXE7 bit in MPXCR and the BCSEL7 bit i SRAMCR. Table 6.14 shows the external interface of area 7.

**Table 6.14** Area 7 External Interface

	Register Setting				
Interface	MPXE7 of MPXCR	BCSEL7 of SRAMCI			
Basic bus interface	0	0			
Byte control SRAM interface	0	1			
Address/data multiplexed I/O interface	1	0			
Setting prohibited	1	1			

amount of data that can be accessed at one time is one byte: a word access is performed a byte accesses, and a longword access, as four byte accesses.

Figures 6.10 and 6.11 illustrate data alignment control for the 8-bit access space. Figure 6 shows the data alignment when the data endian format is specified as big endian. Figure 6 shows the data alignment when the data endian format is specified as little endian.

					LH	Strobe sig
Data Size	Access Address	Access Count	Bus Cycle	Data Size	[D15	Data bus D8 <b> </b> D7
Byte	n	1	1st	Byte		7
)A/=l			1st	Byte		15
Word	n	2	2nd	Byte		7
Longword	n	4	1st	Byte		31
			2nd	Byte		23
			3rd	Byte		15
			4th	Byte		7

Figure 6.10 Access Sizes and Data Alignment Control for 8-Bit Access Space (Big

Figure 6 11	Accord Sizes and 1	Doto Alic	mmont Control for 8	Bit Accord Sn
		4th	Byte	[
		3rd	Byte	[
		2nd	Byte	<u> </u>

Figure 6.11 Access Sizes and Data Alignment Control for 8-Bit Access Spa (Little Endian)

## (2) 16-Bit Access Space

With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data b D0) are used for accesses. The amount of data that can be accessed at one time is one by word.

Figures 6.12 and 6.13 illustrate data alignment control for the 16-bit access space. Figure shows the data alignment when the data endian format is specified as big endian. Figure shows the data alignment when the data endian format is specified as little endian.

In big endian, byte access for an even address is performed by using the upper byte data byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data byte access for an odd address is performed by using the third byte data bus.



	Longword	Even (2n)	2	1st	Word	31
				2nd	Word	15           8 7
		Odd (2n+1)	3	1st	1st Byte	
				2nd	Word	23         16   16
				3rd	Byte	71 1 1 1 1 0

Figure 6.12 Access Sizes and Data Alignment Control for 16-Bit Access Space (Big

					Strobe si LHWR/LUB
					Ē
Access Size	Access Address	Access Count	Bus Cycle	Data Size	Data I D15 D8
Byte	Even (2n)	1	1st	Byte	
	Odd (2n+1)	1	1st	Byte	7
Word	Even (2n)	1	1st	Word	15
	Odd (2n+1)	2	1st	Byte	7             0
	(=,		2nd	Byte	[
Longword	Even (2n)	2	1st	Word	15, 1 1 1 8
			2nd	Word	31 1 1 1 1 24
	Odd (2n+1)	3	1st	Byte	7 0
			2nd	Word	23 1 1 1 1 16 1
			3rd	Byte	3

Figure 6.13 Access Sizes and Data Alignment Control for 16-Bit Access Spa (Little Endian)

Rev. 2.00 Jun. 28, 2007 Page 174 of 864

RENESAS

accessed (8-bit access space of 10-bit access space), the data size, and endrail format will accessing external address space,. For details, see section 6.5.6, Endian and Data Alignr

I/O

#### I/O Pins Used for Basic Bus Interface 6.6.2

Table 6.15 shows the pins used for basic bus interface.

Symbol

Table 6.15 I/O Pins for Basic Bus Interface

Name

Name	Syllibol	1/0	runction
Bus cycle start	BS	Output	Signal indicating that the bus cycle has sta
Address strobe	ĀS*	Output	Strobe signal indicating that an address ou address bus is valid during access
Read strobe	RD	Output	Strobe signal indicating the read access
Read/write	RD/WR	Output	Signal indicating the data bus input or outp direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte D0) is valid during write access
Chip select 0 to 7	CS0 to CS7	Output	Strobe signal indicating that the area is sele
Wait	WAIT	Input	Wait request signal used when an external space is accessed

**Function** 

When the address/data multiplexed I/O is selected, this pin only functions as Note: output and does not function as the AS output.






Figure 6.14 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Address)

Rev. 2.00 Jun. 28, 2007 Page 176 of 864






Figure 6.15 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Address)

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag




Figure 6.16 16-Bit 2-State Access Space Bus Timing (Word Access for Even Address)

Rev. 2.00 Jun. 28, 2007 Page 178 of 864






Figure 6.17 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Address)

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag




Figure 6.18 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Address)

Rev. 2.00 Jun. 28, 2007 Page 180 of 864

REJ09B0341-0200

RENESAS




Figure 6.19 16-Bit 3-State Access Space Bus Timing (Word Access for Even Address)

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

#### (2) Pin Wait Insertion

is set to 1, wait input by means of the  $\overline{WAIT}$  pin is enabled. When the external address spacessed in this state, a program wait (Tw) is first inserted according to the WTCRA and settings. If the  $\overline{WAIT}$  pin is low at the falling edge of B $\phi$  in the last T2 or Tpw cycle, and cycle is inserted until the  $\overline{WAIT}$  pin is brought high. The pin wait insertion is effective w Tw cycles are inserted to seven cycles or more, or when the number of Tw cycles to be in changed according to the external devices. The WAITE bit is common to all areas. For de ICR, see section 9, I/O Ports.

For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding

Figure 6.20 shows an example of wait cycle insertion timing. After a reset, the 3-state acceptation, the program wait is inserted for seven cycles, and the  $\overline{\text{WAIT}}$  input is disabled.

Rev. 2.00 Jun. 28, 2007 Page 182 of 864 REJ09B0341-0200

RENESAS




Figure 6.20 Example of Wait Cycle Insertion Timing




Figure 6.21 Example of Read Strobe Timing



3-state access space.

Both extension cycle Th inserted before the basic bus cycle and extension cycle Tt insert the basic bus cycle, or only one of these, can be specified for individual areas. Insertion insertion can be specified for the Th cycle with the upper eight bits (CSXH7 to CSXH0) CSACR, and for the Tt cycle with the lower eight bits (CSXT7 to CSXT0).




Figure 6.22 Example of Timing when Chip Select Assertion Period is Extend






Figure 6.23 DACK Signal Output Timing

## 6.7.1 Byte Control SRAM Space Setting

Byte control SRAM interface can be specified for areas 0 to 7. Each area can be specified control SRAM interface by setting bits BCSELn (n = 0 to 7) in SRAMCR. For the area spass burst ROM interface or address/data multiplexed I/O interface, the SRAMCR setting if and byte control SRAM interface cannot be used.

#### **6.7.2 Data Bus**

The bus width of the byte control SRAM space can be specified as 16-bit byte control SR space according to bits ABWHn and ABWLn (n = 0 to 7) in ABWCR. The area specified access space cannot be specified as the byte control SRAM space.

For the 16-bit byte control SRAM space, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see se 6.5.6, Endian and Data Alignment.

Rev. 2.00 Jun. 28, 2007 Page 188 of 864



				a basic bus interface space or control SRAM space is access
CSn	CSn	Chip select	Output	Strobe signal indicating that a selected
RD	RD	Read strobe	Output	Output enable for the SRAM v byte control SRAM space is a
RD/WR	RD/WR	Read/write	Output	Write enable signal for the SR the byte control SRAM space accessed
LHWR/LUB	LUB	Lower-upper byte select	Output	Upper byte select when the 10 control SRAM space is access
LLWR/LLB	LLB	Lower-lower byte select	Output	Lower byte select when the 10 control SRAM space is access
WAIT	WAIT	Wait	Input	Wait request signal used whe external address space is acc
A23 to A0	A23 to A0	Address pin	Output	Address output pin
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin

Address

strobe

AS/AH

REJ09

Output Strobe signal indicating that the

output on the address bus is v




Figure 6.24 16-Bit 2-State Access Space Bus Timing

Rev. 2.00 Jun. 28, 2007 Page 190 of 864






Figure 6.25 16-Bit 3-State Access Space Bus Timing

For 3-state access space, when the WAITE bit in BCR1 is set to 1, the corresponding DD cleared to 0, and the ICR bit is set to 1, wait input by means of the  $\overline{WAIT}$  pin is enabled. details on DDR and ICR, refer to section 9, I/O Ports.

Figure 6.26 shows an example of wait cycle insertion timing.

Rev. 2.00 Jun. 28, 2007 Page 192 of 864 RENESAS




Figure 6.26 Example of Wait Cycle Insertion Timing

cycle in the same way as the basic bus interface. For details, refer to section 6.6.6, Extens Chip Select  $(\overline{CS})$  Assertion Period.

Rev. 2.00 Jun. 28, 2007 Page 194 of 864

RENESAS




Figure 6.27 DACK Signal Output Timing

Rev. 2.00 Jun. 28, 2007 Pag

Settings can be made independently for area 0 and area 1.

In the burst ROM interface, the burst access covers only CPU read accesses. Other access performed with the similar method to the basic bus interface.

### 6.8.1 Burst ROM Space Setting

Burst ROM interface can be specified for areas 0 and 1. Areas 0 and 1 can be specified as ROM space by setting bits BSRMn (n = 0, 1) in BROMCR.

#### 6.8.2 Data Bus

The bus width of the burst ROM space can be specified as 8-bit or 16-bit burst ROM inte space according to the ABWHn and ABWLn bits (n = 0, 1) in ABWCR.

For the 8-bit bus width, data bus (D7 to D0) is valid. For the 16-bit bus width, data bus (D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see se 6.5.6, Endian and Data Alignment.

Low-high write	LHWR	Output	Strobe signal indicating that the upper byte D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte is valid during write access
Chip select 0, 1	CS0, CS1	Output	Strobe signal indicating that the area is sel
Wait	WAIT	Input	Wait request signal used when an external space is accessed

Strobe signal indicating the read access

Signal indicating the data bus input or outp

Output

Output

 $\overline{\mathsf{RD}}$ 

RD/WR

Read strobe

Read/write

The basic access timing for burst ROM space is shown in figures 6.28 and 6.29.




Figure 6.28 Example of Burst ROM Access Timing (ASTn = 1, Two Burst Cyc

Rev. 2.00 Jun. 28, 2007 Page 198 of 864






Figure 6.29 Example of Burst ROM Access Timing (ASTn = 0, One Burst C

The read strobe negation timing is the same timing as when RDNn = 0 in the basic bus in

# **6.8.7** Extension of Chip Select (CS) Assertion Period

In the burst ROM interface, the extension cycles can be inserted in the same way as the b interface.

For the burst ROM space, the burst access can be enabled only in read access by the CPU case, the setting of the corresponding CSXTn bit in CSACR is ignored and an extension be inserted only before the full access cycle. Note that no extension cycle can be inserted after the burst access cycles.

In accesses other than read accesses by the CPU, the burst ROM space is equivalent to the bus interface space. Accordingly, extension cycles can be inserted before and after the bucycles.

Rev. 2.00 Jun. 28, 2007 Page 200 of 864

RENESAS

Specified as the address/data multiplexed I/O space by setting bits MPAEII (II = 5 to 7) I. MPXCR.

# 6.9.2 Address/Data Multiplex

In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Tab shows the relationship between the bus width and address output.

Table 6.18 Address/Data Multiplex

			Data Pins												
Bus Width	Cycle	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	PH7	PH6	PH5	PH4	РНЗ	PH2
8 bits	Address	-	-	-	-	-	-	-	-	A7	A6	A5	A4	АЗ	A2
	Data	-	-	-	-	-	-	-	-	D7	D6	D5	D4	D3	D2
16 bits	Address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	АЗ	A2
	Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2

### 6.9.3 Data Bus

The bus width of the address/data multiplexed I/O space can be specified for either 8-bit space or 16-bit access space by the ABWHn and ABWLn bits (n = 3 to 7) in ABWCR.

For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit acce D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space

accessed, the corresponding address will be output to the address bus.

For details on access size and data alignment, see section 6.5.6, Endian and Data Alignment



Rev. 2.00 Jun. 28, 2007 Pag

AS/AH	ĀH*	Address hold	Output	Signal to hold an address when the address/data multiplexed I/O space is s
RD	RD	Read strobe	Output	Signal indicating that the address/data multiplexed I/O space is being read
LHWR/LUB	LHWR	Low-high write	Output	Strobe signal indicating that the upper to D8) is valid when the address/data multiplexed I/O space is written
LLWR/LLB	LLWR	Low-low write	Output	Strobe signal indicating that the lower b to D0) is valid when the address/data multiplexed I/O space is written
D15 to D0	D15 to D0	Address/dat a	Input/ output	Address and data multiplexed pins for t address/data multiplexed I/O space.
				Only D7 to D0 are valid when the 8-bit s specified. D15 to D0 are valid when the space is specified.
A23 to A0	A23 to A0	Address	Output	Address output pin
WAIT	WAIT	Wait	Input	Wait request signal used when the exte address space is accessed
BS	BS	Bus cycle	Output	Signal to indicate the bus cycle start

Output

as the address/data multiplexed I/O spa

Signal indicating the data bus input or o

area is specified as address/data multiplexed I/O, be aware that this pin function the AS output.

Rev. 2.00 Jun. 28, 2007 Page 202 of 864

RD/WR

RD/WR

Note:

RENESAS

direction

The  $\overline{AH}$  output is multiplexed with the  $\overline{AS}$  output. At the timing that an area is s

as address/data multiplexed I/O, this pin starts to function as the AH output me that this pin cannot be used as the  $\overline{AS}$  output. At this time, when other areas s basic bus interface is accessed, this pin does not function as the AS output. U

start

Read/write




Figure 6.30 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1

Rev. 2.00 Jun. 28, 2007 Pag




Figure 6.31 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn = 1






Figure 6.32 Access Timing of 3 Address Cycles (ADDEX = 1)

in the same way as in basic bus interface. For details, refer to section 6.6.5, Read Strobe (Timing.

Figure 6.33 shows an example when the read strobe timing is modified.

Rev. 2.00 Jun. 28, 2007 Page 206 of 864 REJ09B0341-0200

RENESAS





Figure 6.33 Read Strobe Timing



Tigure viol Comp Solecte (CS) Tisservion Period Editional Timing in Pariod

When consecutively reading from the same area connected to a peripheral LSI whose dat time is long, data outputs from the peripheral LSI and this LSI may conflict. Inserting the select assertion period extension cycle after the access cycle can avoid the data conflict.

Figure 6.35 shows an example of the operation. In the figure, both bus cycles A and B are access cycles to the address/data multiplexed I/O space. An example of the data conflict in (a), and an example of avoiding the data conflict by the  $\overline{CS}$  assertion period extension (b).

Rev. 2.00 Jun. 28, 2007 Page 208 of 864






Figure 6.35 Consecutive Read Accesses to Same Area (Address/Data Multiplexed I/O Space)

Rev. 2.00 Jun. 28, 2007 Pag




Figure 6.36 DACK Signal Output Timing

Rev. 2.00 Jun. 28, 2007 Page 210 of 864



- 1. When read cycles of different areas in the external address space occur consecutivel
- 2. When an external write cycle occurs immediately after an external read cycle
- 3. When an external read cycle occurs immediately after an external write cycle

and write and previously accessed area.

4. When an external access occurs immediately after a DMAC single address transfer ( cycle)

Up to four idle cycles can be inserted under the conditions shown above. The number of cycles to be inserted should be specified to prevent data conflicts between the output da previously accessed device and data from a subsequently accessed device.

Under conditions 1 and 2, which are the conditions to insert idle cycles after read, the nu idle cycles can be selected from setting A specified by bits IDLCA1 and IDLCA0 in ID setting B specified by bits IDLCB1 and IDLCB0 in IDLCR: Setting A can be selected f four cycles, and setting B can be selected from one or two to four cycles. Setting A or B specified for each area by setting bits IDLSEL7 to IDLSEL0 in IDLCR. Note that bits I to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

The number of idle cycles to be inserted under conditions 3 and 4, which are conditions idle cycles after write, can be determined by setting A as described above.

After the reset release, IDLCR is initialized to four idle cycle insertion under all condition shown above.

Table 6.20 shows the correspondence between conditions 1 to 4 and number of idle cycle inserted for each area. Table 6.21 shows the correspondence between the number of idle

be inserted specified by settings A and B, and number of cycles to be inserted.



Read after write		0		Invalid
		1		A
External access after single address	3	0	_	Invalid
transfer		1		A

**Table 6.21 Number of Idle Cycle Insertions** 

B: Number of idle cycle insertion B is selected.

### Rit Settings

Invalid: No idle cycle is inserted for the corresponding condition.

	Α		В				
IDLCA1	IDLCA0	IDLCB1	IDLCB0	Number of Cyc			
_	_	0	0	0			
0	0	_	_	1			
0	1	0	1	2			
1	0	1	0	3			
1	1	1	1	4			

and a data conflict is prevented.




Figure 6.37 Example of Idle Cycle Operation (Consecutive Reads in Different

Rev. 2.00 Jun. 28, 2007 Pag




Figure 6.38 Example of Idle Cycle Operation (Write after Read)






Figure 6.39 Example of Idle Cycle Operation (Read after Write)




Figure 6.40 Example of Idle Cycle Operation (Write after Single Address Transfe

Rev. 2.00 Jun. 28, 2007 Page 216 of 864






Figure 6.41 Idle Cycle Insertion Example




Figure 6.42 Relationship between Chip Select  $(\overline{CS})$  and Read  $(\overline{RD})$ 



							1					4 cycles
						1		_	_	0	0	0 cycle
										0	1	2 cycle
										1	0	3 cycles
										1	1	4 cycles
Normal space Normal write space read		_	0	_	_	_		_	_	_	_	Disable
	space read	ead <u> </u>	1		_		0	0	_	_	1 cycle	
						0	1			2 cycles		
								1	0	_		3 cycles
								1	1	_		4 cycles
Single	Normal	0	_	_	_	_		_	_	_	_	Disable
address space read transfer write	1	_	_	_	_		0	0	_	_	1 cycle	

0

1 0

Normal space Normal

read

space write



1 4

Rev. 2.00 Jun. 28, 2007 Pag

0

1

1

0

0

1

0

1

1

1

0

0

1

0

1

0

1

2 cycle

3 cycles

4 cycles

Disable

1 cycle

2 cycles

3 cycles

REJ09

2 cycles

AS	nign
RD	High
BS	High
RD/WR	High
ĀH	low
LHWR, LLWR	High
DACKn (n = 3 to 0)	High

Rev. 2.00 Jun. 28, 2007 Page 220 of 864 REJ09B0341-0200



In external extended mode, when the BRLE bit in BCR1 is set to 1 and the ICR bits for corresponding pin are set to 1, the bus can be released to the external. Driving the BREC issues an external bus request to this LSI. When the BREQ pin is sampled, at the prescri timing, the BACK pin is driven low, and the address bus, data bus, and bus control signs placed in the high-impedance state, establishing the external bus released state. For deta

In the external bus released state, the CPU, DTC, and DMAC can access the internal spa the internal bus. When the CPU, DTC, or DMAC attempts to access the external addres temporarily defers initiation of the bus cycle, and waits for the bus request from the exte master to be canceled.

If the BREQOE bit in BCR1 is set to 1, the BREQO pin can be driven low when any of

When a SLEEP instruction is executed to place the chip in software standby mode o

following requests are issued, to request cancellation of the bus request externally.

- When the CPU, DTC, or DMAC attempts to access the external address space
- module-clock-stop mode

DDR and ICR, see section 9, I/O Ports.

follows:

When SCKCR is written to for setting the clock frequency


If an external bus release request and external access occur simultaneously, the priority

(High) External bus release > External access by CPU, DTC, or DMAC (Low)

USh (n = 7 to 0)	nigh impedance
ĀS	High impedance
ĀH	High impedance
RD/WR	High impedance
RD	High impedance
LUB, LLB	High impedance
LHWR, LLWR	High impedance
DACKn (n = 3 to 0)	High level

Rev. 2.00 Jun. 28, 2007 Page 222 of 864 REJ09B0341-0200





- [1] A low level of the BREQ signal is sampled at the rising edge of the Bo signal.
- [2] The bus control signals are driven high at the end of the external space access cycle. It takes two cycles more after the low level of the BREQ signal is sampled.
- [3] The BACK signal is driven low, releasing bus to the external bus master.
- [4] The BREQ signal state sampling is continued in the external bus released state.
- [5] A high level of the BREQ signal is sampled.[6] The external bus released cycles are ended one cycle after the BREQ signal is driven high.
- [7] When the external space is accessed by an internal bus master during external bus released while the B bit is set to 1, the BREQO signal goes low.
   [8] Normally the BREQO signal goes high at the rising edge of the BACK signal.

Figure 6.43 Bus Released State Transition Timing

Access Space	Access	Number of Access (
On-chip ROM space	Read	One I
	Write	Six Iφ cycles
On-chip RAM space	Read	One I <sub>\phi</sub> cycle
	Write	One I

In access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules, the number of access cycles different access to the registers for on-chip peripheral modules. according to the register to be accessed. When the dividing ratio of the operating clock of master and that of a peripheral module is 1: n, synchronization cycles using a clock divide to n-1 are inserted for register access in the same way as for external bus clock division.

Table 6.26 lists the number of access cycles for registers of on-chip peripheral modules.

Table 6.26 Number of Access Cycles for Registers of On-Chip Peripheral Modules

	Numl	ber of Cycles	
Module to be Accessed	Read	Write	Write Data Buffer F
DMAC registers		2Ιφ	Disabled
MCU operating mode, clock pulse generator, power-down control registers, interrupt controller, bus controller, and DTC registers	2Ιφ	ЗІф	Disabled
I/O port PFCR registers and WDT registers	2Ρφ	3Рф	Disabled
I/O port registers other than PFCR, TPU, PPG, TMR, SCI, A/D, and D/A registers		2Ρφ	Enabled

Rev. 2.00 Jun. 28, 2007 Page 224 of 864

the first two cycles or longer, and there is an internal access next, an external write only is extended the first two cycles. However, from the next cycle onward, internal accesses (on-chip me internal I/O register read/write) and the external address space write rather than waiting ends are executed in parallel.




Figure 6.44 Example of Timing when Write Data Buffer Function is Use

performed in the first two cycles. However, from the next cycle onward an internal memore external access and internal I/O register write are executed in parallel rather than waiting ends.




Figure 6.45 Example of Timing when Peripheral Module Write Data Buffer Function is Used

Rev. 2.00 Jun. 28, 2007 Page 226 of 864



#### 6.14.1 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, so request acknowledge signal to the bus master. If there are bus requests from more than commaster, the bus request acknowledge signal is sent to the one with the highest priority. We master receives the bus request acknowledge signal, it takes possession of the bus until this canceled.

The priority of the internal bus arbitration:

The priority of the external bus arbitration:

(High) External bus release request > External access by the CPU, DTC, and DM

If the DMAC or DTC accesses continue, the CPU can be given priority over the DMAC to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2. case, the priority between the DMAC and DTC does not change.

An internal bus access by the CPU, DTC, or DMAC and an external bus access by an exrelease request can be executed in parallel.



Rev. 2.00 Jun. 28, 2007 Pag

The timing for transfer of the bus is at the end of the bus cycle. In sleep mode, the bus is transferred synchronously with the clock.

Note, however, that the bus cannot be transferred in the following cases.

- The word or longword access is performed in some divisions.
- Stack handling is performed in multiple bus cycles.
- Transfer data read or write by memory transfer instructions, block transfer instruction instruction.

(In the block transfer instructions, the bus can be transferred in the write cycle and the following transfer data read cycle.)

• From the target read to write in the bit manipulation instructions or memory operation instructions.

(In an instruction that performs no write operation according to the instruction condition a cycle corresponding the write cycle)

#### (2) **DTC**

The DTC sends the internal bus arbiter a request for the bus when an activation request is generated. When the DTC accesses an external bus space, the DTC first takes control of from the internal bus arbiter and then requests a bus to the external bus arbiter.

Once the DTC takes control of the bus, the DTC continues the transfer processing cycles master whose priority is higher than the DTC requests the bus, the DTC transfers the bus higher priority bus master. If the IBCSS bit in BCR2 is set to 1, the DTC transfers the bus CPU.

Note, however, that the bus cannot be transferred in the following cases.



After the DMAC takes control of the bus, it may continue the transfer processing cycles the bus at the end of every bus cycle depending on the conditions.

The DMAC continues transfers without releasing the bus in the following case:

• Between the read cycle in the dual-address mode and the write cycle corresponding cycle

If no bus master of a higher priority than the DMAC requests the bus and the IBCSS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following

- During 1-block transfers in the block transfer mode
- During transfers in the burst mode

In other cases, the DMAC transfers the bus at the end of the bus cycle.

# (4) External Bus Release

When the  $BR\overline{EQ}$  pin goes low and an external bus release request is issued while the BI BCR1 is set to 1 with the corresponding ICR bit set to 1, a bus request is sent to the bus

External bus release can be performed on completion of an external bus cycle.

# 6.15 Bus Controller Operation in Reset

In a reset, this LSI, including the bus controller, enters the reset state immediately, and a executing bus cycle is aborted.



Rev. 2.00 Jun. 28, 2007 Pag

with the setting for all peripheral module clocks to be stopped (MSTPCRA and MSTPCRHTFFFFFFFF) or for operation of the 8-bit timer module alone (MSTPCRA and MSTPCRHTF[E to 0]FFFFFF), and a transition is made to the sleep state, the all-module-clock-stopentered in which the clock is also stopped for the bus controller and I/O ports. For details section 20, Power-Down Modes.

In this state, the external bus release function is halted. To use the external bus release fur sleep mode, the ACSE bit in MSTPCRA must be cleared to 0. Conversely, if a SLEEP in to place the chip in all-module-clock-stop mode is executed in the external bus released stransition to all-module-clock-stop mode is deferred and performed until after the bus is recovered.

# (3) External Bus Release Function and Software Standby

In this LSI, internal bus master operation does not stop even while the bus is released, as the program is running in on-chip ROM, etc., and no external access occurs. If a SLEEP instruction to place the chip in software standby mode is executed while the external bus released, the transition to software standby mode is deferred and performed after the bus recovered.

mode, indicating an external bus release request, the request cannot be answered until the recovered from the software standby mode.

Note that the RACK and RREGO pins are both in the high impedance state in software state.

Also, since clock oscillation halts in software standby mode, if the BREQ signal goes lov

Note that the  $\overline{BACK}$  and  $\overline{BREQO}$  pins are both in the high-impedance state in software s mode.

Rev. 2.00 Jun. 28, 2007 Page 230 of 864



Rev. 2.00 Jun. 28, 2007 Pag

Rev. 2.00 Jun. 28, 2007 Page 232 of 864

REJ09B0341-0200



<ul> <li>DMAC activation method</li> </ul>	ods are auto-request, on-chip module interrupt, and external
Auto request:	CPU activates (cycle stealing or burst access can be sele
On-chip module interrur	ot: Interrupt requests from on-chip peripheral modules can

as an activation source

Low level or falling edge detection of the DREQ signal External request: selected. External request is available for all four chann

In block transfer mode, low level detection is only avai Dual or single address mode can be selected as address mode

- Dual address mode: Both source and destination are specified by addresses Single address mode: Either source or destination is specified by the DREQ signal a other is specified by address
- Normal, repeat, or block transfer can be selected as transfer mode
- Normal transfer mode: One byte, one word, or one longword data is transferred single transfer request

Repeat transfer mode: One byte, one word, or one longword data is transferred

Repeat size of data is transferred and then a transfer add returns to the transfer start address Up to 65536 transfers (65,536 bytes/words/longwords)

single transfer request

as repeat size Block transfer mode: One block data is transferred at a single transfer request

Up to 65,536 bytes/words/longwords can be set as block

Data is divided according to its address (byte or word) when it is transferred

Two towns of interments can be resuscited to the CDU

Two types of interrupts can be requested to the CPU

A transfer end interrupt is generated after the number of data specified by the transfer is transferred. A transfer escape end interrupt is generated when the remaining total tr size is less than the transfer data size at a single transfer request, when the repeat size transfer is completed, or when the extended repeat area overflows.

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 234 of 864




Figure 7.1 Block Diagram of DMAC

Rev. 2.00 Jun. 28, 2007 Pag

DMA transfer acknowledge 1	DACK1	Output	Channel 1 single address acknowledge
DMA transfer end 1	TEND1	Output	Channel 1 transfer end
DMA transfer request 2	DREQ2	Input	Channel 2 external reque
DMA transfer acknowledge 2	DACK2	Output	Channel 2 single address acknowledge
DMA transfer end 2	TEND2	Output	Channel 2 transfer end
DMA transfer request 3	DREQ3	Input	Channel 3 external reque
DMA transfer acknowledge 3	DACK3	Output	Channel 3 single address acknowledge
DMA transfer end 3	TEND3	Output	Channel 3 transfer end
	DMA transfer end 1  DMA transfer request 2  DMA transfer acknowledge 2  DMA transfer end 2  DMA transfer request 3  DMA transfer acknowledge 3	DMA transfer end 1 TEND1  DMA transfer request 2 DREQ2  DMA transfer acknowledge 2 DACK2  DMA transfer end 2 TEND2  DMA transfer request 3 DREQ3  DMA transfer acknowledge 3 DACK3	DMA transfer end 1  TEND1  Output  DMA transfer request 2  DMEQ2  Input  DMA transfer acknowledge 2  DACK2  Output  DMA transfer end 2  TEND2  Output  DMA transfer request 3  DMEQ3  Input  DMA transfer acknowledge 3  DACK3  Output

DREQ1

Input

Channel 1 external reque

DMA transfer request 1

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 236 of 864

RENESAS

- DIVIA DIOCK SIZE TEGISTET\_U (DDSK\_U)
  - DMA mode control register\_0 (DMDR\_0)
  - DMA address control register\_0 (DACR\_0)
  - DMA module request select register\_0 (DMRSR\_0)

#### Channel 1:

- DMA source address register 1 (DSAR 1)
- DMA destination address register\_1 (DDAR\_1)
- DMA offset register\_1 (DOFR\_1)
- DMA transfer count register\_1 (DTCR\_1)
- DMA block size register\_1 (DBSR\_1)
- DMA mode control register\_1 (DMDR\_1)
- DMA address control register\_1 (DACR\_1)
- DMA module request select register\_1 (DMRSR\_1)

### Channel 2:

- DMA source address register\_2 (DSAR\_2)
- DMA destination address register\_2 (DDAR\_2)
- DMA offset register\_2 (DOFR\_2)
- DMA transfer count register\_2 (DTCR\_2)
- DMA block size register\_2 (DBSR\_2)
- DMA mode control register\_2 (DMDR\_2)
- DMA address control register\_2 (DACR\_2)
- DMA module request select register\_2 (DMRSR\_2)

#### 7.3.1 DMA Source Address Register (DSAR)

DSAR is a 32-bit readable/writable register that specifies the transfer source address. DSA updates the transfer source address every time data is transferred. When DDAR is specifidestination address (the DIRS bit in DACR is 1) in single address mode, DSAR is ignore.

Although DSAR can always be read from by the CPU, it must be read from in longwords must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
D.,	00	00	0.4	00	40	40	47	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	15	14	13	12	11	10	9	
Bit Bit Name	15	14	13	12	11	10	9	
	15 0	0	13 0	12 0	0	0	9	
Bit Name								F
Bit Name Initial Value	0	0	0	0	0	0	0	F
Bit Name Initial Value	0	0	0	0	0	0	0	F
Bit Name Initial Value R/W	0 R/W	F						
Bit Name Initial Value R/W	0 R/W	F						

Rev. 2.00 Jun. 28, 2007 Page 238 of 864

REJ09B0341-0200



Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	



Although DTCR can always be read from by the CPU, it must be read from in longword must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	I
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	I
Bit	15	14	13	12	11	10	9	
Bit Name	15	14	13	12	11	10	9	
	15 0	0	0	0	0	0	9	
Bit Name								
Bit Name Initial Value	0	0	0	0	0	0	0	
Bit Name Initial Value R/W	0 R/W							
Bit Name Initial Value R/W	0 R/W							

RENESAS

Bit		15		14	13	12	11	10	9	
Bit Nam	ne	BKSZ	15 BK	SZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	Bł
Initial Va	alue	0		0	0	0	0	0	0	
R/W		R/W	/ P	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit		7		6	5	4	3	2	1	
Bit Nam	ne	BKSZ		(SZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	Bł
Initial Va	alue	0		0	0	0	0	0	0	
R/W		R/W	/ F	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	Bit N	Name	Initial Value	R	/W D	escription	ı			
31 to 16	BKS	ZH31	Undefin	ed R	/W S	Specify the r	repeat size	or block :	size.	
	to BKS	ZH16			oı m	When H'000 one word, or neans the m DMA is in op	r one longv naximum v	word. Whe value (refe	en H'0000 i er to table 7	is se
15 to 0	BKS	Z15	Undefine	ed R	/W Ir	ndicate the	remaining	repeat or	block size	whil

0

R/W

0

R/W

0

R/W

0

R/W

DMA is in operation. The value is decremented every time data is transferred. When the remain becomes 0, the value of the BKSZH bits is load

the same value as the BKSZH bits.

0

R/W

to BKSZ0

Initial Value

R/W

0

R/W

R/W

# DMDR controls the DMAC operation.

# • DMDR\_0

Bit	31	30	29	28	27	26	25	
Bit Name	DTE	DACKE	TENDE		DREQS	NRD		
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	
Bit	23	22	21	20	19	18	17	
Bit Name	ACT				ERRF		ESIF	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/(W)*	R	R/(W)*	F
Bit	15	14	13	12	11	10	9	
Bit Name	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE		ESIE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	DTA			DMAP2	DMAP1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	

Note: \* Only 0 can be written to this bit after having been read as 1, to clear the flag.

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

R/W	R/W	R/W	R/W	R/W	R/W	R	R/W		
Bit	7	6	5	4	3	2	1		
Bit Name	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1		
Initial Value	0	0	0	0	0	0	0		
R/W	R/W	R/W	R/W	R	R	R/W	R/W		
Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.									

0

DI

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 244 of 864

Initial Value



In block transfer mode, if writing 0 to this bit w being transferred, this bit is cleared to 0 after 1-block size data transfer. If an event which stops (sustains) a transfer o externally, this bit is automatically cleared to 0 the transfer. Operating modes and transfer methods must changed while this bit is set to 1.

0: Disables a data transfer

- 1: Enables a data transfer (DMA is in operation
- [Clearing conditions] When the specified total transfer size of tra
  - completed
  - When a transfer is stopped by an overflow by a repeat size end
  - · When a transfer is stopped by an overflow by an extended repeat size end
  - When a transfer is stopped by a transfer s interrupt When clearing this bit to 0 to stop a transfe In block transfer mode, this bit changes after t
  - block transfer. When an address error or an NMI interrup requested
  - In the reset state or hardware standby mo

27	DREQS	0	R/W	DREQ Select
				Selects whether a low level or the falling edge DREQ signal used in external request mode is
				When a block transfer is performed in external mode, clear this bit to 0.
				0: Low level detection
				<ol> <li>Falling edge detection (the first transfer after transfer enabled is detected on a low level)</li> </ol>
26	NRD	0	R/W	Next Request Delay
				Selects the accepting timing of the next transfer
				Starts accepting the next transfer request a completion of the current transfer
				Starts accepting the next transfer request of after completion of the current transfer
25, 24	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
23	ACT	0	R	Active State
				Indicates the operating state for the channel.
				0: Waiting for a transfer request or a transfer state by clearing the DTE bit to 0

1: Active state

These bits are always read as 0 and cannot be

Reserved

modified.

Reserved

Initial value should not be changed.

REJ09B0341-0200

22 to 20 —

28

0

R/W

Rev. 2.00 Jun. 28, 2007 Page 246 of 864

R

All 0

RENESAS

[Setting condition] When an address error or an NMI interrup However, when an address error or an NMI in been generated in DMAC module stop mode, not set to 1. 18 0 R Reserved This bit is always read as 0 and cannot be mo 17 R/(W)\* **ESIF** 0 Transfer Escape Interrupt Flag Indicates that a transfer escape end interrupt requested. A transfer escape end means that is terminated before the transfer counter read 0: A transfer escape end interrupt has not be requested A transfer escape end interrupt has been i [Clearing conditions] When setting the DTE bit to 1 When clearing to 0 before reading ESIF = [Setting conditions] When a transfer size error interrupt is requ When a repeat size end interrupt is reques When a transfer end interrupt by an extend area overflow is requested

generated [Clearing condition]

When clearing to 0 after reading ERRF =

Rev. 2.00 Jun. 28, 2007 Pag

				<ul> <li>When clearing to 0 after reading DTIF = 1</li> </ul>
				[Setting condition]
				When DTCR reaches 0 and the transfer is
				completed
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	Select the data access size for a transfer.
				00: Byte size (eight bits)
				01: Word size (16 bits)
				10: Longword size (32 bits)
				11: Setting prohibited
13	MDS1	0	R/W	Transfer Mode Select 1 and 0
12	MDS0	0	R/W	Select the transfer mode.
				00: Normal transfer mode
				01: Block transfer mode
				10: Repeat transfer mode

11: Setting prohibited

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 248 of 864

RENESAS

				DTCR is less than the block size
				0: Disables a transfer size error interrupt requ
				1: Enables a transfer size error interrupt reque
10	_	0	R	Reserved
				This bit is always read as 0 and cannot be mo
9	ESIE	0	R/W	Transfer Escape Interrupt Enable
				Enables/disables a transfer escape end interr request. When the ESIF bit is set to 1 with thin 1, a transfer escape end interrupt is requested CPU or DTC. The transfer end interrupt requested the cleared by clearing this bit or the ESIF bit to 0.
				0: Disables a transfer escape end interrupt

R/W

8

DTIE

0

• In normal or repeat transfer mode, the total size set in DTCR is less than the data acc In block transfer mode, the total transfer si

1: Enables a transfer escape end interrupt

Enables/disables a transfer end interrupt requ transfer counter. When the DTIF bit is set to 1 bit set to 1, a transfer end interrupt is requeste CPU or DTC. The transfer end interrupt reque

Data Transfer End Interrupt Enable

0: Disables a transfer end interrupt 1: Enables a transfer end interrupt

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

				11: External request
5	DTA	0	R/W	Data Transfer Acknowledge
				This bit is valid in DMA transfer by the on-chip interrupt source. This bit enables or disables to source flag selected by DMRSR.
				0: To clear the source in DMA transfer is disable Since the on-chip module interrupt source is cleared in DMA transfer, it should be cleared CPU or DTC transfer.
				<ol> <li>To clear the source in DMA transfer is enable Since the on-chip module interrupt source is in DMA transfer, it does not require an interrection CPU or DTC transfer.</li> </ol>
4, 3	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

Rev. 2.00 Jun. 28, 2007 Page 250 of 864

001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (high)

Note: \* Only 0 can be written to, to clear the flag.



R/W		R		F		R/V	٧	R/W	R	R	R/W	F
Bit		15		1	1	13		12	11	10	9	
Bit Na	ame	SAR	ΙE	_	-	_		SARA4	SARA3	SARA2	SARA1	SA
Initial	l Value	0		(		0		0	0	0	0	
R/W		R/V	V	F		R		R/W	R/W	R/W	R/W	F
Bit	_	7		6		5		4	3	2	1	
Bit Na	ame	DAR	ΙE	_	-	_		DARA4	DARA3	DARA2	DARA1	DA
Initial	l Value	0		(		0		0	0	0	0	
R/W		R/V	V	F		R		R/W	R/W	R/W	R/W	F
			Init	ial								
<b>Bit</b> 31	Bit N	lame	<b>Val</b>	ue		<b>w</b> W		escription Idress Mod				
				ue			Ac Se mo	ldress Mod elects addr	de Select ess mode gle addres	s mode, th	le or dual a	
				ue			Ac Se mo	ldress Mod elects addr ode. In sin	de Select ess mode gle addres the DACK	s mode, th		
				ue			Ac Se mo ac o:	Idress Modelects addressed in singlects according to	de Select ess mode gle addres the DACK ess mode	s mode, th		
				ue	R/		Ac Se mo ac 0:	Idress Modelects addrode. In singlects cording to Dual address	de Select ess mode gle addres the DACK ess mode dress mod	s mode, the second seco		
31	AMS		0	ue	R/	/W	Ac Se mo ac 0: 1: Sii	Idress Modelects address In single address In single address Ingle	de Select ess mode gle addres the DACK ess mode dress mod ess Direction e data trans	es mode, the second second second select second select second sec		e ac

Rev. 2.00 Jun. 28, 2007 Page 252 of 864

29 to 27 —

RENESAS

Reserved

modified.

1: Specifies DDAR as destination address

These bits are always read as 0 and cannot be

REJ09B0341-0200

0

R/W

				0: Disables a repeat size end interrupt
				1: Enables a repeat size end interrupt
25	ARS1	0	R/W	Area Select 1 and 0
24	ARS0	0	R/W	Specify the block area or repeat area in block transfer mode.
				00: Specify the block area or repeat area on the address
				01: Specify the block area or repeat area on the destination address
				10: Do not specify the block area or repeat are
				11: Setting prohibited
23, 22	_	All 0	R	Reserved

modified.

	ress is updated by subtracting the data access size
RENESAS	Rev. 2.00 Jun. 28, 2007 Pag

21

20

SAT1

SAT0

0

0

R/W

R/W

REJ09

These bits are always read as 0 and cannot b

Select the update method of the source addre (DSAR). When DSAR is not specified as the t source in single address mode, this bit is igno

01: Source address is updated by adding the 10: Source address is updated by adding 1, 2 according to the data access size

Source Address Update Mode 1 and 0

00: Source address is fixed

transfer is requested after 1-block data transfer this bit is set to 1, the DTE bit in DMDR is clear At this time, the ESIF bit in DMDR is set to 1 t that a repeat size end interrupt is requested.

				<ol> <li>Destination address is updated by adding 1 according to the data access size</li> </ol>
				<ol> <li>Destination address is updated by subtracti or 4 according to the data access size</li> </ol>
15	SARIE	0	R/W	Interrupt Enable for Source Address Extended Overflow
				Enables/disables an interrupt request for an exarea overflow on the source address.
				When an extended repeat area overflow on the address occurs while this bit is set to 1, the DT DMDR is cleared to 0. At this time, the ESIF bit DMDR is set to 1 to indicate an interrupt by an

requested.

is ignored.

Reserved

repeat area overflow on the source address is

When block transfer mode is used with the exte repeat area function, an interrupt is requested a completion of a 1-block size transfer. When set DTE bit in DMDR of the channel for which a tra been stopped to 1, the transfer is resumed from

When the extended repeat area is not specified

0: Disables an interrupt request for an extended

1: Enables an interrupt request for an extended

state when the transfer is stopped.

overflow on the source address

overflow on the source address

All 0 These bits are always read as 0 and cannot be modified.

R

RENESAS

14, 13

Rev. 2.00 Jun. 28, 2007 Page 254 of 864

				When an overflow in the extended repeat area with the SARIE bit set to 1, an interrupt can be requested. Table 7.3 shows the settings and a the extended repeat area.
7	DARIE	0	R/W	Destination Address Extended Repeat Area C Interrupt Enable
				Enables/disables an interrupt request for an e area overflow on the destination address.
				When an extended repeat area overflow on the destination address occurs while this bit is set DTE bit in DMDR is cleared to 0. At this time, bit in DMDR is set to 1 to indicate an interrupt

1: Enables an interrupt request for an extende overflow on the destination address All 0 R Reserved These bits are always read as 0 and cannot b modified.

6, 5

is ignored.

area for address addition and subtraction, res

extended repeat area overflow on the destina

When block transfer mode is used with the ex repeat area function, an interrupt is requested completion of a 1-block size transfer. When se DTE bit in DMDR of the channel for which the has been stopped to 1, the transfer is resume

When the extended repeat area is not specifie

0: Disables an interrupt request for an extende overflow on the destination address

state when the transfer is stopped.

address is requested.

area for address addition and subtraction, responsible. When an overflow in the extended repeat area with the DARIE bit set to 1, an interrupt can be requested. Table 7.3 shows the settings and are the extended repeat area.

Rev. 2.00 Jun. 28, 2007 Page 256 of 864

REJ09B0341-0200



#### 01000 256 bytes specified as extended repeat area by the lower 8 bits of the addre 01001 512 bytes specified as extended repeat area by the lower 9 bits of the addre 01010 1 kbyte specified as extended repeat area by the lower 10 bits of the addres 01011 2 kbytes specified as extended repeat area by the lower 11 bits of the addre 01100 4 kbytes specified as extended repeat area by the lower 12 bits of the addre 01101 8 kbytes specified as extended repeat area by the lower 13 bits of the addre 01110 16 kbytes specified as extended repeat area by the lower 14 bits of the add 01111 32 kbytes specified as extended repeat area by the lower 15 bits of the add 10000 64 kbytes specified as extended repeat area by the lower 16 bits of the add 10001 128 kbytes specified as extended repeat area by the lower 17 bits of the ad-10010 256 kbytes specified as extended repeat area by the lower 18 bits of the ad 10011 512 kbytes specified as extended repeat area by the lower 19 bits of the ad-10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the addre 10101 2 Mbytes specified as extended repeat area by the lower 21 bits of the addr

32 bytes specified as extended repeat area by the lower 5 bits of the address

64 bytes specified as extended repeat area by the lower 6 bits of the address

128 bytes specified as extended repeat area by the lower 7 bits of the addre

00101

00110

00111

10110

10111

11000

11001

11010

11011

111××

[Legend]
×: Don't care

Setting prohibited

RENESAS

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

# 7.4 Transfer Modes

Table 7.4 shows the DMAC transfer modes. The transfer modes can be specified to the inchannels.

**Table 7.4** Transfer Modes

				Address R			
Address Mode	Transfer mode	Activation Source	Common Function	Source			
Dual address	<ul> <li>Normal transfer</li> <li>Repeat transfer</li> <li>Block transfer</li> <li>Repeat or block size</li> <li>1 to 65,536 bytes,</li> <li>1 to 65,536 words, or</li> <li>1 to 65,536 longwords</li> </ul>	<ul> <li>Auto request (activated by CPU)</li> <li>On-chip module interrupt</li> <li>External request</li> </ul>	<ul> <li>Total transfer size: 1 to 4 Gbytes or not specified</li> <li>Offset addition</li> <li>Extended repeat area function</li> </ul>	DSAR			
Single address	registers, data is of device using the \( \bar{\text{L}} \) • The same setting register setting (e) • One transfer can	Instead of specifying the source or destination address registers, data is directly transferred from/to the external device using the DACK pin  The same settings as above are available other than address register setting (e.g., above transfer modes can be specified)  One transfer can be performed in one bus cycle (the types of transfer modes are the same as those of dual address modes)					

REJ09B0341-0200



address is specified in DDAR. A transfer at a time is performed in two bus cycles (wher bus width is less than the data access size or the access address is not aligned with the buthe data access size, the number of bus cycles are needed more than two because one but

divided into multiple bus cycles).

In the first bus cycle, data at the transfer source address is read and in the next cycle, the is written to the transfer destination address.

The read and write cycles are not separated. Other bus cycles (bus cycle by other bus marefresh cycle, and external bus release cycle) are not generated between read and write cycles.

The  $\overline{\text{TEND}}$  signal output is enabled or disabled by the TENDE bit in DMDR. The  $\overline{\text{TEND}}$  output in two bus cycles. When an idle cycle is inserted before the bus cycle, the  $\overline{\text{TEND}}$  also output in the idle cycle. The  $\overline{\text{DACK}}$  signal is not output.

Figure 7.2 shows an example of the signal timing in dual address mode and figure 7.3 sloperation in dual address mode.




Figure 7.2 Example of Signal Timing in Dual Address Mode



Rev. 2.00 Jun. 28, 2007 Pag

*.* 

# (2) Single Address Mode

transferred using the DACK pin instead of DSAR or DDAR. A transfer at a time is perform one bus cycle. In this mode, the data bus width must be the same as the data access size. I details on the data bus width, see section 6, Bus Controller (BSC).

In single address mode, data between an external device and an external memory is direc

The DMAC accesses an external device as the transfer source or destination by outputting strobe signal ( $\overline{DACK}$ ) to the external device with  $\overline{DACK}$  and accesses the other transfer to outputting the address. Accordingly, the DMA transfer is performed in one bus cycle. Figshows an example of a transfer between an external memory and an external device with  $\overline{DACK}$  pin. In this example, the external device outputs data on the data bus and the data to the external memory in the same bus cycle.

The transfer direction is decided by the DIRS bit in DACR which specifies an external defined the  $\overline{DACK}$  pin as the transfer source or destination. When DIRS = 0, data is transferred from transferred from an external device with the  $\overline{DACK}$  pin. When DIRS = 1, data transferred from an external device with the  $\overline{DACK}$  pin to an external memory (DDAR). settings of registers which are not used as the transfer source or destination are ignored.

The  $\overline{DACK}$  signal output is enabled in single address mode by the DACKE bit in DMDR  $\overline{DACK}$  signal is low active.

The TEND signal output is enabled or disabled by the TENDE bit in DMDR. The TEND output in one bus cycle. When an idle cycle is inserted before the bus cycle, the TEND si also output in the idle cycle.

Figure 7.5 shows an example of timing charts in single address mode and figure 7.6 show example of operation in single address mode.

Rev. 2.00 Jun. 28, 2007 Page 260 of 864

REJ09B0341-0200



Figure 7.4 Data Flow in Single Address Mode




Figure 7.5 Example of Signal Timing in Single Address Mode



Rev. 2.00 Jun. 28, 2007 Pag

Figure 7.6 Operations in Single Address Mode

#### 7.5.2 Transfer Modes

## (1) Normal Transfer Mode

In normal transfer mode, one data access size of data is transferred at a single transfer rector 4 Gbytes can be specified as a total transfer size by DTCR. DBSR is ignored in normal mode.

The  $\overline{\text{TEND}}$  signal is output only in the last DMA transfer. The  $\overline{\text{DACK}}$  signal is output every transfer request is received and a transfer starts.

Figure 7.7 shows an example of the signal timing in normal transfer mode and figure 7.8 the operation in normal transfer mode.




Figure 7.7 Example of Signal Timing in Normal Transfer Mode

Rev. 2.00 Jun. 28, 2007 Page 262 of 864

REJ09B0341-0200

RENESAS

#### (2) Repeat Transfer Mode

In repeat transfer mode, one data access size of data is transferred at a single transfer red to 4 Gbytes can be specified as a total transfer size by DTCR. The repeat size can be specified by DBSR up to  $65536 \times \text{data}$  access size.

The repeat area can be specified for the source or destination address side by bits ARS1

in DACR. The address specified as the repeat area returns to the transfer start address we repeat size of transfers is completed. This operation is repeated until the total transfer six specified in DTCR is completed. When H'00000000 is specified in DTCR, it is regarded free running mode and repeat transfer is continued until the DTE bit in DMDR is cleared.

In addition, a DMA transfer can be stopped and a repeat size end interrupt can be request CPU or DTC when the repeat size of transfers is completed. When the next transfer is reafter completion of a 1-repeat size data transfer while the RPTIE bit is set to 1, the DTE DMDR is cleared to 0 and the ESIF bit in DMDR is set to 1 to complete the transfer. At an interrupt is requested to the CPU or DTC when the ESIE bit in DMDR is set to 1.

The timings of the  $\overline{TEND}$  and  $\overline{DACK}$  signals are the same as in normal transfer mode.

Figure 7.9 shows the operation in repeat transfer mode while dual address mode is set

Figure 7.9 shows the operation in repeat transfer mode while dual address mode is set.

When the repeat area is specified as neither source nor destination address side, the oper the same as the normal transfer mode operation shown in figure 7.8. In this case, a repeat interrupt can also be requested to the CPU when the repeat size of transfers is completed



to the source side

Figure 7.9 Operations in Repeat Transfer Mode

#### (3) Block Transfer Mode

In block transfer mode, one block size of data is transferred at a single transfer request. U Gbytes can be specified as total transfer size by DTCR. The block size can be specified in up to  $65536 \times \text{data}$  access size.

While one block of data is being transferred, transfer requests from other channels are sur. When the transfer is completed, the bus is released to the other bus master.

The block area can be specified for the source or destination address side by bits ARS1 a in DACR. The address specified as the block area returns to the transfer start address who block size of data is completed. When the block area is specified as neither source nor de address side, the operation continues without returning the address to the transfer start ad repeat size end interrupt can be requested.

The  $\overline{\text{TEND}}$  signal is output every time 1-block data is transferred in the last DMA transfer. When the external request is selected as an activation source, the low level detection of the signal (DREQS = 0) should be selected.

When an interrupt request by an extended repeat area overflow is used in block transfer in settings should be selected carefully. For details, see section 7.5.5, Extended Repeat Area Function.

Rev. 2.00 Jun. 28, 2007 Page 264 of 864






Figure 7.10 Operations in Block Transfer Mode




Figure 7.11 Operation in Single Address Mode in Block Transfer Mode (Block Area Specified)




Figure 7.12 Operation in Dual Address Mode in Block Transfer Mode (Block Area Not Specified)



DMDR starts a transfer. The bus mode can be selected from cycle stealing and burst mo

#### **Activation by On-Chip Module Interrupt**

refer to section 5, Interrupt Controller.

An interrupt request from an on-chip peripheral module (on-chip peripheral module inte used as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module reselect register (DMRSR). The activation sources are specified to the individual channels 7.5 is a list of on-chip module interrupts for the DMAC. The interrupt request selected a activation source can generate an interrupt request simultaneously to the CPU or DTC. I

The DMAC receives interrupt requests by on-chip peripheral modules independent of the controller. Therefore, the DMAC is not affected by priority given in the interrupt contro

When the DMAC is activated while DTA = 1, the interrupt request flag is automatically

a DMA transfer. If multiple channels use a single transfer request as an activation source the channel having priority is activated, the interrupt request flag is cleared. In this case, channels may not be activated because the transfer request is not held in the DMAC.

When the DMAC is activated while DTA = 0, the interrupt request flag is not cleared by DMAC and should be cleared by the CPU or DTC transfer.

When an activation source is selected while DTE = 0, the activation source does not req transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt source. cleared to 0 before writing 1 to the DTE bit.



(3) Activation by External Request		
TXI4 (transmit data empty interrupt for SCI channel 4)		
RXI4 (receive data full interrupt for SCI channel 4)		
TXI2 (transmit data empty interrupt for SCI channel 2)		
RXI2 (receive data full interrupt for SCI channel 2)		
TXI1 (transmit data empty interrupt for SCI channel 1)		
RXI1 (receive data full interrupt for SCI channel 1)		
TXI0 (transmit data empty interrupt for SCI channel 0)		

1 G14A (1 G14A III)ul caplule/compare malcii)

TGI5A (TGI5A input capture/compare match)

RXI0 (receive data full interrupt for SCI channel 0)

A transfer is started by a transfer request signal (DREQ) from an external device. When a transfer is enabled (DTE = 1), the DMA transfer is started by the  $\overline{DREQ}$  assertion. When

When an external request is selected as an activation source, clear the DDR bit to 0 and s ICR bit to 1 for the corresponding pin. For details, see section 9, I/O Ports.

Rev. 2.00 Jun. 28, 2007 Page 268 of 864

RENESAS

transfer between on-chip peripheral modules is performed, select an activation source fro

A transfer request signal is input to the  $\overline{DREQ}$  pin. The  $\overline{DREQ}$  signal is detected on the factorization edge or low level. Whether the falling edge or low level detection is used is selected by the DREQS bit in DMDR. To perform a block transfer, select the low level detection (DREQ

auto request and on-chip module interrupt (the external request cannot be used).

1 F U 4

TPU\_5

SCI 0

SCI\_0

SCI\_1

SCI 1

SCI 2

SCI<sub>2</sub>

SCI 4

SCI 4

11

1

14

14

14

15

15

15

16

16

longword, or 1-block size) is completed. After that, when a transfer is requested, the DN obtains the bus to transfer 1-unit data and then releases the bus on completion of the transfer operation is continued until the transfer end condition is satisfied.

bus and then transfers data for the requested channel. For details on operations when a t requested to multiple channels, see section 7.5.8, Priority of Channels.

When a transfer is requested to another channel during a DMA transfer, the DMAC rele

Figure 7.13 shows an example of timing in cycle stealing mode. The transfer conditions follows:

- Address mode: Single address mode
- Sampling method of the DREQ signal: Low level detection




Figure 7.13 Example of Timing in Cycle Stealing Mode

Clearing the DTE bit in DMDR stops a DMA transfer. A transfer requested before the D cleared to 0 by the DMAC is executed. When an interrupt by a transfer size error, a repearend, or an extended repeat area overflow occurs, the DTE bit is cleared to 0 and the trans

Figure 7.14 shows an example of timing in burst mode.




Figure 7.14 Example of Timing in Burst Mode

### 7.5.5 Extended Repeat Area Function

The source and destination address sides can be specified as the extended repeat area. The of the address register repeat addresses within the area specified as the extended repeat are example, to use a ring buffer as the transfer target, the contents of the address register shows return to the start address of the buffer every time the contents reach the end address of the (overflow on the ring buffer address). This operation can automatically be performed using extended repeat area function of the DMAC.

The extended repeat areas can be specified independently to the source address register (I and destination address register (DDAR).

The extended repeat area on the source address is specified by bits SARA4 to SARA0 in The extended repeat area on the destination address is specified by bits DARA4 to DARADACR. The extended repeat area sizes for each side can be specified independently.






Figure 7.15 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, t following should be taken into consideration.

When a transfer is stopped by an interrupt by an extended repeat area overflow, the addregister must be set so that the block size is a power of 2 or the block size boundary is a the extended repeat area boundary. When an overflow on the extended repeat area occur transfer of one block, the interrupt by the overflow is suspended and the transfer overrun

Figure 7.16 shows examples when the extended repeat area function is used in block tra mode.



Rev. 2.00 Jun. 28, 2007 Pag

H'240008 H'240009

Figure 7.16 Example of Extended Repeat Area Function in Block Transfer M

# 7.5.6 Address Update Function using Offset

The source and destination addresses are updated by fixing, increment/decrement by 1, 2 offset addition. When the offset addition is selected, the offset specified by the offset region (DOFR) is added to the address every time the DMAC transfers the data access size of data function realizes a data transfer where addresses are allocated to separated areas.

Figure 7.17 shows the address update method.




Figure 7.17 Address Update Method

Rev. 2.00 Jun. 28, 2007 Page 272 of 864



Size.

The address is calculated by the offset set in DOFR and the contents of DSAR and DDA Although the DMAC calculates only addition, an offset subtraction can be realized by so negative value in DOFR. In this case, the negative value must be 2's complement.




Figure 7.18 Operation of Offset Addition

In figure 7.18, the offset addition is selected as the transfer source address update and inc decrement by 1, 2, or 4 is selected as the transfer destination address. The address update that data at the address which is away from the previous transfer source address by the of read from. The data read from the address away from the previous address is written to the consecutive area in the destination side.




Figure 7.19 XY Conversion Operation Using Offset Addition in Repeat Transfe

In figure 7.19, the source address side is specified to the repeat area by DACR and the of addition is selected. The offset value is set to  $4 \times$  data access size (when the data access longword, H'00000010 is set in DOFR, as an example). The repeat size is set to  $4 \times$  data size (when the data access size is longword, the repeat size is set to  $4 \times 4 = 16$  bytes, as example). The increment or decrement by 1, 2, or 4 is specified as the transfer destination A repeat size end interrupt is requested when the repeat size of transfers is completed.

When a transfer starts, the transfer source address is added to the offset every time data transferred. The transfer data is written to the destination continuous addresses. When d transferred meaning that the repeat size of transfers is completed, the transfer source addreturns to the transfer start address (address of data 1 on the transfer source) and a repeat interrupt is requested. While this interrupt stops the transfer temporarily, the contents of written to the address of data 5 by the CPU (when the data access size is longword, writ 1 address + 4). When the DTE bit in DMDR is set to 1, the transfer is resumed from the the transfer is stopped. Accordingly, operations are repeated and the transfer source data

transposed to the destination area (XY conversion).




Figure 7.20 XY Conversion Flowchart Using Offset Addition in Repeat Transfer

## (3) Offset Subtraction

When setting the negative value in DOFR, the offset value must be 2's complement. The complement is obtained by the following formula.

2's complement of offset =  $1 + \sim offset$  ( $\sim$ : bit inversion)

Example: 2's complement of H'0001FFFF

= H'FFFE0000 + H'00000001

= H'FFFE0001

The value of 2's complement can be obtained by the NEG.L instruction.

Rev. 2.00 Jun. 28, 2007 Page 276 of 864



SAT0 = B'00, the address is fixed. When SAT1 and SAT0 = B'01, the address is added offset. When SAT1 and SAT0 = B'10, the address is incremented. When SAT1 and SAT the address is decremented. The size of increment or decrement depends on the data acc The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 a

The increment or decrement can be specified by bits SAT1 and SAT0 in DACR. When

= B'00, the data access size is byte and the address is incremented or decremented by 1.

DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword as address is incremented or decremented by 4. Even if the access data size of the source a word or longword, when the source address is not aligned with the word or longword be the read bus cycle is divided into byte or word cycles. While data of one word or one los being read, the size of increment or decrement is changing according to the actual data a for example, +1 or +2 for byte or word data. After one word or one longword of data is address when the read cycle is started is incremented or decremented by the value accor

In block or repeat transfer mode, when the block or repeat size of data transfers is comp the block or repeat area is specified to the source address side, the source address return transfer start address and is not affected by the address update.

When the extended repeat area is specified to the source address side, operation follows setting. The upper address bits are fixed and is not affected by the address update.

While data is being transferred, DSAR must be accessed in longwords. If the upper wor lower word are read separately, incorrect data may be read from since the contents of D during the transfer may be updated regardless of the access by the CPU. Moreover, DSA channel being transferred must not be written to.

bits SAT1 and SAT0.

= B'00, the data access size is byte and the address is incremented or decremented by 1. V DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented or decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword and

address is incremented or decremented by 4. Even if the access data size of the destination is word or longword, when the destination address is not aligned with the word or longword boundary, the write bus cycle is divided into byte and word cycles. While one word or or longword of data is being written, the incrementing or decrementing size is changing accept the actual data access size, for example, +1 or +2 for byte or word data. After the one wo longword of data is written, the address when the write cycle is started is incremented or decremented by the value according to bits SAT1 and SAT0.

In block or repeat transfer mode, when the block or repeat size of data transfers is complete the block or repeat area is specified to the destination address side, the destination address to the transfer start address and is not affected by the address update.

When the extended repeat area is specified to the destination address side, operation followering. The upper address bits are fixed and is not affected by the address update.

While data is being transferred, DDAR must be accessed in longwords. If the upper word lower word are read separately, incorrect data may be read from since the contents of DD during the transfer may be updated regardless of the access by the CPU. Moreover, DDA

channel being transferred must not be written to.

Rev. 2.00 Jun. 28, 2007 Page 278 of 864

When a conflict occurs between the address update by DMA transfer and write access b the CPU has priority. When a conflict occurs between change from 1, 2, or 4 to 0 in DT write access by the CPU (other than 0), the CPU has priority in writing to DTCR. Howe transfer is stopped.

## DMA Block Size Register (DBSR)

DBSR is enabled in block or repeat transfer mode. Bits 31 to 16 in DBSR function as B bits 15 to 0 in DBSR function as BKSZ. The BKSZH bits (16 bits) store the block size a size and its value is not changed. The BKSZ bits (16 bits) function as a counter for the b and repeat size and its value is decremented every transfer by 1. When the BKSZ value change from 1 to 0 by a DMA transfer, 0 is not stored but the BKSZH value is loaded in BKSZ bits.

Since the upper 16 bits of DBSR are not updated, DBSR can be accessed in words.

DBSR for the channel being transferred must not be written to.



- When a transfer is stopped by an NMI interrupt
- When a transfer is stopped by and address error
- Reset state
- Hardware standby mode
- When a transfer is stopped by writing 0 to the DTE bit

Writing to the registers for the channels when the corresponding DTE bit is set to 1 is pro (except for the DTE bit). When changing the register settings after writing 0 to the DTE bit confirm that the DTE bit has been cleared to 0.

Figure 7.21 show the procedure for changing the register settings for the channel being transferred.




Figure 7.21 Procedure for Changing Register Setting For Channel being Transf

Rev. 2.00 Jun. 28, 2007 Page 280 of 864 REJ09B0341-0200



bit is written to 0. The ACT bit retains 1 from writing 0 to the DTE bit to completion of transfer.

#### (7) ERRF Bit in DMDR

When an address error or an NMI interrupt occur, the DMAC clears the DTE bits for all channels to stop a transfer. In addition, it sets the ERRF bit in DMDR\_0 to 1 to indicate address error or an NMI interrupt has occurred regardless of whether or not the DMAC operation.

#### (8) ESIF Bit in DMDR

When an interrupt by an transfer size error, a repeat size end, or an extended repeat area is requested, the ESIF bit in DMDR is set to 1. When both the ESIF and ESIE bits are so transfer escape interrupt is requested to the CPU or DTC.

The ESIF bit is set to 1 when the ACT bit in DMDR is cleared to 0 to stop a transfer after cycle of the interrupt source is completed.

The ESIF bit is automatically cleared to 0 and a transfer request is cleared if the transfer resumed by setting the DTE bit to 1 during interrupt handling.

For details on interrupts, see section 7.8, Interrupt Sources.



For details on interrupts, see section 7.8, Interrupt Sources.

## 7.5.8 Priority of Channels

The channels of the DMAC are given following priority levels: channel 0 > channel 1 > channel 2 > channel3. Table 7.6 shows the priority levels among the DMAC channels.

**Table 7.6** Priority among DMAC Channels

Channel	Prid
Channel 0	Hig
Channel 1	
Channel 2	
Channel 3	Low

The channel having highest priority other than the channel being transferred is selected was transfer is requested from other channels. The selected channel starts the transfer after the being transferred releases the bus. At this time, when a bus master other than the DMAC the bus, the cycle for the bus master is inserted.

In a burst transfer or a block transfer, channels are not switched.

Rev. 2.00 Jun. 28, 2007 Page 282 of 864



Figure 7.22 Example of Timing for Channel Priority

# 7.5.9 DMA Basic Bus Cycle

Figure 7.23 shows an examples of signal timing of a basic bus cycle. In figure 7.23, data transferred in words from the 16-bit 2-state access space to the 8-bit 3-state access space the bus mastership is passed from the DMAC to the CPU, data is read from the source a it is written to the destination address. The bus is not released between the read and writ by other bus requests. DMAC bus cycles follows the bus controller settings.




Figure 7.23 Example of Bus Timing of DMA Transfer



Rev. 2.00 Jun. 28, 2007 Pag




Figure 7.24 Example of Transfer in Normal Transfer Mode by Cycle Stealing

In figures 7.25 and 7.26, the TEND signal output is enabled and data is transferred in lon from the external 16-bit 2-state access space to the 16-bit 2-state access space in normal t mode by cycle stealing.

In figure 7.25, the transfer source (DSAR) is not aligned with a longword boundary and t transfer destination (DDAR) is aligned with a longword boundary.

In figure 7.26, the transfer source (DSAR) is aligned with a longword boundary and the t destination (DDAR) is not aligned with a longword boundary.

Rev. 2.00 Jun. 28, 2007 Page 284 of 864





Figure 7.25 Example of Transfer in Normal Transfer Mode by Cycle Steal (Transfer Source DSAR = Odd Address and Source Address Increment)




Figure 7.26 Example of Transfer in Normal Transfer Mode by Cycle Steal (Transfer Destination DDAR = Odd Address and Destination Address Decre






Figure 7.27 Example of Transfer in Normal Transfer Mode by Burst Access

Rev. 2.00 Jun. 28, 2007 Page 286 of 864







Figure 7.28 Example of Transfer in Block Transfer Mode

This operation is repeated until the transfer is completed.



request is held.

[2][5] The DMAC is activated and the transfer request is cleared.


[3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bo signal is started to detect a high level of

[4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the write (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the sa

Figure 7.29 Example of Transfer in Normal Transfer Mode Activated by DREQ Falling Edge

Rev. 2.00 Jun. 28, 2007 Page 288 of 864





request is held.

[2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bø signal is started to detect a high leve


[4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the wi (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the

Figure 7.30 Example of Transfer in Block Transfer Mode Activated by DREO Falling Edge



Rev. 2.00 Jun. 28, 2007 Pag

DMA read DMA write DMA read DMA write Bus released Bus released Вι



After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bø signal and request is held.

[2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started.


[4][7] Transfer request enable is resumed after completion of the write cycle.

(A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the si

Figure 7.31 Example of Transfer in Normal Transfer Mode Activated by DREQ Low Level

Rev. 2.00 Jun. 28, 2007 Page 290 of 864






- [1] After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bo signal and request is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
  [4][7] Transfer request enable is resumed after completion of the write cycle.
  - (A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the

Figure 7.32 Example of Transfer in Block Transfer Mode Activated by  $\overline{\text{DREQ}}$  Low Level



Rev. 2.00 Jun. 28, 2007 Pag REJ09 enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after completion of the wrand then a low level of the  $\overline{\text{DREQ}}$  signal is detected. This operation is repeated until the transfer completed.



[3][6] A DMA cycle is started.
[4][7] Transfer request enable is resumed one cycle after completion of the write cycle.

(A low level of the DREQ signal is detected at the rising edge of the B\( \phi\) signal and a transfer request is held. This is the sa

Figure 7.33 Example of Transfer in Normal Transfer Mode Activated by  $\overline{DREQ}$  Low Level with NRD = 1

Rev. 2.00 Jun. 28, 2007 Page 292 of 864






Figure 7.34 Example of Transfer in Single Address Mode (Byte Read)

Rev. 2.00 Jun. 28, 2007 Pag REJ09




Figure 7.35 Example of Transfer in Single Address Mode (Byte Write)

# (3) Activation Timing by DREQ Falling Edge


Figure 7.36 shows an example of single address mode activated by the DREQ signal falli

The DREQ signal is sampled every cycle from the next rising edge of the B $\phi$  signal immediate the DTE bit write cycle.


When a low level of the DREQ signal is detected while a transfer request by the DREQ senabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared and starts detecting a high level of the  $\overline{DREQ}$  signal for falling edge de a high level of the  $\overline{DREQ}$  signal has been detected until completion of the single cycle, rethe next transfer request resumes and then a low level of the  $\overline{DREQ}$  signal is detected. The operation is repeated until the transfer is completed.

Rev. 2.00 Jun. 28, 2007 Page 294 of 864

REJ09B0341-0200 **₹ENESAS** 




- After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bo signal and a request is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
  [3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the B\( \phi\) signal is started to detect a high level of
- [4][7] When a high level of the DREQ signal has been detected, transfer enable is resumed after completion of the write cycle. (A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the sa





Rev. 2.00 Jun. 28, 2007 Pag REJ09



[1] After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and a t request is held.

[2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started.

[4][7] Transfer request enable is resumed after completion of the single cycle.


(A low level of the  $\overline{\mathsf{DREQ}}$  signal is detected at the rising edge of the B $\phi$  signal and a transfer request is held. This is the sam

Figure 7.37 Example of Transfer in Single Address Mode Activated by  $\overline{\text{DREQ}}$  Low Level

Rev. 2.00 Jun. 28, 2007 Page 296 of 864



enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after one cycle of the transfer request duration inserted by NRD = 1 on completion of the single cycle and then a low  $\overline{DREQ}$  signal is detected. This operation is repeated until the transfer is completed.



[4][7] Transfer request enable is resumed one cycle after completion of the single cycle.

(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the s

Figure 7.38 Example of Transfer in Single Address Mode Activated

by  $\overline{DREQ}$  Low Level with NRD = 1

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

#### (2) Transfer End by Transfer Size Error Interrupt

When the following conditions are satisfied while the TSEIE bit in DMDR is set to 1, a to size error occurs and a DMA transfer is terminated. At this time, the DTE bit in DMR is 0 and the ESIF bit in DMDR is set to 1.

- In normal transfer mode and repeat transfer mode, when the next transfer is requested transfer is disabled due to the DTCR value less than the data access size
- In block transfer mode, when the next transfer is requested while a transfer is disabled the DTCR value less than the block size

When the TSEIE bit in DMDR is cleared to 0, data is transferred until the DTCR value red. A transfer size error is not generated. Operation in each transfer mode is shown below.

- In normal transfer mode and repeat transfer mode, when the DTCR value is less than access size, data is transferred in bytes
- In block transfer mode, when the DTCR value is less than the block size, the specified data in DTCR is transferred instead of transferring the block size of data. The transfer performed in bytes.

#### (3) Transfer End by Repeat Size End Interrupt

In repeat transfer mode, when the next transfer is requested after completion of a 1-repeat transfer while the RPTIE bit in DACR is set to 1, a repeat size end interrupt is requested. the interrupt is requested to complete DMA transfer, the DTE bit in DMDR is cleared to ESIF bit in DMDR is set to 1. Under this condition, setting the DTE bit to 1 resumes the

In block transfer mode, when the next transfer is requested after completion of a 1-block transfer, a repeat size end interrupt can be requested.

RENESAS

repeat area overflow interrupt unless the current transfer is complete.

# (5) Transfer End by Clearing DTE Bit in DMDR

When the DTE bit in DMDR is cleared to 0 by the CPU, a transfer is completed after the DMA cycle and a DMA cycle in which the transfer request is accepted are completed.

In block transfer mode, a DMA transfer is completed after 1-block data is transferred.

# (6) Transfer End by NMI Interrupt

When an NMI interrupt is requested, the DTE bits for all the channels are cleared to 0 a ERRF bit in DMDR\_0 is set to 1. When an NMI interrupt is requested during a DMA tr transfer is forced to stop. To perform DMA transfer after an NMI interrupt is requested, ERRF bit to 0 and then set the DTE bits for the channels to 1.

The transfer end timings after an NMI interrupt is requested are shown below.

# (a) Normal Transfer Mode and Repeat Transfer Mode

In dual address mode, a DMA transfer is completed after completion of the write cycle transfer unit.

In single address mode, a DMA transfer is completed after completion of the bus cycle

transfer unit.

# (b) Block Transfer Mode

A DMA transfer is forced to stop. Since a 1-block size of transfers is not completed, open not guaranteed.

In dual address mode, the write cycle corresponding to the read cycle is performed. This to (a) in normal transfer mode.



Rev. 2.00 Jun. 28, 2007 Pag REJ09 transfer is not guaranteed.

# 7.7 Relationship among DMAC and Other Bus Masters

# 7.7.1 CPU Priority Control Function Over DMAC

The CPU priority control function over DMAC can be used according to the CPU priority register (CPUPCR) setting. For details, see section 5.7, CPU Priority Control Function O and DMAC.

The priority level of the DMAC is specified by bits DMAP2 to DMAP0 and can be specified channel.

The priority level of the CPU is specified by bits CPUP2 to CPUP0. The value of bits CPUP0 is updated according to the exception handling priority.

If the CPU priority control is enabled by the CPUPCE bit in CPUPCR, when the CPU has over the DMAC, a transfer request for the corresponding channel is masked and the transfer activated. When another channel has priority over or the same as the CPU, a transfer requested regardless of the priority between channels and the transfer is activated.

The transfer request masked by the CPU priority control function is suspended. When the channel is given priority over the CPU by changing priority levels of the CPU or channel transfer request is received and the transfer is resumed. Writing 0 to the DTE bit clears the suspended transfer request.

When the CPUPCE bit is cleared to 0, it is regarded as the lowest priority.

RENESAS

a DMA transfer.

In block transfer mode and an auto request transfer by burst access, bus cycles of the DN transfer are consecutively performed. For this duration, since the DMAC has priority ov CPU and DTC, accesses to the external space is suspended (the IBCCS bit in the bus co register 2 (BCR2) is cleared to 0).

When the bus is passed to another channel or an auto request transfer by cycle stealing, of the DMAC and on-chip bus master are performed alternatively.

When the arbitration function among the DMAC and on-chip bus masters is enabled by IBCCS bit in BCR2, the bus is used alternatively except the bus cycles which are not se For details, see section 6, Bus Controller (BSC).

A conflict may occur between external space access of the DMAC and an external bus r cycle. Even if a burst or block transfer is performed by the DMAC, the transfer is stopped temporarily and a cycle of external bus release is inserted by the BSC according to the bus priority (when the CPU external access and the DTC external access do not have pri a DMAC transfer, the transfers are not operated until the DMAC releases the bus).

In dual address mode, the DMAC releases the external bus after the external space write Since the read and write cycles are not separated, the bus is not released.

An internal space (on-chip memory and internal I/O registers) access of the DMAC and external bus release cycle may be performed at the same time.

DMEEND0	Interrupt by channel 0 transfer size error	
	Interrupt by channel 0 repeat size end	
	Interrupt by channel 0 extended repeat area overflow on source address	
	Interrupt by channel 0 extended repeat area overflow on destination address	_
DMEEND1	Interrupt by channel 1 transfer size error	
	Interrupt by channel 1 repeat size end	
	Interrupt by channel 1 extended repeat area overflow on source address	
	Interrupt by channel 1 extended repeat area overflow on destination address	
DMEEND2	Interrupt by channel 2 transfer size error	_
	Interrupt by channel 2 repeat size end	
	Interrupt by channel 2 extended repeat area overflow on source address	
	Interrupt by channel 2 extended repeat area overflow on destination address	
DMEEND3	Interrupt by channel 3 transfer size error	_
	Interrupt by channel 3 repeat size end	
	Interrupt by channel 3 extended repeat area overflow on source address	
	Interrupt by channel 3 extended repeat area overflow on destination address	L

Transfer end interrupt by channel 2 transfer counter Transfer end interrupt by channel 3 transfer counter

Rev. 2.00 Jun. 28, 2007 Page 302 of 864



channel. A DMTEND interrupt is generated by the combination of the DTIF and DTIE b DMDR. A DMEEND interrupt is generated by the combination of the ESIF and ESIE bit DMDR. The DMEEND interrupt sources are not distinguished. The priority among change decided by the interrupt controller and it is shown in table 7.7. For details, see section 5,

Controller.

DMTEND2

DMTEND3

An interrupt other than the transfer end interrupt by the transfer counter is generated with ESIF bit in DMDR is set to 1. The ESIF bit is set to 1 when the conditions are satisfied transfer while the enable bit is set to 1.

A transfer size error interrupt is generated when the next transfer cannot be performed by DTCR value is less than the data access size, meaning that the data access size of transfer be performed. In block transfer mode, the block size is compared with the DTCR value transfer error decision.

A repeat size end interrupt is generated when the next transfer is requested after comple repeat size of transfers in repeat transfer mode. Even when the repeat area is not specific address register, the transfer can be stopped periodically according to the repeat size. At when a transfer end interrupt by the transfer counter is generated, the ESIF bit is set to 1

An interrupt by an extended repeat area overflow on the source and destination addresse generated when the address exceeds the extended repeat area (overflow). At this time, w transfer end interrupt by the transfer counter, the ESIF bit is set to 1.

Figure 7.39 is a block diagram of interrupts and interrupt flags. To clear an interrupt, clear DTIF or ESIF bit in DMDR to 0 in the interrupt handling routine or continue the transfe setting the DTE bit in DMDR after setting the register. Figure 7.40 shows procedure to transfer by clearing a interrupt.



Figure 7.39 Interrupt and Interrupt Sources




Figure 7.40 Procedure Example of Resuming Transfer by Clearing Interrupt S

Rev. 2.00 Jun. 28, 2007 Page 304 of 864

REJ09B0341-0200



enters the module stop state. However, when a transfer for a channel is enabled or w

stop state, if necessary.

interrupt is being requested, bit MSTPA13 cannot be set to 1. Clear the DTE bit to 0

DTIF or DTIE bit in DMDR to 0, and then set bit MSTPA13. When the clock is stopped, the DMAC registers cannot be accessed. However, the fo register settings are valid in the module stop state. Disable them before entering the

— TENDE bit in DMDR is 1 (the TEND signal output enabled)

— DACKE bit in DMDR is 1 (the DACK signal output enabled)

3. Activation by DREQ Falling Edge

The DREQ falling edge detection is synchronized with the DMAC internal operation

A. Activation request waiting state: Waiting for detecting the  $\overline{DREQ}$  low level. A tr

2. is made.

B. Transfer waiting state: Waiting for a DMAC transfer. A transition to 3. is made.

made.

C. Transfer prohibited state: Waiting for detecting the DREQ high level. A transition

4. Acceptation of Activation Source

After a DMAC transfer enabled, a transition to 1. is made. Therefore, the  $\overline{\text{DREQ}}$  signature of the sig sampled by low level detection at the first activation after a DMAC transfer enabled

At the beginning of an activation source reception, a low level is detected regardless setting of DREQ falling edge or low level detection. Therefore, if the DREQ signal is

RENESAS

low before setting DMDR, the low level is received as a transfer request. When the DMAC is activated, clear the DREQ signal of the previous transfer.

Rev. 2.00 Jun. 28, 2007 Pag

Rev. 2.00 Jun. 28, 2007 Page 306 of 864

REJ09B0341-0200



- Three transfer modes
  - Normal/repeat/block transfer modes selectable
  - Transfer source and destination addresses can be selected from increment/decrement
  - Short address mode or full address mode selectable
    - Short address mode
      - Transfer information is located on a 3-longword boundary

        The transfer source and destination addresses can be specified by 24 bits to se
        - The transfer source and destination addresses can be specified by 24 bits to select Mbyte address space directly
    - Full address mode
      - Transfer information is located on a 4-longword boundary
      - The transfer source and destination addresses can be specified by 32 bits to select
        - Gbyte address space directly
  - Size of data for data transfer can be specified as byte, word, or longword
     The bus cycle is divided if an odd address is specified for a word or longword transf
  - A CPU interrupt can be requested for the interrupt that activated the DTC A CPU interrupt can be requested after one data transfer completion

The bus cycle is divided if address 4n + 2 is specified for a longword transfer.

- A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable
- Writeback skip executed for the fixed transfer source and destination addresses
- Module stop function specifiable

transfer information.

Figure 8.1 shows a block diagram of the DTC. The DTC transfer information can be alleged the data area\*. When the transfer information is allocated to the on-chip RAM, a 32-bit connects the DTC to the on-chip RAM, enabling 32-bit/1-state reading and writing of the state of the on-chip RAM.




Figure 8.1 Block Diagram of DTC

Rev. 2.00 Jun. 28, 2007 Page 308 of 864

REJ09B0341-0200



These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accesse CPU. The contents of these registers are stored in the data area as transfer information. DTC activation request occurs, the DTC reads a start address of transfer information that in the data area according to the vector address, reads the transfer information, and transfer the data transfer, it writes a set of updated transfer information back to the data are

- DTC enable registers A to H (DTCERA to DTCERH)
- DTC control register (DTCCR)
- DTC vector base register (DTCVBR)

			. ,
			00: Normal mode
			01: Repeat mode
			10: Block transfer mode
			11: Setting prohibited
5	Sz1	Undefined —	DTC Data Transfer Size 1 and 0
4	Sz0	Undefined —	Specify the size of data to be transferred.
			00: Byte-size transfer
			01: Word-size transfer
			10: Longword-size transfer
			11: Setting prohibited
3	SM1	Undefined —	Source Address Mode 1 and 0
2	SM0	Undefined —	Specify an SAR operation after a data transfer.
			0x: SAR is fixed
			(SAR writeback is skipped)
			10: SAR is incremented after a transfer
			(by 1 when Sz1 and Sz0 = B'00; by 2 when
			Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)
			11: SAR is decremented after a transfer
			(by 1 when Sz1 and Sz0 = B'00; by 2 when
			Sz0 = B'01; by 4 when $Sz1$ and $Sz0 = B'10$ ;

BIT

7

6

Bit Name

MD1

MD0

vaiue

Undefined —

Undefined —

K/VV

Description

DTC Mode 1 and 0

Specify DTC transfer mode.

Rev. 2.00 Jun. 28, 2007 Page 310 of 864

Bit	7	6	5	4	3	2	1	
Bit Name	CHNE	CHNS	DISEL	DTS	DM1	DM0	_	
Initial Value	Undefined	_						
R/W	_	_	_	_	_	_	_	

		ludition.		
Bit	Bit Name	Initial Value	R/W	Description
7	CHNE	Undefined	_	DTC Chain Transfer Enable
				Specifies the chain transfer. For details, see se 8.5.7, Chain Transfer. The chain transfer condiselected by the CHNS bit.
				0: Disables the chain transfer
				1: Enables the chain transfer
6	CHNS	Undefined	_	DTC Chain Transfer Select
				Specifies the chain transfer condition. If the following transfer is a chain transfer, the completion check specified transfer count is not performed and accounce flag or DTCER is not cleared.
				0: Chain transfer every time
				1: Chain transfer only when transfer counter =

		0: Specifies the destination as repeat or block ar
		1: Specifies the source as repeat or block area
DM1	Undefined —	Destination Address Mode 1 and 0
DM0	Undefined —	Specify a DAR operation after a data transfer.
		0X: DAR is fixed
		(DAR writeback is skipped)
		10: DAR is incremented after a transfer

Reserved

(by 1 when Sz1 and Sz0 = B'00; by 2 when S Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)

(by 1 when Sz1 and Sz0 = B'00; by 2 when S Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10)

The write value should always be 0.

11: SAR is decremented after a transfer 1, 0

Undefined —

[Legend]

X: Don't care

Rev. 2.00 Jun. 28, 2007 Page 312 of 864

RENESAS

SAR cannot be accessed directly from the CPU.

# 8.2.4 DTC Destination Address Register (DAR)

DAR is a 32-bit register that designates the destination address of data to be transferred DTC.

In full address mode, 32 bits of DAR are valid. In short address mode, the lower 24 bits valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the v bit 23.

If a word or longword access is performed while an odd address is specified in DAR or longword access is performed while address 4n + 2 is specified in DAR, the bus cycle is into multiple cycles to transfer data. For details, see section 8.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

# 8.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is

decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) correspon activation source is cleared and then an interrupt is requested to the CPU when the coun H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and when CRA = H'0000.



Rev. 2.00 Jun. 28, 2007 Pag

count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL = 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.

# 8.2.6 DTC Transfer Count Register B (CRB)

CRB is a 16-bit register that designates the number of times data is to be transferred by the block transfer mode. It functions as a 16-bit transfer counter (1 to 65,536) that is decreme every time data is transferred, and bit DTCEn (n = 15 to 0) corresponding to the activation is cleared and then an interrupt is requested to the CPU when the count reaches H'0000. The transfer count is 1 when CRB = H'0001, 65,535 when CRB = H'FFFF, and 65,536 when H'0000.

CRB is not available in normal and repeat modes and cannot be accessed directly by the

Bit	7	6	5	4	3	2	1	
Bit Na	me DTCE7	DTCE6	DTCE	5 DTCE4	DTCE3	DTCE2	DTCE1	П
Initial \	Value 0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value	R/W	Description				
15	DTCE15	0	R/W	DTC Activati	on Enable	15 to 0		
14	DTCE14	0	R/W	Setting this b			vant interr	up
13	DTCE13	0	R/W	a DTC activation [Clearing cor		€.		
12	DTCE12	0	R/W		iting 0 to th	e bit to be	cleared aft	er
11	DTCE11	0	R/W		e DISEL bit			
10	DTCE10	0	R/W	ended	: <i>c</i> :			
9	DTCE9	0	R/W	when the These bits as	e specified			
8	DTCE8	0	R/W	the specified				
7	DTCE7	0	R/W					
6	DTCE6	0	R/W					
5	DTCE5	0	R/W					
4	DTCE4	0	R/W					
3	DTCE3	0	R/W					

R/W

R/W

R/W

R/W

R/W

DTCE2

DTCE1

DTCE0

0

0

0

2

1

0

R/W

R/W

R/W

R/W

R/W

R/W

				These bits are always read as 0. The write value always be 0.
4	RRS	0	R/W	DTC Transfer Information Read Skip Enable
				Controls the vector address read and transfer in read. A DTC vector number is always compared vector number for the previous activation. If the numbers match and this bit is set to 1, the DTC transfer is started without reading a vector addret transfer information. If the previous DTC activatic chain transfer, the vector address read and transformation read are always performed.
				0: Transfer read skip is not performed.
				1: Transfer read skip is performed when the vec
				numbers match.
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Transf
				Enables/disables the chain transfer while transfe (CRAL) is 0 in repeat transfer mode.
				In repeat transfer mode, the CRAH value is writt CRAL when CRAL is 0. Accordingly, chain trans not occur when CRAL is 0. If this bit is set to 1, t transfer is enabled when CRAH is written to CRA
				0: Disables the chain transfer after repeat transfer
				1: Enables the chain transfer after repeat transfer
2, 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modified
Rev. 2.0	0 Jun. 28, 200	07 Page 316	6 of 864	

Initial

Value

All 0

R/W

R/W

Description

Reserved

**Bit Name** 

Bit

7 to 5



Note: \* Only 0 can be written to clear this flag.

# 8.2.9 DTC Vector Base Register (DTCVBR)

DTCVBR is a 32-bit register that specifies the base address for vector table address calc Bits 31 to 28 and bits 11 to 0 are fixed 0 and cannot be written to. The initial value of D H'00000000.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	
Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/W	F									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	

located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ign during access ([1:0] = B'00.) Transfer information can be located in either short address re(three longwords) or full address mode (four longwords). The DTCMD bit in SYSCR specither short address mode (DTCMD = 1) or full address mode (DTCMD = 0). For details section 3.2.2, System Control Register (SYSCR). Transfer information located in the data shown in figure 8.2

The DTC reads the start address of transfer information from the vector table according to activation source, and then reads the transfer information from the start address. Figure 8 correspondences between the DTC vector address and transfer information.




Figure 8.2 Transfer Information on Data Area




Figure 8.3 Correspondence between DTC Vector Address and Transfer Information (Correspondence DTC Vector Address and Transfer Information)

TPU_1
TPU_2
TPU_3
TPU_4

TPU\_5

A/D

TPU\_0

TGI1A	93
TGI1B	94
TGI2A	97
TGI2B	98
TGI3A	101
TGI3B	102
TGI3C	103
TGI3D	104
TGI4A	106
TGI4B	107
TGI5A	110
TGI5B	111

IRQ5

IRQ6

IRQ7

IRQ8

IRQ9

IRQ10

IRQ11

TGI0A

TGI0B

TGI0C

TGI0D

ADI

69

70

71

72

73

74

75

86

88

89

90

91

H'514

H'518

H'51C

H'520

H'524

H'528

H'52C

H'558

H'560

H'564

H'568

H'56C

H'574

H'578

H'584

H'588

H'594

H'598

H'59C

H'5A0

H'5A8 H'5AC

H'5B8 H'5BC





Lo

DTCEA10

DTCEA9

DTCEA8

DTCEA7

DTCEA6

DTCEA5

DTCEA4

DTCEB15

DTCEB13

DTCEB12

DTCEB11

DTCEB10

DTCEB9

DTCEB8

DTCEB7

DTCEB6

DTCEB2 DTCEB1

DTCEB0

DTCEC15

DTCEC14



DMAC	DMEEND0	136	H'620	DTCED13				
	DMEEND1	137	H'624	DTCED12				
	DMEEND2	138	H'628	DTCED11				
	DMEEND3	139	H'62C	DTCED10				
SCI_0	RXI0	145	H'644	DTCED5				
	TXI0	146	H'648	DTCED4				
SCI_1	RXI1	149	H'654	DTCED3				
	TXI1	150	H'658	DTCED2				
SCI_2	RXI2	153	H'664	DTCED1				
	TXI2	154	H'668	DTCED0				
SCI_4	RXI4	161	H'684	DTCEE13				
	TXI4	162	H'688	DTCEE12				
Note: * The DTCE bits with no corresponding interrupt are reserved, and the write always be 0. To leave software standby mode or all-module-clock-stop mo interrupt, write 0 to the corresponding DTCE bit.								

DMTENDO

DMTEND1

DMTEND2

DMTEND3

128

129

130

131

H'600

H'604

H'608

H'60C

DTCEC5

DTCEC4

DTCEC3

DTCEC2

DMAC



Table 8.2 shows the DTC transfer modes.

#### **Table 8.2 DTC Transfer Modes**

operation.

Transfer

Size of Data Transferred at

Mode	One Transfer Request	Decrement	С				
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or or fixed					
Repeat*1	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, or fixed	1				
Block*2	Block size specified by CRAH (1 to 256 bytes/words/longwords)	1 Incremented/decremented by 1, 2, or 4, or fixed					
Notes: 1.	Either source or destination is spe-	cified to repeat area.					

**Memory Address Increment or** 

Ti

Either source or destination is specified to block area.

- 2. Either source or destination is specified to block area
- 3. After transfer of the specified transfer count, initial state is recovered to continu

single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to chain transfer performed only when the transfer counter value is 0.

Figure 8.4 shows a flowchart of DTC operation, and table 8.3 summarizes the chain transfer.

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers wi

Figure 8.4 shows a flowchart of DTC operation, and table 8.3 summarizes the chain transconditions (combinations for performing the second and third transfers are omitted).

Rev. 2.00 Jun. 28, 2007 Page 322 of 864




Figure 8.4 Flowchart of DTC Operation

				0		0	0*2	Ends at 2nd tra
				0	_	1		Interrupt reques
1	1	1	Not 0		_		_	Ends at 1st trar
								Interrupt reques
Notes		RA in no	ormal mode t	ransfer, (	CRAL in	repeat ti	ransfer mo	de, or CRB in block

2. When the contents of the CRAH is written to the CRAL in repeat transfer mode

Ends at 1st trar

Ends at 2nd tra

Not 0

# 8.5.1 **Bus Cycle Division**

When the transfer data size is word and the SAR and DAR values are not a multiple of 2, cycle is divided and the transfer data is read from or written to in bytes. Similarly, when t transfer data size is longword and the SAR and DAR values are not a multiple of 4, the b

is divided and the transfer data is read from or written to in words.

Not 0

0\*2

Table 8.4 shows the relationship among, SAR, DAR, transfer data size, bus cycle division access data size. Figure 8.5 shows the bus cycle division example.

**Table 8.4** Number of Bus Cycle Divisions and Access Size

	Specified Data Size			
SAR and DAR Values	Byte (B)	Word (W)	Longword (L\	
Address 4n	1 (B)	1 (W)	1 (LW)	
Address 2n + 1	1 (B)	2 (B-B)	3 (B-W-B)	
Address 4n + 2	1 (B)	1 (W)	2 (W-W)	

Rev. 2.00 Jun. 28, 2007 Page 324 of 864




Figure 8.5 Bus Cycle Division Example



Rev. 2.00 Jun. 28, 2007 Pag

cleared to 0, the stored vector number is deleted, and the updated vector table and transfer information are read at the next activation.




Figure 8.6 Transfer Information Read Skip Timing

Rev. 2.00 Jun. 28, 2007 Page 326 of 864

REJ09B0341-0200



SM1	DM1	SAR	DAR
0	0	Skipped	Skipped
0	1	Skipped	Written back
1	0	Written back	Skipped
1	1	Written back	Written back

### 8.5.4 Normal Transfer Mode

In normal transfer mode, one operation transfers one byte, one word, or one longword of From 1 to 65,536 transfers can be specified. The transfer source and destination address specified as incremented, decremented, or fixed. When the specified number of transfer interrupt can be requested to the CPU.

Table 8.6 lists the register function in normal transfer mode. Figure 8.7 shows the memonormal transfer mode.

Table 8.6 Register Function in Normal Transfer Mode

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fixe
DAR	Destination address	Incremented/decremented/fixe
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated

Note: \* Transfer information writeback is skipped.



Rev. 2.00 Jun. 28, 2007 Pag REJ09

Figure 8.7 Memory Map in Normal Transfer Mode

# 8.5.5 Repeat Transfer Mode

In repeat transfer mode, one operation transfers one byte, one word, or one longword of the DTS bit in MRB, either the source or destination can be specified as a repeat area. From 256 transfers can be specified. When the specified number of transfers ends, the transfer and address register specified as the repeat area is restored to the initial state, and transfer repeated. The other address register is then incremented, decremented, or left fixed. In retransfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH when CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore interrupt cannot be requested when DISEL = 0.

Table 8.7 lists the register function in repeat transfer mode. Figure 8.8 shows the memory repeat transfer mode.

Rev. 2.00 Jun. 28, 2007 Page 328 of 864

REJ09B0341-0200



CRAH	ranster count storage	СКАН	CRAH
CRAL	Transfer count A	CRAL – 1	CRAH
CRB	Transfer count B	Not updated	Not updated
Note: *	Transfer information writeback is skipped.		





Figure 8.8 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)

Table 8.8 lists the register function in block transfer mode. Figure 8.9 shows the memory block transfer mode.

**Table 8.8** Register Function in Block Transfer Mode

Register	Function	Written Back Value
SAR	Source address	DTS =0: Incremented/decremented/fixed*
		DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value
		DTS =1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB – 1

Note: \* Transfer information writeback is skipped.





# Figure 8.9 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)

#### 8.5.7 Chain Transfer

Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. Setting the CHNE and CHNS bits set to 1 enables a chain transfer only when the transfer counter reaches 0. SAR, DAR, CMRA, and MRB, which define data transfers, can be set independently. Figure 8.10 sho

chain transfer operation.

In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not general end of the specified number of transfers or by setting the DISEL bit to 1, and the interruflag for the activation source and DTCER are not affected.

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bit to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.



Rev. 2.00 Jun. 28, 2007 Pag




Figure 8.10 Operation of Chain Transfer




Figure 8.11 DTC Operation Timing (Example of Short Address Mode in Normal Transfer Mode or Repeat Transfer




Figure 8.12 DTC Operation Timing (Example of Short Address Mode in Block Transfer Mode with Block Size of



Rev. 2.00 Jun. 28, 2007 Pag

Figure 8.13 DTC Operation Timing (Example of Short Address Mode in Chain T




Figure 8.14 DTC Operation Timing (Example of Full Address Mode in Normal Transfer Mode or Repeat Trans

Rev. 2.00 Jun. 28, 2007 Page 334 of 864

REJ09B0341-0200



Block transfer	1	0*1	4*2	3*3	0*1	3* <sup>2.3</sup>	2*4	1*5	3•P* <sup>6</sup> 2•P* <sup>7</sup> 1•P	3•P* <sup>6</sup> 2•P* <sup>7</sup> 1•P		
[Legend] P: Block size (CRAH and CRAL value)												
Note:	1. W	/hen t	ransfe	r infor	matio	on rea	d is s	kipped	d			

- 2. In full address mode operation
- 3. In short address mode operation 4. When the SAR or DAR is in fixed mode
  - 5. When the SAR and DAR are in fixed mode
- 6. When a longword is transferred while an odd address is specified in the address register 7. When a word is transferred while an odd address is specified in the address

when a longword is transferred while address 4n + 2 is specified

RENESAS

Word data	ead S <sub>∟</sub>	1	1	4	2	2	4	4 + 2m	2
Longword o	lata read S <sub>⊾</sub>	1	1	8	4	2	8	12 + 4m	4
Byte data w	rrite S <sub>м</sub>	1	1	2	2	2	2	3 + m	2
Word data	write S <sub>м</sub>	1	1	4	2	2	4	4 + 2m	2
Longword o	lata write S <sub>м</sub>	1	1	8	4	2	8	12 + 4m	4
Internal ope	eration S <sub>N</sub>						1		
gend]									

[Lea

m: Number of wait cycles 0 to 7 (For details, see section 6, Bus Controller (BSC).)

The number of execution cycles is calculated from the formula below. Note that  $\Sigma$  means of all transfers activated by one activation event (the number in which the CHNE bit is se plus 1).

#### 8.5.10 **DTC Bus Release Timing**

Dyle dala read 5

The DTC requests the bus mastership to the bus arbiter when an activation request occurs DTC releases the bus after a vector read, transfer information read, a single data transfer, transfer information writeback. The DTC does not release the bus during transfer information read, single data transfer, or transfer information writeback.

Number of execution cycles =  $I \cdot S_1 + \Sigma (J \cdot S_1 + K \cdot S_K + L \cdot S_L + M \cdot S_M) + N \cdot S_M$ 

#### 8.5.11 **DTC Priority Level Control to the CPU**

The priority of the DTC activation sources over the CPU can be controlled by the CPU p level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specifie DTCP2 to DTCP0. For details, see section 5, Interrupt Controller.

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 336 of 864






Figure 8.15 DTC with Interrupt Activation



2. Set the start address of the transfer information for an RXI interrupt at the DTC vecto 3. Set the corresponding bit in DTCER to 1.

the data will be received in DAR, and 126 (f10060) in CRA. CRB can be set to any v

- - 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the end (RXI) interrupt. Since the generation of a receive error during the SCI reception of will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
  - 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is set RXI interrupt is generated, and the DTC is activated. The receive data is transferred f to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag automatically cleared to 0.
  - 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is held DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 338 of 864

# MD0 = 1), and word size (Sz1 = 0, Sz0 = 1). Set the source side as a repeat area (DT

Set MRB to chain transfer mode (CHNE = 1, CHNS = 0, DISEL = 0). Set the data to address in SAR, the NDRH address in DAR, and the data table size in CRAH and C

- CRB can be set to any value. 2. Perform settings for transfer to the TPU's TGR. Set MRA to source address increme (SM1 = 1, SM0 = 0), fixed destination address (DM1 = DM0 = 0), normal mode (M1 = DM0 = 0)
- = 0), and word size (Sz1 = 0, Sz0 = 1). Set the data table start address in SAR, the T address in DAR, and the data table size in CRA. CRB can be set to any value. 3. Locate the TPU transfer information consecutively after the NDR transfer information
- 4. Set the start address of the NDR transfer information to the DTC vector address.
- 5. Set the bit corresponding to the TGIA interrupt in DTCER to 1.
- 6. Set TGRA as an output compare register (output disabled) with TIOR, and enable the interrupt with TIER. 7. Set the initial output value in PODR, and the next output value in NDR. Set bits in D
- NDER for which output is to be performed to 1. Using PCR, select the TPU compar be used as the output trigger.
- 8. Set the CST bit in TSTR to 1, and start the TCNT count operation.
- 9. Each time a TGRA compare match occurs, the next output value is transferred to NI set value of the next output trigger period is transferred to TGRA. The activation so
- flag is cleared. 10. When the specified number of transfers are completed (the TPU transfer CRA value
- TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is CPU. Termination processing should be performed in the interrupt handling routine.

- 2. Prepare the upper 8-bit addresses of the start addresses for 65,536-transfer units for the data transfer in a separate area (in ROM, etc.). For example, if the input buffer is confi addresses H'200000 to H'21FFFF, prepare H'21 and H'20. 3. For the second transfer, set repeat transfer mode (with the source side as the repeat ar
- setting the transfer destination address for the first data transfer. Use the upper eight be DAR in the first transfer information area as the transfer destination. Set CHNE = DIS If the above input buffer is specified as H'200000 to H'21FFFF, set the transfer count
- 4. Execute the first data transfer 65536 times by means of interrupts. When the transfer for the first data transfer reaches 0, the second data transfer is started. Set the upper experience of the first data transfer reaches 1. of the transfer source address for the first data transfer to H'21. The lower 16 bits of the transfer destination address of the first data transfer and the transfer counter are H'000
- 5. Next, execute the first data transfer the 65536 times specified for the first data transfe means of interrupts. When the transfer counter for the first data transfer reaches 0, the data transfer is started. Set the upper eight bits of the transfer source address for the fi and the transfer counter are H'0000.
  - transfer to H'20. The lower 16 bits of the transfer destination address of the first data 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data no interrupt request is sent to the CPU.

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 340 of 864



Figure 8.16 Chain Transfer when Counter = 0

## **8.8** Interrupt Sources

An interrupt request is issued to the CPU when the DTC finishes the specified number of transfers or a data transfer for which the DISEL bit was set to 1. In the case of interrupt the interrupt set as the activation source is generated. These interrupts to the CPU are su CPU mask level and priority level control in the interrupt controller.



Rev. 2.00 Jun. 28, 2007 Pag

Transfer information can be located in on-chip RAM. In this case, the RAME bit in SYSO not be cleared to 0.

### 8.9.3 DMAC Transfer End Interrupt

When the DTC is activated by a DMAC transfer end interrupt, the DTE bit of DMDR is a controlled by the DTC but its value is modified with the write data regardless of the transcounter value and DISEL bit setting. Accordingly, even if the DTC transfer counter value becomes 0, no interrupt request may be sent to the CPU in some cases.

#### 8.9.4 DTCE Bit Setting

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all in are disabled, multiple activation sources can be set at one time (only at the initial setting) writing data after executing a dummy read on the relevant register.

#### 8.9.5 Chain Transfer

When chain transfer is used, clearing of the activation source or DTCER is performed wheat of the chain of data transfers is executed. SCI and A/D converter interrupt/activation are cleared when the DTC reads from or writes to the relevant register.

Therefore, when the DTC is activated by an interrupt or activation source, if a read/write relevant register is not included in the last chained data transfer, the interrupt or activation will be retained.

RENESAS

modifying the DTC transfer information in the CPU exception handling routine initiated transfer end interrupt.

### 8.9.8 Endian Format

The DTC supports big and little endian formats. The endian formats used when transfer information is written to and when transfer information is read from by the DTC must b same.

Rev. 2.00 Jun. 28, 2007 Page 344 of 864

REJ09B0341-0200



Ports 2 and F include an open-drain control register (ODR) that controls on/off of the outbuffer PMOSs.

All of the I/O ports can drive a single TTL load and capacitive loads up to 30 pF.

All of the I/O ports can drive Darlington transistors when functioning as output ports.

Ports 2 and 3 are Schmitt-trigger inputs. Schmitt-trigger inputs for other ports are enable used as the  $\overline{IRQ}$ , TPU, or TMR inputs.

O irripato					
	4	P14	DREQ1-A/		ĪRQ4-A,
			ĪRQ4-A/		TCLKA-B
			TCLKA-B		
	3	P13	ADTRG0/ IRQ3-A	_	ĪRQ3-A
	2	P12/SCK2	ĪRQ2-A	DACK0-A	IRQ2-A
	1	P11	RxD2/ IRQ1-A	TEND0-A	ĪRQ1-A
	0	P10	DREQ0-A/ IRQ0-A	TxD2	ĪRQ0-A

Rev. 2.00 Jun. 28, 2007 Page 346 of 864

REJ09B0341-0200



4	P24/ TIOCB4/ SCK1	TIOCA4/ TMRI1	PO4	P24, TIOCB4, TIOCA4, TMRI1
3	P23/ TIOCD3	IRQ11-A/ TIOCC3	PO3	All input functions
2	P22/ TIOCC3	ĪRQ10-A	PO2/TMO0/ TxD0	All input functions
1	P21/ TIOCA3	TMCI0/ RxD0/ IRQ9-A	PO1	P21, IRQ9-A, TIOCA3, TMCI0
0	P20/ TIOCB3/ SCK0	TIOCA3/ TMRI0/ IRQ8-A	PO0	P20, IRQ8-A, TIOCB3, TIOCA3, TMRI0

		3	P33/ TIOCD0	TIOCCO/ TCLKB-A DREQ1-B	PO11	All input functions
		2	P32/ TIOCC0	TCLKA-A	PO10/ DACK0-B	All input functions
		1	P31/ TIOCB0	TIOCA0	PO9/ TEND0-B	All input functions
		0	P30/ TIOCA0	DREQ0-B	PO8	All input functions
;	General input port also functioning as A/D converter inputs and D/A converter outputs	7	_	P57/AN7 ĪRQ7-B	DA1	ĪRQ7-B —
		6	_	P56/AN6 IRQ6-B	DA0	ĪRQ6-B
		5	_	P55/AN5 IRQ5-B	_	ĪRQ5-B
		4	_	P54/AN4 IRQ4-B	_	ĪRQ4-B
		3	_	P53/AN3 IRQ3-B	_	ĪRQ3-B
		2	_	P52/AN2 IRQ2-B	_	ĪRQ2-B
		1	_	P51/AN1 IRQ1-B	_	ĪRQ1-B
		0	_	P50/AN0 IRQ0-B	_	ĪRQ0-B

TIOCA1



TEND1-B

functions

				IRQ11-B			
		2	P62/SCK4	IRQ10-B	TMO2/ DACK2	IRQ10-B	-
		1	P61	TMCI2/ RxD4/ IRQ9-B	TEND2	TMCI2, IRQ9-B	-
		0	P60	TMRI2/ DREQ2/ IRQ8-B	TxD4	TMRI2, ĪRQ8-B	-
Port A		7	_	PA7	Вф	_	_
	also functioning as system clock output and bus	6	PA6	_	AS/AH/ BS-B	_	
	control I/Os	5	PA5	_	RD	-	
		4	PA4	_	LHWR/LUB	-	
		3	PA3		LLWR/LLB	-	
		2	PA2	BREQ/ WAIT	_	-	
		1	PA1	_	BACK/ (RD/WR)	<del>-</del>	
		0	PA0	_	BREQO/ BS-A	_	



					CS2-B/ CS5-A/ CS6-B/ CS7-B			
		0	PB0	_	CS0/CS4/ CS5-B			
Port D	General I/O port	7	PD7		A7	_	0	
	also functioning as address	6	PD6	_	A6			
	outputs	5	PD5	_	A5			
		4	PD4	_	A4			
		3	PD3	_	A3			
		2	PD2	_	A2			
		1	PD1	_	A1			
		0	PD0	_	A0			
Port E	General I/O port	7	PE7	_	A15		0	
	also functioning as address	6	PE6	_	A14	<del></del>		
	outputs	5	PE5	_	A13	_		
		4	PE4	_	A12	_		
		3	PE3	_	A11	_		
		2	PE2	_	A10	_		
		1	PE1	_	A9	_		

PB1

CS2-A/ CS6-A CS1/

A8

PE0

0

		1	PF1	_	A17	_	
		0	PF0	_	A16	_	
Port H	General I/O port	7	PH7/D7*2	_	_	_	0
	also functioning as bi-directional	6	PH6/D6*2	_	_	_	
	data bus	5	PH5/D5*2	_	_	_	
		4	PH4/D4* <sup>2</sup>	_	_		
		3	PH3/D3*2	_	_		
		2	PH2/D2*2	_	_		
		1	PH1/D1*2	_	_		
		0	PH0/D0*2	_	_		
Port I	General I/O port	7	PI7/D15*2	_	_	_ (	0
	also functioning as bi-directional	6	PI6/D14*2	_	_	_	
	data bus	5	PI5/D13*2	_	_	_	
		4	PI4/D12*2	_	_	_	
		3	PI3/D11*2	_	_	- - -	
		2	PI2/D10*2	_	_		
		1	PI1/D9* <sup>2</sup>	_	_		
		0	PI0/D8*2	_	_	_	

Notes: 1. Pins without Schmitt-trigger input buffer have CMOS input buffer.

2. Addresses are also output when accessing to the address/data multiplexed l/

Port 6*1	6	0	0	0	0	_
Port A	8	0	0	0	0	_
Port B*2	4	0	0	0	0	_
Port D	8	0	0	0	0	0
Port E	8	0	0	0	0	0
Port F	8	0	0	0	0	0
Port H	8	0	0	0	0	0
Port I	8	0	0	0	0	0
[Legend]						

0

0

O: Register exists

Port 3

Port 5

ŏ

8

-: No register exists

- Notes: 1. The lower six bits are valid and the upper two bits are reserved. The write value always be the initial value.
  - 2. The lower four bits are valid and the upper four bits are reserved. The write va should always be the initial value.

Rev. 2.00 Jun. 28, 2007 Page 352 of 864 REJ09B0341-0200

RENESAS

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7DDR	Pn6DDR	Pn5DDR	Pn4DDR	Pn3DDR	Pn2DDR	Pn1DDR	
Initial Value	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

**Table 9.3** Startup Mode and Initial Value

## Startup Mode

	•	
Port	External Extended Mode	Single-Chip Mode
Port A	H'80	H'00
Other ports		H'00

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

#### Port Register (PORTn) (n = 1 to 3, 5, 6, A, B, D to F, H, and I) 9.1.3

PORT is an 8-bit read-only register that reflects the port pin state. A write to PORT is inv When PORT is read, the DR bits that correspond to the respective DDR bits set to 1 are r the status of each pin whose corresponding DDR bit is cleared to 0 is also read regardless ICR value.

The initial value of PORT is undefined and is determined based on the port pin state.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	
Initial Value	Undefined	Ur						
R/W	R	R	R	R	R	R	R	

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.

Rev. 2.00 Jun. 28, 2007 Page 354 of 864

REJ09B0341-0200



When PORT is read, the pin state is always read regardless of the ICR value. When the is cleared to 0 at this time, the read pin state is not reflected in a corresponding on-chip module.

If ICR is modified, an internal edge may occur depending on the pin state. Accordingly, should be modified when the corresponding input pins are not used. For example, an  $\overline{IR}$  modify ICR while the corresponding interrupt is disabled, clear the IRQF flag in ISR of interrupt controller to 0, and then enable the corresponding interrupt. If an edge occurs a ICR setting, the edge should be cancelled.

The initial value of ICR is H'00.

Bit	7	6	5	4	3	2	1
Bit Name	Pn7ICR	Pn6ICR	Pn5ICR	Pn4ICR	Pn3ICR	Pn2ICR	Pn1ICR
Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: The lower six bits are valid and the upper two bits are reserved for port 6 registers.

The lower four bits are valid and the upper four bits are reserved for port B registers.



Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Hardware

Software

Ot

Table 9.4 **Input Pull-Up MOS State** 

Port	Pin State	Reset	Standby Mode	Standby I	Mode
Port D	Address output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OF
Port E	Address output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OF
Port F	Address output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OF
Port H	Data input/output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OF
Port I	Data input/output			OFF	
	Port output			OFF	
	Port input		OFF		ON/OF
[Legend]					
OFF.	The install on MOC is all	wave off			

The input pull-up MOS is always off. OFF:

ON/OFF: If PCR is set to 1, the input pull-up MOS is on; if PCR is cleared to 0, the input

MOS is off.

Rev. 2.00 Jun. 28, 2007 Page 356 of 864



Bit Name	Pn7ODR	Pn6ODR	Pn5ODR	Pn4ODR	Pn3ODR	Pn2ODR	Pn1ODR
Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

## 9.2 Output Buffer Control

This section describes the output priority of each pin.

The name of each peripheral module pin is followed by "\_OE". This (for example: TIO indicates whether the output of the corresponding function is valid (1) or if another setti specified (0). Table 9.5 lists each port output signal's valid setting. For details on the corresponding output signals, see the register description of each peripheral module. If t of each peripheral module pin is followed by A or B, the pin function can be modified b function control register (PFCR). For details, see section 9.3, Port Function Controller.

For a pin whose initial value changes according to the activation mode, "Initial value E' the initial value when the LSI is started up in external extended mode and "Initial value indicates the initial value when the LSI is started in single-chip mode.



Rev. 2.00 Jun. 28, 2007 Pag

P17 input
(initial setting)

## (2) $P16/\overline{DACK1}$ -A/ $\overline{IRQ6}$ -A/ $\overline{TCLKC}$ -B

The pin function is switched as shown below according to the combination of the DMAC setting and P16DDR bit setting.

		Setting		
		DMAC	I/O Port	
Module Name	Pin Function	DACK1A_OE	P16DDR	
DMAC	DACK1-A output	1	_	
I/O port	P16 output	0	1	
	P16 input (initial setting)	0	0	

REJ09B0341-0200



(initial setting)

## (4) P14/DREQ1-A/IRQ4-A/TCLKA-B

The pin function is switched as shown below according to the P14DDR bit setting.

		Setting	
		I/O Port	
Module Name	Pin Function	P14DDR	
I/O port	P14 output	1	
	P14 input (initial setting)	0	

### (5) P13/ADTRG0/IRQ3-A

The pin function is switched as shown below according to the P13DDR bit setting.

		Setting
		I/O Port
Module Name	Pin Function	P13DDR
I/O port	P13 output	1
	P13 input (initial setting)	0

Rev. 2.00 Jun. 28, 2007 Pag REJ09

I/O port	P12 output	U	Ü	I
	P12 input (initial setting)	0	0	0

## (7) $P11/RxD2/\overline{TEND0}-A/\overline{IRQ1}-A$

The pin function is switched as shown below according to the combination of the DMAC setting and P11DDR bit setting.

		Setting		
		DMAC	I/O Port	
Module Name	Pin Function	TEND0A_OE	P11DDR	
DMAC	TEND0-A output	1	_	
I/O port	P11 output	0	1	
	P11 input (initial setting)	0	0	

Rev. 2.00 Jun. 28, 2007 Page 360 of 864

P 10 input (initial setting)

# 9.2.2

Port 2

## (1) P27/PO7/TIOCA5/TIOCB5

The pin function is switched as shown below according to the combination of the TPU a register settings and P27DDR bit setting.

		Setting		
		TPU	PPG	I/O Por
Module Name	Pin Function	TIOCB5_OE	PO7_OE	P27DD
TPU	TIOCB5 output	1		_
PPG	PO7 output	0	1	_
I/O port	P27 output	0	0	1
	P27 input (initial setting)	0	0	0

SCI	TXDT output	U	U	ı		
PPG	PO6 output	0	0	0	1	
I/O port	P26 output	0	0	0	0	
	P26 input (initial setting)	0	0	0	0	

## (3) P25/PO5/TIOCA4/TMCI1/RxD1

The pin function is switched as shown below according to the combination of the TPU ar register settings and P25DDR bit setting.

		Setting			
		TPU	PPG	I/O Por	
Module Name	Pin Function	TIOCA4_OE	PO5_OE	P25DD	
TPU	TIOCA4 output	1	_	_	
PPG	PO5 output	0	1	_	
I/O port	P25 output	0	0	1	
	P25 input (initial setting)	0	0	0	

Rev. 2.00 Jun. 28, 2007 Page 362 of 864

I/O port	P24 output	0	0	0	1
	P24 input (initial setting)	0	0	0	0
(5) P23/PO3	3/TIOCC3/TIOCD3/ĪR	<del>011</del> -A			

### (5) P25/P05/110CC5/110CD5/IRQ11-

PO4 output

The pin function is switched as shown below according to the combination of the TPU a register settings and P23DDR bit setting.

		Setting			
		TPU	PPG	I/O Por	
Module Name	Pin Function	TIOCD3_OE	PO3_OE	P23DD	
TPU	TIOCD3 output	1	_	_	
PPG	PO3 output	0	1	_	
I/O port	P23 output	0	0	1	
	P23 input (initial setting)	0	0	0	

SCI	1 XDO output	0	U	1	_	
PPG	PO2 output	0	0	0	1	
I/O port	P22 output	0	0	0	0	
	P22 input (initial setting)	0	0	0	0	
(E) PATEROT ENOUGH A TENEROUS A						

## (7) P21/PO1/TIOCA3/TMCI0/RxD0/IRQ9-A

The pin function is switched as shown below according to the combination of the TPU ar register settings and P21DDR bit setting.

		Setting			
		TPU	PPG	I/O Por	
Module Name	Pin Function	TIOCA3_OE	PO1_OE	P21DD	
TPU	TIOCA3 output	1	_	_	
PPG	PO1 output	0	1	_	
I/O port	P21 output	0	0	1	
_	P21 input (initial setting)	0	0	0	

Rev. 2.00 Jun. 28, 2007 Page 364 of 864

	. Go output	•	•	•	
I/O port	P20 output	0	0	0	1
	P20 input (initial setting)	0	0	0	0

## 9.2.3 Port 3

## (1) P37/PO15/TIOCA2/TIOCB2/TCLKD-A

The pin function is switched as shown below according to the combination of the TPU a

register settings an	d P37DDR bit setting.					
		Setting				
		TPU	PPG	I/O Po		
<b>Module Name</b>	Pin Function	TIOCB2_OE	PO15_OE	P37DD		
TPU	TIOCB2 output	1	_	_		
PPG	PO15 output	0	1	_		
I/O port	P37 output	0	0	1		
	P37 input (initial setting)	0	0	0		

I/O port	P36 output	U	U	l
	P36 input (initial setting)	0	0	0

## (3) P35/PO13/TIOCA1/TIOCB1/TCLKC-A/DACK1-B

The pin function is switched as shown below according to the combination of the DMAC and PPG register settings and P35DDR bit setting.

		Setting			
		DMAC	TPU	PPG	I/O
Module Name	Pin Function	DACK1B_OE	TIOCB1_OE	PO13_OE	P35
DMAC	DACK1-B output	1	_	_	_
TPU	TIOCB1 output	0	1	_	_
PPG	PO13 output	0	0	1	_
I/O port	P35 output	0	0	0	1
	P35 input (initial setting)	0	0	0	0

Rev. 2.00 Jun. 28, 2007 Page 366 of 864

PPG	PO 12 output	0	0	ı	
I/O port	P34 output	0	0	0	1
	P34 input (initial setting)	0	0	0	0

## (5) P33/PO11/TIOCC0/TIOCD0/TCLKB-A/\(\overline{DREQ1}\)-B

The pin function is switched as shown below according to the combination of the TPU a register settings and P33DDR bit setting.

			Setting	
		TPU	PPG	I/O Por
Module Name	Pin Function	TIOCD0_OE	PO11_OE	P33DD
TPU	TIOCD0 output	1	_	_
PPG	PO11 output	0	1	_
I/O port	P33 output	0	0	1
	P33 input (initial setting)	0	0	0

PPG	PO 10 output	0	0	ı	_
I/O port	P32 output	0	0	0	1
	P32 input (initial setting)	0	0	0	0

## (7) P31/PO9/TIOCA0/TIOCB0/TENDO-B

The pin function is switched as shown below according to the combination of the DMAC and PPG register settings and P31DDR bit setting.

		Setting			
		DMAC	TPU	PPG	I/O
Module Name	Pin Function	TEND0B_OE	TIOCB0_OE	PO9_OE	P31
DMAC	TEND0-B output	1	_	_	_
TPU	TIOCB0 output	0	1	_	_
PPG	PO9 output	0	0	1	_
I/O port	P31 output	0	0	0	1
	P31 input (initial setting)	0	0	0	0

Rev. 2.00 Jun. 28, 2007 Page 368 of 864



9.2.4 Port 5		
(1) P57/AN7/DA1/ <del>IRQ7</del> -B		
Module Name	Pin Function	
D/A converter	DA1 output	
(2) P56/AN6/DA0/ <del>IRQ6</del> -B		

U

0

U

0

0

P30 output

(initial setting)

P30 input

I/O port

Module Name	Pin Function	
D/A converter	DA0 output	

DIVIAC	DACKS output	ı	<del>-</del>	_
TMR	TMO3 output	0	1	_
I/O port	P65 output	0	0	1
	P65 input (initial setting)	0	0	0
(2) P64/TM(	CI3/TEND3			

The pin function is switched as shown below according to the combination of the DMAC setting and P64DDR bit setting.

			Setting	
		DMAC	I/O Port	
Module Name	Pin Function	TEND3_OE	P64DDR	
DMAC	TEND3 output	1	_	
I/O port	P64 output	0	1	
	P64 input (initial setting)	0	0	

Rev. 2.00 Jun. 28, 2007 Page 370 of 864

## (4) 102/1002/3CR4/DACR2/IRQ10-D

The pin function is switched as shown below according to the combination of the DMA and SCI register settings and P62DDR bit setting.

		Setting				
		DMAC	TMR	SCI	I/C	
Module Name	Pin Function	DACK2_OE	TMO2_OE	SCK4_OE	P6	
DMAC	DACK2 output	1	_	_	_	
TMR	TMO2 output	0	1	_	_	
SCI	SCK4 output	0	0	1	_	
I/O port	P62 output	0	0	0	1	
	P62 input (initial setting)	0	0	0	0	

## (5) P61/TMCI2/RxD4/TEND2/IRQ9-B

The pin function is switched as shown below according to the combination of the DMA setting and P61DDR bit setting.

			Setting		
		DMAC	I/O Port		
Module Name	Pin Function	TEND2_OE	P61DDR		
DMAC	TEND2 output	1	_		
I/O port	P61 output	0	1		
	P61 input (initial setting)	0	0		



Rev. 2.00 Jun. 28, 2007 Pag REJ09

## (1) PA7/B\$\phi\$

The pin function is switched as shown below according to the PA7DDR bit setting.

		Setting
		I/O Port
Module Name	Pin Function	PA7DDR
I/O port	B∳ output* (initial setting E)	1
	PA7 input (initial setting S)	0

[Legend]

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

Note: \* The type of  $\phi$  to be output switches according to the POSEL1 bit in SCKCR. For see section 19.1.1, System Clock Control Register (SCKCR).

REJ09B0341-0200



	(initial setting E)				
I/O port	PA6 output	0	0	0	1
	PA6 input (initial setting S)	0	0	0	0
[Legend]					
Initial setting E	: Initial setting in extern	al extended r	node		

0

0

1

Initial setting S: Initial setting in single-chip mode Note: \* Valid in external extended mode (EXPE = 1)

AS output\*

## (3) PA5/RD

The pin function is switched as shown below according to the combination of operating EXPE bit, and the PA5DDR bit settings.

		Setting		
		MCU Operating Mode	I/O Port	
Module Name	Pin Function	EXPE	PA5DDR	
Bus controller	RD output* (Initial setting E)	1	_	
I/O port	PA5 output	0	1	
	PA5 input (initial setting S)	0	0	

## [Legend]

Initial setting E: Initial setting in external extended mode Initial setting S: Initial setting in single-chip mode

\* Valid in external extended mode (EXPE = 1) Note:

Rev. 2.00 Jun. 28, 2007 Pag RENESAS REJ09

	(initial setting E)			
I/O port	PA4 output	0	0	1
	PA4 input (initial setting S)	0	0	0

## [Legend]

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

Notes: 1. Valid in external extended mode (EXPE = 1)

When the byte control SRAM space is accessed while the byte control SRAM specified or while LHWROE =1, this pin functions as the LUB output; otherwise LHWR output.



[Legend]
Initial setting E: Initial setting in external extended mode
Initial setting S: Initial setting in single-chip mode
Notes: 1. Valid in external extended mode (EXPE = 1)
2. If the byte control SRAM space is accessed, this pin functions as the $\overline{\text{LLB}}$ out

0

0

1

## (6) PA2/BREQ/WAIT

PA3 output

otherwise, the  $\overline{\text{LLWR}}$ .

PA3 input (initial setting S)

I/O port

The pin function is switched as shown below according to the combination of the bus coregister setting and the PA2DDR bit setting.

		Setting		
		Bus Co	ontroller	I/O Port
Module Name	Pin Function	BCR_BRLE	BCR_WAITE	PA2DDR
Bus controller	BREQ input	1	_	_
	WAIT input	0	1	_
/O port	PA2 output	0	0	1
	PA2 input (initial setting)	0	0	0

REJ09

Bus controller	BACK output *	1	_	_	
	RD/WR output *	0	1	_	
		0	0	1	_
I/O port	PA1 output	0	0	0	1
	PA1 input (initial setting)	0	0	0	0
Note: * Valid in	external extended mo	ode (EXP	PE = 1)		

# (8) PA0/BREQO/BS-A

The pin function is switched as shown below according to the combination of operating r EXPE bit, bus controller register, port function control register (PFCR), and the PA0DDI settings.

			Setting	
		I/O Port	Bus Controller	I/O Port
Module Name	Pin Function	BSA_OE	BREQ_OE	PA0DDF
Bus controller	BS-A output*	1	_	_
	BREQO output*	0	1	_
I/O port	PA0 output	0	0	1
	PA0 input (initial setting )	0	0	0

Note: \* Valid in external extended mode (EXPE = 1)

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 376 of 864

		PB3 input	0	
		(initial setting)		
Note:	*	Valid in external extended	mode (EXPE =	1)

PB3 output

## (1) $PB2/\overline{CS2}-A/\overline{CS6}-A$

I/O port

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PB2DDR bit settings.

0

0

0

1

0

			Setting	
			I/O Port	
Module Name	Pin Function	CS2A_OE	CS6A_OE	PB2DD
Bus controller	CS2-A output*	1	_	_
	CS6-A output*	_	1	_
I/O port	PB2 output	0	0	1
	PB2 input (initial setting)	0	0	0

Note: \* Valid in external extended mode (EXPE = 1)

REJ09

	CS5-A output*		_	l			
	CS6-B output*			_	1	_	
	CS7-B output*	_		_	_	1	
I/O port	PB1 output	0	0	0	0	0	
	PB1 input (initial setting)	0	0	0	0	0	
Note: * Valid in external extended mode (EXPE = 1)							

Troto. Talia ili oktorilai oktorilada iliodo (Ext. E =

CS4 output\*

PB0 output

PB0 input

CS5-B output\*

# $(3) \quad PB0/\overline{CS0}/\overline{CS4}/\overline{CS5}-B$

The pin function is switched as shown below according to the combination of operating r EXPE bit, port function control register (PFCR), and the PB0DDR bit settings.

EXPE bit, port fur	iction control register	(PFCR), and t	he PB0DDR b	oit settings.	
			S	etting	
			1/	O Port	
Module Name	Pin Function	CS0_OE	CS4_OE	CS5B_OE	PB(
Bus controller	CS0 output* (initial setting E)	1	_	_	_

0

0

1

0

0

1

0

0

1

0

(initial setting 5)
[Legend]
Initial setting E: Initial setting in on-chip ROM disabled external extended mode
Initial setting S: Initial setting in other modes

Note: \* Valid in external extended mode (EXPE = 1)

Rev. 2.00 Jun. 28, 2007 Page 378 of 864

RENESAS

I/O port

Bus contro	oller Address o	extended m	
		On-chip RC extended m	
I/O port	PDn outpu	ut Single-chip	mode* 1
	PDn input (initial sett		r than on-chip 0 ed extended
[Legend]			
n = 0 to 7			
Note: *	Address output is er	abled by setting PDnD	DR = 1 in external extended mo

(EXPE = 1)

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

	extended mode	
	On-chip ROM enabled extended mode	1
PEn output	Single-chip mode*	1
PEn input (initial setting)	Modes other than on-chip ROM disabled extended mode	0
Address output is enabled by	setting PDnDDR = 1 in exteri	nal extended mode
	PEn input (initial setting)	On-chip ROM enabled extended mode  PEn output Single-chip mode*  PEn input Modes other than on-chip ROM disabled extended

On-chip ROIVI disabled

Address output

9.2.10

(EXPE = 1)

Port F

Bus controller

# (1) PF7/A23

The pin function is switched as shown below according to the combination of operating r EXPE bit, port function control register (PFCR), and the PF7DDR bit settings.

			S	etting
MCU Operating			1/	O Port
Mode	Module Name	Pin Function	A23_OE	PF
Modes other than on-chip ROM disabled extended	Bus controller	A23 output*	1	_
	I/O port	PF7 output	0	1
mode		PF7 input (initial setting)	0	0

\* Valid in external extended mode (EXPE = 1) Note:

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 380 of 864

mode	PF6 input (initial setting
Notes	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

Note: \* Valid in external extended mode (EXPE = 1)

## (3) PF5/A21

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PF5DDR bit settings.

			Set		
MCU			1/	О Ро	
Operating Mode	Module Name	Pin Function	A21_OE	P	
Modes other than	Bus controller	A21 output*	1	_	
on-chip ROM	I/O port	PF5 output	0	1	
disabled extended mode		PF5 input (initial setting)	0	0	

Note: \* Valid in external extended mode (EXPE = 1)



Modes other than	Bus controller	A20 output*	1	
on-chip ROM disabled extended	I/O port	PF4 output	0	
mode		PF4 input (initial setting)	0	
Note: * Valid in 6	external extended mode (EXPE = 1)			

## (5) PF3/A19

disabled extended

Modes other than

mode

The pin function is switched as shown below according to the combination of operating r

1 0

1

0

EXPE bit, port fund	ction control register	(PFCR), and the PF3DI	OR bit settings.	
			s	etting
MCU			1/0	O Port
Operating Mode	Module Name	Pin Function	A19_OE	PF:
On-chip ROM	Bus controller	A19 output	_	_

A19 output\*

1 0

0

on-chip ROM	I/O port	PF3 output
disabled extended	i/O port	110 output
		DEO innut /

Bus controller

PF3 input (initial setting) mode

Note: \* Valid in external extended mode (EXPE = 1)



disabled extended	112 output		
mode	PF2 input (initial setting)		
Note: * Valid in external extended mod	de (EXPE = 1)		

Bus controller

I/O port

## PF1/A17

Modes other than

on-chip ROM

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PF1DDR bit settings.

A18 output\*

PF2 output

1

0

0

1

0

			S	Settin
MCU			1/	O Po
Operating Mode	Module Name	Pin Function	A17_OE	PF
On-chip ROM disabled extended mode	Bus controller	A17 output	_	
Modes other than	Bus controller	A17 output*	1	
on-chip ROM disabled extended	I/O port	PF1 output	0	1
mode		PF1 input (initial setting)	0	0
Note: * Valid in e	external extended m	node (EXPE = 1)		

Modes other than	Bus controller	A16 output*	1			
on-chip ROM disabled extended	I/O port	PF0 output	0			
mode		PF0 input (initial setting)	0			
Note: * Valid in external extended mode (EXPE = 1)						

## 9.2.11 Port H

Modes other than

## PH7/D7, PH6/D6, PH5/D5, PH4/D4, PH3/D3, PH2/D2, PH1/D1, PH0/D0

The pin function is switched as shown below according to the combination of operating r EXPE bit, and the PHnDDR bit settings.

1 0

		Setting		
		MCU Operating Mode	I/O Port	
Module Name	Pin Function	EXPE	PHnDDR	
Bus controller	Data I/O* (initial setting E)	1	_	
I/O port	PHn output	0	1	
	PHn input (initial setting S)	0	0	

[Legend]

Initial setting E: Initial setting in external extended mode Initial setting S: Initial setting in single-chip mode

n = 0 to 7

\* Valid in external extended mode (EXPE = 1) Note:

Rev. 2.00 Jun. 28, 2007 Page 384 of 864



Bus controller	(initial setting E)	!	_		
I/O port	PIn output	0	1		
	PIn input (initial setting S)	0	0		
[Legend]					
Initial setting E: Initial setting in external extended mode					

Initial setting S: Initial setting in single-chip mode n = 0 to 7

Note: \* Valid in external extended mode (EXPE = 1)

					$SMR_2.C/A = 0$ , $SCR_2.CKE$ [1, 0 while $SMR_2.C/A = 1$ , $SCR_2.CK$
	1	TEND0A_OE	TEND0	PFCR7.DMAS0[A,B] = 00	DMDR.TENDE = 1
	0	TxD2_OE	TxD2		SCR.TE = 1
P2	7	TIOCB5_OE	TIOCB5		TPU.TIOR5.IOB3 = 0, TPU.TIOR5 = 01/10/11
		PO7_OE	PO7		NDERL.NDER7 = 1
	6	TIOCA5_OE	TIOCA5		TPU.TIOR5.IOA3 = 0, TPU.TIOR5 = 01/10/11
		TMO1_OE	TMO1		TCSR.OS3,2 = 01/10/11 or TCSR = 01/10/11
		TxD1_OE	TxD1		SCR.TE = 1
		PO6_OE	PO6		NDERL.NDER6 = 1
	5	TIOCA4_OE	TIOCA4		TPU.TIOR4.IOA3 = 0, TPU.TIOR4 = 01/10/11
		PO5_OE	PO5		NDERL.NDER5 = 1
	4	TIOCB4_OE	TIOCB4		TPU.TIOR4.IOB3 = 0, TPU.TIOR4 = 01/10/11
		SCK1_OE	SCK1		When SCMR_1.SMIF = 1: SCR_1.TE = 1 or SCR_1.RE = 1 v SMR_1.GM = 0, SCR_1.CKE [1, 0] while SMR_1.GM = 1 When SCMR_1.SMIF = 0:

Rev. 2.00 Jun. 28, 2007 Page 386 of 864 RENESAS REJ09B0341-0200

PO4



When  $SCMR_2.SMIF = 0$ : SCR\_2.TE = 1 or SCR\_2.RE = 1 v

SCR\_1.TE = 1 or SCR\_1.RE = 1 v  $SMR_1.C/A = 0$ ,  $SCR_1.CKE[1, 0]$ while SMR\_1.C/A = 1, SCR\_1.CK

NDERL.NDER4 = 1

PO4\_OE

	_				
	0	TIOCB3_OE	TIOCB3		TPU.TIORH3.IOB3 = 0, TPU.TIORH3.IOB[1,0] = 01/10/1
		SCK0_OE	SCK0		When SCMR_0.SMIF = 1: SCR_0.TE = 1 or SCR_0.RE = 1 SMR_0.GM = 0, SCR_0.CKE [1, while SMR_0.GM = 1 When SCMR_0.SMIF = 0: SCR_0.TE = 1 or SCR_0.RE = 1 SMR_0.C/A = 0, SCR_0.CKE [1, while SMR_0.C/A = 1, SCR_0.C
		PO0_OE	PO0		NDERL.NDER0 = 1
P3	7	TIOCB2_OE	TIOCB2		TPU.TIOR2.IOB3 = 0, TPU.TIOF = 01/10/11
		PO15_OE	PO15		NDERH.NDER15 = 1
	6	TIOCA2_OE	TIOCA2		TPU.TIOR2.IOA3 = 0, TPU.TIOF = 01/10/11
		PO14_OE	PO14		NDERH.NDER14 = 1
	5	DACK1B_OE	DACK1	PFCR7.DMAS1[A,B] = 01	DACR.AMS = 1, DMDR.DACKE
		TIOCB1_OE	TIOCB1		TPU.TIOR1.IOB3 = 0, TPU.TIOF = 01/10/11
		PO13_OE	PO13		NDERH.NDER13 = 1
	4	TEND1B_OE	TEND1	PFCR7.DMAS1[A,B] = 01	DMDR.TENDE = 1
		TIOCA1_OE	TIOCA1		TPU.TIOR1.IOA3 = 0, TPU.TIOF = 01/10/11
		PO12_OE	PO12		NDERH.NDER12 = 1
				RENESAS	Rev. 2.00 Jun. 28, 2007 Pag

TIOCA3\_OE

PO1\_OE

TIOCA3

PO1

TPU.TIORH3.IOA3 = 0,

NDERL.NDER1 = 1

TPU.TIORH3.IOA[1,0] = 01/10/1

		PO9_OE	PO9		NDERH.NDER9 = 1
	0	TIOCA0_OE	TIOCA0		TPU.TIORH0.IOA3 = 0, TPU.TIORH0.IOA[1,0] = 01/10/11
		PO8_OE	PO8		NDERH.NDER8 = 1
P6	5	DACK3_OE	DACK3	PFCR7.DMAS3[A,B] = 01	DACR.AMS = 1, DMDR.DACKE :
		TMO3_OE	TMO3		TCSR.OS[3,2] = 01/10/11 or TCS = 01/10/11
	4	TEND3_OE	TEND3	PFCR7.DMAS3[A,B] = 01	DMDR.TENDE = 1
	2	DACK2_OE	DACK2	PFCR7.DMAS2[A,B] = 01	DACR.AMS = 1, DMDR.DACKE =
		TMO2_OE	TMO2		TCSR.OS[3,2] = 01/10/11 or TCS = 01/10/11
		SCK4_OE	SCK4		When SCMR_4.SMIF = 1: SCR_4.TE = 1 or SCR_4.RE = 1 SMR_4.GM = 0, SCR_4.CKE [1, while SMR_4.GM = 1 When SCMR_4.SMIF = 0: SCR_4.TE = 1 or SCR_4.RE = 1 SMR_4.C/A = 0, SCR_4.CKE [1, while SMR_4.C/A = 1, SCR_4.CK
	1	TEND2_OE	TEND2	PFCR7.DMAS2[A,B] = $01$	DMDR.TENDE = 1
	0	TxD4_OE	TxD4		SCR.TE = 1
PA	7	Bφ_OE	Вф		PADDR.PA7DDR = 1, SCKCR.PC
	6	AH_OE	ĀH		SYSCR.EXPE = 1, MPXCR.MPXEn $(n = 7 \text{ to } 3) = 1$
		BSB_OE	BS	PFCR2.BSS = 1	SYSCR.EXPE = 1, PFCR2.BSE =
		AS_OE	ĀS		SYSCR.EXPE = 1, PFCR2.ASOE
	5	RD OE	RD		SYSCR.EXPE = 1

TPU.TIORH0.IOB[1,0] = 01/10/11

		CS2B_OE	CS2	PFCR2.CS2S = 1	SYSCR.EXPE = 1, PFCR0.CS2E
		CS5A_OE	CS5	PFCR1.CS5S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS5E
		CS6B_OE	CS6	PFCR1.CS6S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS6E
		CS7B_OE	CS7	PFCR1.CS7S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS7E
	0	CS0_OE	CS0		SYSCR.EXPE = 1, PFCR0.CS0E
		CS4_OE	CS4		SYSCR.EXPE = 1, PFCR0.CS4E
		CS5B_OE	CS5	PFCR1.CS5S[A,B] = 01	SYSCR.EXPE = 1, PFCR0.CS5E
PD	7	A7_OE	A7		SYSCR.EXPE = 1, PDDDR.PD7
	6	A6_OE	A6		SYSCR.EXPE = 1, PDDDR.PD6
	5	A5_OE	A5		SYSCR.EXPE = 1, PDDDR.PD5
	4	A4_OE	A4		SYSCR.EXPE = 1, PDDDR.PD4
	3	A3_OE	A3		SYSCR.EXPE = 1, PDDDR.PD3
	2	A2_OE	A2		SYSCR.EXPE = 1, PDDDR.PD2
	1	A1_OE	A1		SYSCR.EXPE = 1, PDDDR.PD1
	0	A0_OE	A0		SYSCR.EXPE = 1, PDDDR.PD0
					Pay 2.00 Jun 20 2007 Pag
				RENESA	Rev. 2.00 Jun. 28, 2007 Pag
				1 (0.103/1	HEJUS

 $\overline{\mathsf{BS}}$ 

CS3

CS7

CS2

CS<sub>6</sub>

CS<sub>1</sub>

**BREQO** 

PFCR2.BSS = 0

PFCR1.CS7S[A,B] = 00

PFCR1.CS6S[A,B] = 00

PFCR2.CS2S = 0

BSA\_OE

CS3\_OE

CS7A\_OE

CS2A OE

CS6A OE

CS1\_OE

PB 3

2

BREQO\_OE

SHAMICH.BUSELN = 1

BCR1.BREQOE = 1

SYSCR.EXPE = 1, PFCR2.BSE

SYSCR.EXPE = 1, BCR1.BRLE

SYSCR.EXPE = 1, PFCR0.CS3E

SYSCR.EXPE = 1, PFCR0.CS7E

SYSCR.EXPE = 1, PFCR0.CS2E

SYSCR.EXPE = 1, PFCR0.CS6E

SYSCR.EXPE = 1, PFCR0.CS1E

		AZZ_OL	TLL	010011.EXI E = 1,110114.AZZE
	5	A21_OE	A21	SYSCR.EXPE = 1, PFCR4.A21I
	4	A20_OE	A20	SYSCR.EXPE = 1, PFCR4.A20
	3	A19_OE	A19	SYSCR.EXPE = 1, PFCR4.A19
	2	A18_OE	A18	SYSCR.EXPE = 1, PFCR4.A18
	1	A17_OE	A17	SYSCR.EXPE = 1, PFCR4.A17
	0	A16_OE	A16	SYSCR.EXPE = 1, PFCR4.A16
РН	7	D7_E	D7	SYSCR.EXPE = 1
	6	D6_E	D6	SYSCR.EXPE = 1
	5	D5_E	D5	SYSCR.EXPE = 1
	4	D4_E	D4	SYSCR.EXPE = 1
	3	D3_E	D3	SYSCR.EXPE = 1
	2	D2_E	D2	SYSCR.EXPE = 1
	1	D1_E	D1	SYSCR.EXPE = 1
	0	D0_E	D0	SYSCR.EXPE = 1
ΡI	7	D15_E	D15	SYSCR.EXPE = 1, ABWCR.AB
	6	D14_E	D14	SYSCR.EXPE = 1, ABWCR.AB
	5	D13_E	D13	SYSCR.EXPE = 1, ABWCR.AB
	4	D12_E	D12	SYSCR.EXPE = 1, ABWCR.AB
	3	D11_E	D11	SYSCR.EXPE = 1, ABWCR.AB
	2	D10_E	D10	SYSCR.EXPE = 1, ABWCR.AB
	1	D9_E	D9	SYSCR.EXPE = 1, ABWCR.AB
	0	D8_E	D8	SYSCR.EXPE = 1, ABWCR.AB

0

7

6

PF

A8\_OE

A23\_OE

A22\_OE

Α8

A23

A22

SYSCR.EXPE = 1, PDDDR.PE0D

SYSCR.EXPE = 1, PFCR4.A23E :

SYSCR.EXPE = 1, PFCR4.A22E :

- Port function control register 6 (PPCR6)
  - Port function control register 7 (PFCR7)
  - Port function control register 9 (PFCR9)
  - Port function control register B (PFCRB)
  - Port function control register C (PFCRC)

## 9.3.1 Port Function Control Register 0 (PFCR0)

PFCR0 enables/disables the  $\overline{CS}$  output.

Bit	7	6	5	4	3	2	1	
Bit Name	CS7E	CS6E	CS5E	CS4E	CS3E	CS2E	CS1E	
Initial Value	0	0	0	0	0	0	0	Į
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Note: \* 1 in external extended mode; 0 in other modes.

Bit	Bit Name	Initial Value	R/W	Description
7	CS7E	0	R/W	CS7 to CS0 Enable
6	CS6E	0	R/W	These bits enable/disable the corresponding
5	CS5E	0	R/W	output.
4	CS4E	0	R/W	0: Pin functions as I/O port
3	CS3E	0	R/W	1: Pin functions as CSn output pin
2	CS2E	0	R/W	- (n = 7 to 0)
1	CS1E	0	R/W	-
0	CS0E	Undefined*	R/W	-

Note: \* 1 in external extended mode; 0 in other modes.



Rev. 2.00 Jun. 28, 2007 Pag REJ09

6	CS7SB*	0	R/W	Selects the output pin for $\overline{CS7}$ when $\overline{CS7}$ output enabled (CS7E = 1)
				00: Specifies pin PB3 as CS7-A output
				01: Specifies pin PB1 as CS7-B output
				10: Setting prohibited
				11: Setting prohibited
5	CS6SA*	0	R/W	CS6 Output Pin Select
4	CS6SB*	0	R/W	Selects the output pin for $\overline{CS6}$ when $\overline{CS6}$ output enabled (CS6E = 1)
				00: Specifies pin PB2 as CS6-A output
				01: Specifies pin PB1 as CS6-B output
				10: Setting prohibited
				11: Setting prohibited
3	CS5SA*	0	R/W	CS5 Output Pin Select
2	CS5SB*	0	R/W	Selects the output pin for $\overline{CS5}$ when $\overline{CS5}$ output enabled (CS5E = 1)
				00: Specifies pin PB1 as CS5-A output
				01: Specifies pin PB0 as $\overline{\text{CS5}}$ -B output
				10: Setting prohibited
				11: Setting prohibited


Description

CS7 Output Pin Select

value

R/W

CS7SA\*



Rev. 2.00 Jun. 28, 2007 Page 392 of 864



PFCR1 selects the  $\overline{\text{CS}}$  output pin, enables/disables bus control I/O, and selects the bus copins.

Bit	7	6	5	4	3	2	1
Bit Nar	ne —	CS2S	CS2S BSS		_	RDWRE	ASOE
Initial V	alue 0	0	0	0	0	0	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Name	Initial Value	R/W	Description			
7	_	0	R/W	Reserved			
				This bit is alv always be 0.	•	as 0. The w	rite value s
6	CS2S*1	0	R/W	CS2 Output	Pin Select		
				Selects the cenabled (CS	• •	or CS2 whe	en CS2 outp
				0: Specifies	oin PB2 as	CS2-A out	put pin
				1: Specifies p	oin PB1 as	CS2-B out	put pin
5	BSS	0	R/W	BS Output P	in Select		
				Selects the $\overline{\mathbf{E}}$	SS output p	in	
				0: Specifies p	oin PA0 as	BS-A outp	ut pin

1: Specifies pin PA6 as BS-B output pin

REJ09

				0: Disables the RD/WR output
				1: Enables the RD/WR output
1	ASOE	1	R/W	AS Output Enable
				Enables/disables the AS output
				0: Specifies pin PA6 as I/O port
				1: Specifies pin PA6 as $\overline{\text{AS}}$ output pin
0	_	0	R/W	Reserved
				This bit is always read as 0. The write value she always be 0.

Enables/disables the RD/WR output

Notes: 1. If multiple  $\overline{\text{CS}}$  outputs are specified to a single pin according to the  $\overline{\text{CS2}}$  output select bit, multiple  $\overline{\text{CS}}$  signals are output from the pin. For details, see section Chip Select Signals. 2. If an area is specified as a byte control SDRAM space, the pin functions as RE

output regardless of the RDWRE bit value.

Rev. 2.00 Jun. 28, 2007 Page 394 of 864

Bit	Bit Name	Initial Value	R/W	Description
7	A23E	0	R/W	Address A23 Enable
				Enables/disables the address output (A23)
				0: Disables the A23 output
				1: Enables the A23 output
6	A22E	0	R/W	Address A22 Enable
				Enables/disables the address output (A22)
				0: Disables the A22 output
				1: Enables the A22 output
5	A21E	0	R/W	Address A21 Enable
				Enables/disables the address output (A21)
				0: Disables the A21 output
				1: Enables the A21 output
4	A20E	1/0*	R/W	Address A20 Enable
				Enables/disables the address output (A20)
				0: Disables the A20 output
				1: Enables the A20 output
3	A19E	1/0*	R/W	Address A19 Enable
				Enables/disables the address output (A19)
				0: Disables the A19 output

1: Enables the A19 output

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

0	A16E	1/0*	R/W	Address A16 Enable
				Enables/disables the address output (A16)
				0: Disables the A16 output
				1: Enables the A16 output

## 9.3.5 Port Function Control Register 6 (PFCR6)

PFCR6 selects the TPU clock input pin

J	PPCR6 selects the 1PU clock input pin.									
	Bit		7	6	5	4	3	2	1	
	Bit Name	e [		LHWROE	_		TCLKS	_	_	
	Initial Va	lue	1	1	1	0	0	0	0	
	R/W		R/W	R/W	R/W	R	R/W	R/W	R/W	
	Bit	Bit	Name	Initial Value	R/W	Description				
	7	_		1	R/W	Reserved				
						This bit is always be 1.	-	as 1. The w	rite value s	sho
	6	LH	WROE	1	R/W	LHWR Output Enable				

extended mode).
0: Specifies pin PA4 as I/O port
1: Specifies pin PA4 as $\overline{\text{LHWR}}$ output

Enables/disables LHWR output (valid in external

pin

Rev. 2.00 Jun. 28, 2007 Page 396 of 864

1: Specifies pins P14 to P17 as external clock i 2 to 0 All 0 R/W Reserved

These bits are always read as 0. The write value always be 0.

## **Port Function Control Register 7 (PFCR7)** 9.3.6

Bit

PFCR7 selects the DMAC I/O pins (DREQ, DACK, and TEND).

									Г	
Bit Name		DMAS3A	DMAS3B	DMAS2	A DMAS2B	DMAS1A	DMAS1B	DMAS0A	L	
Initial Value		0	0	0	0	0	0	0		
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W		
			Initial							
Bit	Bi	t Name	Value	R/W	Description					
7	DI	MAS3A	0	R/W	DMAC contro	ol pin selec	t			
6	DI	MAS3B	0	R/W	Selects the I/	O port to c	ontrol DMA	AC_3.		
					00: Setting p	rohibited				
					01: Specifies pins P63 to P65 as DMAC contro					
					10: Setting p	rohibited				

11: Setting prohibited

REJ09

2

				01: Specifies pins P33 to P35 as DMAC control
				10: Setting prohibited
				11: Setting prohibited
1	DMAS0A	0	R/W	DMAC control pin select
0	DMAS0B	0	R/W	Selects the I/O port to control DMAC_0.
				00: Specifies pins P10 to P12 as DMAC control
				01: Specifies pins P30 to P32 as DMAC control
				10: Setting prohibited
				11: Setting prohibited

00: Specifies pins P14 to P16 as DMAC control

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 398 of 864



				capture
				1: Specifies P27 as input capture input and P20 compare
6	TPUMS4	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA4 function
				0: Specifies P25 as output compare output and capture
				1: Specifies P24 as input capture input and P29 compare
5	TPUMS3A	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA3 function
				0: Specifies P21 as output compare output and capture
				1: Specifies P20 as input capture input and P2 compare
4	TPUMS3B	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCC3 function
				0: Specifies P22 as output compare output and capture
				1: Specifies P23 as input capture input and P23

R/W

Description

TPU I/O Pin Multiplex Function Select

0: Specifies pin P26 as output compare output

Selects TIOCA5 function

Dit Name

TPUMS5



Rev. 2.00 Jun. 28, 2007 Pag

REJ09

compare

			0: Specifies P34 as output compare output and i capture
			1: Specifies P35 as input capture input and P34
			compare
1	TPUMS0A 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA0 function
			0: Specifies P30 as output compare output and i capture
			1: Specifies P31 as input capture input and P30

R/W

compare

capture

compare

Selects TIOCC0 function

TPU I/O Pin Multiplex Function Select

0: Specifies P32 as output compare output and i

1: Specifies P33 as input capture input and P32

TPUMS0B 0

RENESAS

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 400 of 864

0

				•
3	ITS11	0	R/W	IRQ11 Pin Select
				Selects an input pin for IRQ11.
				0: Selects pin P23 as IRQ11-A input
				1: Selects pin P63 as IRQ11-B input
2	ITS10	0	R/W	ĪRQ10 Pin Select
				Selects an input pin for $\overline{\text{IRQ10}}$ .
				0: Selects pin P22 as IRQ10-A input
				1: Selects pin P62 as IRQ10-B input
1	ITS9	0	R/W	ĪRQ9 Pin Select
				Selects an input pin for IRQ9.
				0: Selects pin P21 as IRQ9-A input
				1: Selects pin P61 as IRQ9-B input

R/W

Description

always be 0.

These bits are always read as 0. The write valu

Reserved

DIT Maille

7 to 4

0

ITS8

0

All 0

R/W



**IRQ8** Pin Select

Selects an input pin for IRQ8. 0: Selects pin P20 as IRQ8-A input 1: Selects pin P60 as IRQ8-B input

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

				0: Selects pin P17 as IRQ7-A input	
				1: Selects pin P57 as IRQ7-B output	
6	ITS6	0	R/W	IRQ6 Pin Select	
				Selects an input pin for $\overline{\text{IRQ6}}$ .	
				0: Selects pin P16 as IRQ6-A input	
				1: Selects pin P56 as IRQ6-B output	
5	ITS5	0	R/W	IRQ5 Pin Select	
				Selects an input pin for $\overline{\text{IRQ5}}$ .	
				0: Selects pin P15 as IRQ5-A input	
				1: Selects pin P55 as IRQ5-B output	
4	ITS4	0	R/W	IRQ4 Pin Select	
				Selects an input pin for $\overline{\text{IRQ4}}$ .	
				0: Selects pin P14 as IRQ4-A input	
				1: Selects pin P54 as IRQ4-B output	
3	ITS3	0	R/W	IRQ3 Pin Select	
				Selects an input pin for $\overline{\text{IRQ3}}$ .	
				0: Selects pin P13 as IRQ3-A input	
				1: Selects pin P53 as IRQ3-B output	
		. <u></u>			

value

R/W

ITS7

Description

**IRQ7** Pin Select

Selects an input pin for  $\overline{\text{IRQ7}}$ .

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 402 of 864

0	ITS0	0	R/W	IRQ0 Pin Select
				Selects an input pin for $\overline{IRQ0}$ .
				0: Selects pin P10 as IRQ0-A input
				1: Selects pin P50 as IRQ0-B output

When a pin is used as an output, data to be output from the pin will be latched as the if the input function corresponding to the pin is enabled. To use the pin as an output, the input function for the pin by setting ICR.

## 9.4.2 **Notes on Port Function Control Register (PFCR) Settings**

- Port function controller controls the I/O port.
  - Before enabling a port function, select the input/output destination.
- When changing input pins, this LSI may malfunction due to the internal edge.
  - To change input pins, the following procedure must be performed. — Disable the input function by the corresponding on-chip peripheral module setting
  - Select another input pin by PFCR
  - Enable its input function by the corresponding on-chip peripheral module settings
- If a pin function has both a select bit that modifies the input/output destination and an bit that enables the pin function, first specify the input/output destination by the selecand then enable the pin function by the enable bit.

- The following operations can be set for each channel: Waveform output at compare match
  - Input capture function
  - Counter clear operation
  - Synchronous operations:
    - Multiple timer counters (TCNT) can be written to simultaneously
    - Simultaneous clearing by compare match and input capture possible
    - Simultaneous input/output for registers possible by counter synchronous open
    - Maximum of 15-phase PWM output possible by combination with synchronous operation
  - Buffer operation settable for channels 0 and 3
  - Phase counting mode settable independently for each of channels 1, 2, 4, and 5
  - Cascaded operation
  - Fast access via internal 16-bit bus
  - 26 interrupt sources
  - Automatic transfer of register data
  - Programmable pulse generator (PPG) output trigger can be generated
  - Conversion start trigger for the A/D converter can be generated
  - Module stop state specifiable

		TIOCD0		
Counter cl	ear function	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	0	0	0
match output	1 output	0	0	0
odipar	Toggle output	0	0	0
Input capture function		0	0	0
Synchrono operation	ous	0	0	0
PWM mod	le	0	0	0
Phase cou	inting mode	_	0	0
Buffer ope	ration	0	_	_
DTC activa	ation	TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture

TGRB\_0

TGRC\_0

TGRD\_0

TIOCA0

TIOCB0 TIOCC0 TGRB\_1

TIOCA1

TIOCB1

TGRB\_2

TIOCA2

TIOCB2

TGRB\_3

TGRC\_3

TGRD\_3

TIOCA3

TIOCB3

TIOCC3

TIOCD3

compare

match or

input

0

0

0

0

0

0

O TGR

compare

match or

capture

input

capture

TGRB\_4

TIOCA4

TIOCB4

TGR

input

0

0

0

0

0

0

О

TGR

input

capture

compare

match or

capture

compare

match or

T

ΤI

ΤI

T

CC

m

in

ca

0

0

0

0

0

0

TO

CC

m

in

ca



(TGR)

I/O pins

General registers/

buffer registers

Rev. 2.00 Jun. 28, 2007 Page 406 of 864

	match or input capture					
Interrupt sources	5 sources	4 sources	4 sources	5 sources	4 sources	4
	Compare match or input capture 0A	Compare match or input capture 1A	Compare match or input capture 2A	Compare match or input capture 3A	Compare match or input capture 4A	o n ir
	Compare match or input capture 0B	Compare match or input capture 1B	Compare match or input capture 2B	Compare match or input capture 3B	Compare match or input capture 4B	n ir
	Compare	Overflow	Overflow	Compare	Overflow	C
	match or input capture 0C	Underflow	Underflow	match or input capture 3C	Underflow	ι
	Compare match or input capture 0D			Compare match or input capture 3D		

1 d1 0 1 1 1 1 1 1 1 1 1 1 1 1 1

TGRB\_2

compare

TGRB\_1

compare

1 01 1/ 1\_0/

TGRB\_3

compare

1 41 17 1\_07

TGRB\_0

compare

[Legend] O: Possible -: Not possible

Overflow

RENESAS

REJ09

Overflow




Figure 10.1 Block Diagram of TPU

Rev. 2.00 Jun. 28, 2007 Page 408 of 864

REJ09B0341-0200



2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM of
	TIOCB2	I/O	TGRB_2 input capture input/output compare output/PWM c
3	TIOCA3	I/O	TGRA_3 input capture input/output compare output/PWM o
	TIOCB3	I/O	TGRB_3 input capture input/output compare output/PWM o
	TIOCC3	I/O	TGRC_3 input capture input/output compare output/PWM c
	TIOCD3	I/O	TGRD_3 input capture input/output compare output/PWM o
4	TIOCA4	I/O	TGRA_4 input capture input/output compare output/PWM o
	TIOCB4	I/O	TGRB_4 input capture input/output compare output/PWM o
5	TIOCA5	I/O	TGRA_5 input capture input/output compare output/PWM o
	TIOCB5	I/O	TGRB_5 input capture input/output compare output/PWM o

**TCLKC** 

**TCLKD** 

TIOCA0

TIOCB0

TIOCC0

TIOCD0

TIOCA1

TIOCB1

0

1

Input

I/O

I/O

I/O

I/O

I/O

I/O



RENESAS

(Charmer I and 5 phase counting mode 5 phase input)

(Channel 2 and 4 phase counting mode A phase input)

(Channel 2 and 4 phase counting mode B phase input)

TGRA 0 input capture input/output compare output/PWM o

TGRB\_0 input capture input/output compare output/PWM o

TGRC\_0 input capture input/output compare output/PWM o

TGRD 0 input capture input/output compare output/PWM o

TGRA 1 input capture input/output compare output/PWM o

TGRB 1 input capture input/output compare output/PWM o

Input External clock C input pin

External clock D input pin

REJ09

- ' - '
— Timer counter_0 (TCNT_0)
— Timer general register A_0 (TGRA_0)
— Timer general register B_0 (TGRB_0)
— Timer general register C_0 (TGRC_0)
— Timer general register D_0 (TGRD_0)
Channel 1
— Timer control register_1 (TCR_1)
— Timer mode register_1 (TMDR_1)
— Timer I/O control register _1 (TIOR_1)
— Timer interrupt enable register_1 (TIER_1)
— Timer status register_1 (TSR_1)
— Timer counter_1 (TCNT_1)
— Timer general register A_1 (TGRA_1)
— Timer general register B_1 (TGRB_1)
Channel 2
— Timer control register_2 (TCR_2)
— Timer mode register_2 (TMDR_2)
— Timer I/O control register_2 (TIOR_2)
— Timer interrupt enable register_2 (TIER_2)
— Timer status register_2 (TSR_2)
— Timer counter_2 (TCNT_2)

— Timer status register\_0 (TSR\_0)

Timer general register A\_2 (TGRA\_2)Timer general register B\_2 (TGRB\_2)

- Timer general register C\_3 (TGRC\_3) — Timer general register D\_3 (TGRD\_3) • Channel 4 — Timer control register\_4 (TCR\_4) — Timer mode register\_4 (TMDR\_4)
  - Timer I/O control register \_4 (TIOR\_4)
  - Timer interrupt enable register\_4 (TIER\_4)
  - Timer status register\_4 (TSR\_4)
  - Timer counter\_4 (TCNT\_4)
  - Timer general register A\_4 (TGRA\_4)
  - Timer general register B\_4 (TGRB\_4)
- Channel 5
- Timer control register\_5 (TCR\_5)
  - Timer mode register\_5 (TMDR\_5)
  - Timer I/O control register\_5 (TIOR\_5)
  - Timer interrupt enable register\_5 (TIER\_5)
  - Timer status register\_5 (TSR\_5) — Timer counter\_5 (TCNT\_5)
  - Timer general register A\_5 (TGRA\_5)
  - Timer general register B\_5 (TGRB\_5)
- Common Registers — Timer start register (TSTR)

  - Timer synchronous register (TSYR)

REJ09

5	CCLR0	0	R/W	details, see tables 10.3 and 10.4.
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge. For detail table 10.5. When the input clock is counted using edges, the input clock period is halved (e.g. $P\phi/4$ edges = $P\phi/2$ rising edge). If phase counting moused on channels 1, 2, 4, and 5, this setting is ig and the phase counting mode setting has priority clock edge selection is valid when the input clock or slower. This setting is ignored if the input clock or when overflow/underflow of another channel is selected.
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The c
0	TPSC0	0	R/W	source can be selected independently for each of For details, see tables 10.6 to 10.11. To select the external clock as the clock source, the DDR bit a bit for the corresponding pin should be set to 0 a respectively. For details, see section 9, I/O Ports

Initial

Value

0

0

**Bit Name** 

CCLR2

CCLR1

R/W

R/W

R/W

Description

Counter Clear 2 to 0

These bits select the TCNT counter clearing sou

Bit

7

6

RENESAS

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 412 of 864

		1	1	0	TCNT cleared by TGRD compare mate capture*2
		1	1	1	TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation* <sup>1</sup>
Notes:	1.	Synch	nronous operatio	n is select	ted by setting the SYNC bit in TSYR to 1.
	2.				as a buffer register, TCNT is not cleared beca y, and compare match/input capture does not
Table	10.4	4 CC	LR2 to CCLR0	(Channe	ds 1, 2, 4, and 5)

0

1

TCNT clearing disabled

capture\*2

Description

TCNT clearing disabled

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

TCNT cleared by TGRC compare mat

0

0

1

Table Bit 7

Bit 6

0

CCLR1

Reserved

0

modified.

Channel

1, 2, 4, 5

	0	0	1	TCNT cleared by TGRA compare mat capture		
	0	1	0	TCNT cleared by TGRB compare mat capture		
	0	1	1	TCNT cleared by counter clearing for a channel performing synchronous clear synchronous operation* <sup>1</sup>		
Notes: 1	. Synchro	onous operat	ion is selecte	d by setting the SYNC bit in TSYR to 1.		
2	. Bit 7 is	Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot				

Bit 5

0

CCLR0



RENESAS

Table 10.6 TPSC2 to TPSC0 (Channel 0)

Bit 1

0

TPSC1

Bit 2

0

Channel

TPSC2

0	0	1	Internal clock: counts on Pφ/4
0	1	0	Internal clock: counts on P <sub>\$\phi\$</sub> /16
0	1	1	Internal clock: counts on Pφ/64
1	0	0	External clock: counts on TCLKA pin in
1	0	1	External clock: counts on TCLKB pin in
1	1	0	External clock: counts on TCLKC pin in
1	1	1	External clock: counts on TCLKD nin in

Bit 0

0

TPSC0

Description

Internal clock: counts on Po/1

Counts on TCNT2 overflow/underflow

Table 10.7 TPSC2 to TPSC0 (Channel 1)

Bit 1

Bit 2

1

Channel	TPSC2	TPSC1	TPSC0	Description
1	0	0	0	Internal clock: counts on Pφ/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on P\psi/16
	0	1	1	Internal clock: counts on P\psi/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKB pin in
	1	1	0	Internal clock: counts on Pφ/256

Bit 0

Note: This setting is ignored when channel 1 is in phase counting mode.

Rev. 2.00 Jun. 28, 2007 Page 414 of 864

RENESAS

1	1	0	External clock: counts on TCLKC pin in
 1	1	1	Internal clock: counts on P\psi/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

## Table 10.9 TPSC2 to TPSC0 (Channel 3)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3	0	0	0	Internal clock: counts on P
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on Pφ/16
	0	1	1	Internal clock: counts on P
	1	0	0	External clock: counts on TCLKA pir
	1	0	1	Internal clock: counts on Pφ/1024
	1	1	0	Internal clock: counts on Pø/256
	1	1	1	Internal clock: counts on Po/4096

1	1	0	Internal clock: counts on Pφ/1024
1	1	1	Counts on TCNT5 overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

Table 10.11 TPSC2 to TPSC0 (Channel 5)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on Pφ/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on P
	0	1	1	Internal clock: counts on P\phi/64
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	External clock: counts on TCLKC pin in
	1	1	0	Internal clock: counts on Pφ/256
	1	1	1	External clock: counts on TCLKD pin in

Note: This setting is ignored when channel 5 is in phase counting mode.

Rev. 2.00 Jun. 28, 2007 Page 416 of 864



				These are read-only bits and cannot be modified
5	BFB	0	R/W	Buffer Operation B
				Specifies whether TGRB is to normally operate and TGRD are to be used together for buffer of When TGRD is used as a buffer register, TGRI capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGRI reserved. It is always read as 0 and cannot be
				0: TGRB operates normally
				1: TGRB and TGRD used together for buffer op
4	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to normally operate and TGRC are to be used together for buffer or When TGRC is used as a buffer register, TGRC capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGRO reserved. It is always read as 0 and cannot be
				0: TGRA operates normally
				1: TGRA and TGRC used together for buffer op
3	MD3	0	R/W	Modes 3 to 0
2	MD2	0	R/W	Set the timer operating mode.

R/W

R/W

Initial

Value

All 1

**Bit Name** 

R/W

R

Description

Reserved

Bit

7, 6

1

0

MD1

MD0

0

0

0. For details, see table 10.12 for details.

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

0	1	1	0	Phase counting mode 3		
0	1	1	1	Phase counting mode 4		
1	Х	Х	Х	_		
[Legend] X: Don't care						

Notes: 1. MD3 is a reserved bit. The write value should always be 0.

Phase counting mode cannot be set for channels 0 and 3. In this case, 0 shou be written to MD2.

### 10.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, a each for channels 1, 2, 4, and 5. Care is required since TIOR is affected by the TMDR se

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in

cleared to 0). Note also that, in PWM mode 2, the output at the point at which the countercleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the reoperates as a buffer register.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding should be set to 0 and 1, respectively. For details, see section 9, I/O Ports.

Rev. 2.00 Jun. 28, 2007 Page 418 of 864

# • TIORH\_0, TIOR\_1, TIOR\_2, TIORH\_3, TIOR\_4, TIOR\_5

Initial

Bit	Bit Name	Value	R/W	Description
7	IOB3	0	R/W	I/O Control B3 to B0
6	IOB2	0	R/W	Specify the function of TGRB.
5	IOB1	0	R/W	For details, see tables 10.13, 10.15, 10.16, 10.
4	IOB0	0	R/W	and 10.20.
3	IOA3	0	R/W	I/O Control A3 to A0
2	IOA2	0	R/W	Specify the function of TGRA.
1	IOA1	0	R/W	For details, see tables 10.21, 10.23, 10.24, 10.2
0	IOA0	0	R/W	and 10.28.

### • TIORL\_0, TIORL\_3:

IOC0

0

0

1101tb_0, 1101tb_5.						
Bit	Bit Name	Initial Value	R/W	Description		
7	IOD3	0	R/W	I/O Control D3 to D0		
6	IOD2	0	R/W	Specify the function of TGRD.		
5	IOD1	0	R/W	For details, see tables 10.14 and 10.18.		
4	IOD0	0	R/W			
3	IOC3	0	R/W	I/O Control C3 to C0		
2	IOC2	0	R/W	Specify the function of TGRC.		
1	IOC1	0	R/W	For details, see tables 10.22 and 10.26.		

R/W

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

0	1	0	0		Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0 0 0 Input	Input	Capture input source is TIOCB0 pin	
				capture	Input capture at rising edge
1	0	0	1	—— register	Capture input source is TIOCB0 pin
					Input capture at falling edge
1	0	1	х	_	Capture input source is TIOCB0 pin
					Input capture at both edges
1	1	х	х	_	Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/coun
[Lege	nd]		-	-	

X: Don't care

Note: When bits TPSC2 to TPSC0 in TCR\_1 are set to B'000 and P\psi/1 is used as the TC

REJ09B0341-0200



count clock, this setting is invalid and input capture is not generated.

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Jun. 28, 2007 Page 420 of 864

					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD0 pin
				capture —— register*²	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCD0 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCD0 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 1/cour
					Input capture at TCNT_1 count-up/cou
[Lege	•nd]				

Initial output is 0 output

0

0

X: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR\_1 are set to B'000 and P $\phi$ /1 is used as t TCNT\_1 count clock, this setting is invalid and input capture is not generated 2. When the BFB bit in TMDR\_0 is set to 1 and TGRD\_0 is used as a buffer reg

setting is invalid and input capture/output compare is not generated.

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB1 pin
				capture —— register	Input capture at rising edge
1	0	0	1	— Ieyisici	Capture input source is TIOCB1 pin
					Input capture at falling edge
1	0	1	Х	_	Capture input source is TIOCB1 pin
					Input capture at both edges
1	1	Х	Х	_	TGRC_0 compare match/input capture
					Input capture at generation of TGRC_0 on match/input capture
[Lege	nd]				

X: Don't care

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 422 of 864

RENESAS

Initial output is 0 output

Toggle output at compare match

				Toggle output at compare match
1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
Х	0	0	Input	Capture input source is TIOCB2 p
			capture — register	Input capture at rising edge
Х	0	1	register	Capture input source is TIOCB2 p
				Input capture at falling edge
Х	1	Х		Capture input source is TIOCB2 p
				Input capture at both edges
egend] Don't care				

[Le

0

2 pin 2 pin

2 pin

Initial output is 0 output

RENESAS

0	1	0	0		Output disabled
0	1	0	1	<del></del>	Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB3 pin
				capture	Input capture at rising edge
1	0	0	1	—— register	Capture input source is TIOCB3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCB3 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/count
[Lege	nd]				

X: Don't care

Note: When bits TPSC2 to TPSC0 in TCR\_4 are set to B'000 and P\psi/1 is used as the TC

REJ09B0341-0200

RENESAS

count clock, this setting is invalid and input capture is not generated.

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Jun. 28, 2007 Page 424 of 864

					Toggle output at compare match
0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD3 pin
				capture —— register*²	Input capture at rising edge
1	0	0	1	— regisiei	Capture input source is TIOCD3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCD3 pin
					Input capture at both edges
1	1	х	х	_	Capture input source is channel 4/coun
					Input capture at TCNT_4 count-up/count
[Lege	nd]				

Initial output is 0 output

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

0

0

X: Don't care

Notes: 1. When bits TPSC2 to TPSC0 in TCR\_4 are set to B'000 and P $\phi$ /1 is used as t



TCNT\_4 count clock, this setting is invalid and input capture is not generated 2. When the BFB bit in TMDR\_3 is set to 1 and TGRD\_3 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

	1	0	0	-	Output disabled
	1	0	1	-	Initial output is 1 output
					0 output at compare match
	1	1	0	-	Initial output is 1 output
					1 output at compare match
	1	1	1	-	Initial output is 1 output
					Toggle output at compare match
	0	0	0	Input	Capture input source is TIOCB4 pin
				capture – register	Input capture at rising edge
	0	0	1	- legistei	Capture input source is TIOCB4 pin
					Input capture at falling edge
	0	1	х	-	Capture input source is TIOCB4 pin
					Input capture at both edges
	1	Х	Х	-	Capture input source is TGRC_3 compa match/input capture
					Input capture at generation of TGRC_3 match/input capture
eger	nd]				

Rev. 2.00 Jun. 28, 2007 Page 426 of 864

X: Don't care

REJ09B0341-0200



RENESAS

Initial output is 0 output

Toggle output at compare match

				Toggle output at compare match
1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
Х	0	0	Input	Capture input source is TIOCB5 pin
			capture — register	Input capture at rising edge
Х	0	1	— register	Capture input source is TIOCB5 pin
				Input capture at falling edge
Х	1	Х		Capture input source is TIOCB5 pin
				Input capture at both edges
gend]				
Don't care				

[Leg X: Do

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

Initial output is 0 output

Ū	•	•	•		Catpat alcabica
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1 0	0	0	0	Input	Capture input source is TIOCA0 pin
				capture	Input capture at rising edge
1	0	0	1	—— register	Capture input source is TIOCA0 pin
					Input capture at falling edge
1	0	1	Х	_	Capture input source is TIOCA0 pin
					Input capture at both edges
1	1	Х	Х	_	Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count
[Lege	nd]				
X: Do	on't care				

1

0

0

Rev. 2.00 Jun. 28, 2007 Page 428 of 864

RENESAS

Initial output is 0 output

Output disabled

Toggle output at compare match

REJ09B0341-0200

					Toggle output at compare match
0	1	0	0	_	Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC0 pin
				capture register*	Input capture at rising edge
1	0	0	1	register*	Capture input source is TIOCC0 pin
					Input capture at falling edge
1	0	1	Х	_	Capture input source is TIOCC0 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 1/coun
					Input capture at TCNT_1 count-up/count
[Lege	nd]				

Initial output is 0 output

X: Don't care

Note: 1. When the BFA bit in TMDR\_0 is set to 1 and TGRC\_0 is used as a buffer reg

RENESAS

setting is invalid and input capture/output compare is not generated.

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

	1	0	0	_	Output disabled
	1	0	1	_	Initial output is 1 output
					0 output at compare match
	1	1	0	_	Initial output is 1 output
					1 output at compare match
	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
	0	0	0	Input	Capture input source is TIOCA1 pin
				capture — register	Input capture at rising edge
	0	0	1	– register	Capture input source is TIOCA1 pin
					Input capture at falling edge
	0	1	Х	_	Capture input source is TIOCA1 pin
					Input capture at both edges
	1	X	Х	_	Capture input source is TGRA_0 compa match/input capture
					Input capture at generation of channel 0 compare match/input capture
.eger	nd]		•		

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Jun. 28, 2007 Page 430 of 864

X: Don't care

REJ09B0341-0200

				Toggle output at compare match
1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
Х	0	0	Input	Capture input source is TIOCA2 pin
			capture — register	Input capture at rising edge
Х	0	1	register	Capture input source is TIOCA2 pin
				Input capture at falling edge
Х	1	Х		Capture input source is TIOCA2 pin
				Input capture at both edges
egend] Don't care				

[Leg X: Don't care



Rev. 2.00 Jun. 28, 2007 Pag

REJ09

Initial output is 0 output

0	1	0	0		Output disabled			
0	1	0	1		Initial output is 1 output			
					0 output at compare match			
0	1	1	0	_	Initial output is 1 output			
					1 output at compare match			
0	1	1	1	_	Initial output is 1 output			
					Toggle output at compare match			
1	0 0 0 Input	Input	Capture input source is TIOCA3 pin					
				capture	Input capture at rising edge			
1	0	0	1	—— register	Capture input source is TIOCA3 pin			
					Input capture at falling edge			
1	0	1	Х	_	Capture input source is TIOCA3 pin			
					Input capture at both edges			
1	1	Х	Х	_	Capture input source is channel 4/count			
					Input capture at TCNT_4 count-up/count			
[Lege	•							
X: Do	X: Don't care							

Initial output is 0 output

Toggle output at compare match

RENESAS

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 432 of 864

					Toggle output at compare match
0	1	0	0	_	Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC3 pin
				capture —— register*	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCC3 pin
					Input capture at falling edge
1	0	1	Х	_	Capture input source is TIOCC3 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 4/coun
					Input capture at TCNT_4 count-up/cour
[Lege	nd]				

Initial output is 0 output

X: Don't care



Rev. 2.00 Jun. 28, 2007 Pag

REJ09

When the BFA bit in TMDR\_3 is set to 1 and TGRC\_3 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

)	1	0	0	_	Output disabled
)	1	0	1	_	Initial output is 1 output
					0 output at compare match
)	1	1	0	_	Initial output is 1 output
					1 output at compare match
)	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
	0	0	0	Input	Capture input source is TIOCA4 pin
				capture	Input capture at rising edge
	0	0	1	— register	Capture input source is TIOCA4 pin
					Input capture at falling edge
	0	1	Х	_	Capture input source is TIOCA4 pin
					Input capture at both edges
	1	Х	Х	_	Capture input source is TGRA_3 compa match/input capture
					Input capture at generation of TGRA_3 on match/input capture
eger	nd]			•	

X: Don't care

Rev. 2.00 Jun. 28, 2007 Page 434 of 864



RENESAS

Initial output is 0 output

Toggle output at compare match

REJ09B0341-0200

				Toggle output at compare match
1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
Х	0	0	Input	Input capture source is TIOCA5 pin
			capture — register	Input capture at rising edge
Х	0	1	register	Input capture source is TIOCA5 pin
				Input capture at falling edge
Х	1	Х		Input capture source is TIOCA5 pin
				Input capture at both edges
gend]				

Initial output is 0 output

[Leg

X: Don't care



RENESAS

REJ09

			requests by TGRA input capture/compare match
			0: A/D conversion start request generation disab
			1: A/D conversion start request generation enab
	1	R	Reserved
			This is a read-only bit and cannot be modified.
TCIEU	0	R/W	Underflow Interrupt Enable
			Enables/disables interrupt requests (TCIU) by the flag when the TCFU flag in TSR is set to 1 in charge, 4, and 5.
			In channels 0 and 3, bit 5 is reserved. It is alway 0 and cannot be modified.
			0: Interrupt requests (TCIU) by TCFU disabled
			1: Interrupt requests (TCIU) by TCFU enabled
TCIEV	0	R/W	Overflow Interrupt Enable
			Enables/disables interrupt requests (TCIV) by th flag when the TCFV flag in TSR is set to 1.
			0: Interrupt requests (TCIV) by TCFV disabled
			1: Interrupt requests (TCIV) by TCFV enabled

Initial

value

0

**Bit Name** 

**TTGE** 

R/W

R/W

**Description** 

A/D Conversion Start Request Enable

Enables/disables generation of A/D conversion s

Bit

7

6

5

4

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 436 of 864

				In channels 1, 2, 4, and 5, bit 2 is reserved. It is read as 0 and cannot be modified.
				0: Interrupt requests (TGIC) by TGFC bit disable
				1: Interrupt requests (TGIC) by TGFC bit enabl
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables/disables interrupt requests (TGIB) by t bit when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disable
				1: Interrupt requests (TGIB) by TGFB bit enable

R/W

and 3.

TGR Interrupt Enable A

Enables/disables interrupt requests (TGIC) by the bit when the TGFC bit in TSR is set to 1 in chain

Enables/disables interrupt requests (TGIA) by t bit when the TGFA bit in TSR is set to 1.

0: Interrupt requests (TGIA) by TGFA bit disabl1: Interrupt requests (TGIA) by TGFA bit enable

\_\_\_\_\_

0

**TGIEA** 

0

RENESAS

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

		Initial		
Bit	Bit Name	value	R/W	Description
7	TCFD	1	R	Count Direction Flag
				Status flag that shows the direction in which TCN in channels 1, 2, 4, and 5.
				In channels 0 and 3, bit 7 is reserved. It is alway 1 and cannot be modified.
				0: TCNT counts down
				1: TCNT counts up
6		1	R	Reserved
				This is a read-only bit and cannot be modified.
5	TCFU	0	R/(W)*	Underflow Flag
				Status flag that indicates that a TCNT underflow occurred when channels 1, 2, 4, and 5 are set to counting mode.
				In channels 0 and 3, bit 5 is reserved. It is alway 0 and cannot be modified.  [Setting condition]
				When the TCNT value underflows (changes H'0000 to H'FFFF)
				[Clearing condition]
				When a 0 is written to TCFU after reading T0
				(When the CPU is used to clear this flag by v
				while the corresponding interrupt is enabled,

Rev. 2.00 Jun. 28, 2007 Page 438 of 864

to read the flag after writing 0 to it.)

				while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
3	TGFD	0	R/(W)*	Input Capture/Output Compare Flag D
				Status flag that indicates the occurrence of TG capture or compare match in channels 0 and 3
				In channels 1, 2, 4, and 5, bit 3 is reserved. It is read as 0 and cannot be modified.
				[Setting conditions]
				When TCNT = TGRD while TGRD is function

- capture signal while TGRD is functioning as
  - capture register
- [Clearing conditions]

output compare register

- · When DTC is activated by a TGID interrupt DISEL bit in MRB of DTC is 0
- . When 0 is written to TGFD after reading TG (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

When TCNT value is transferred to TGRD b

as i
ıpt w
TGF by v led,
GR
etion
etion B by as i

to read the flag after writing 0 to it.)

Rev. 2.00 Jun. 28, 2007 Page 440 of 864

• When DTC is activated by a TGIB interrupt v

 When 0 is written to TGFB after reading TGF (When the CPU is used to clear this flag by while the corresponding interrupt is enabled,

DISEL bit in MRB of DTC is 0

[Clearing conditions]

When DTC is activated by a TGIA interrupt
DISEL bit in MRB of DTC is 0
When DMAC is activated by a TGIA interru

- When DMAC is activated by a TGIA interruption DMAC is 1
- the DTA bit in DMDR of DMAC is 1

   When 0 is written to TGFA after reading TG
  - (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

REJ09

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	ļ
Bit	7	6	5	4	3	2	1	-
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

### 10.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and inproper registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they malways be accessed in 16-bit units. TGR and buffer register combinations during buffer of are TGRA-TGRC and TGRB-TGRD.

Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Jun. 28, 2007 Page 442 of 864

REJ09B0341-0200



	All 0	R/W	Reserved
			These bits are always read as 0. The write valualways be 0.
CST5	0	R/W	Counter Start 5 to 0
CST4	0	R/W	These bits select operation or stoppage for TCI
CST3	0	R/W	If 0 is written to the CST bit during operation wi
CST2	0	R/W	TIOC pin designated for output, the counter sto TIOC pin output compare output level is retained.
CST1	0	R/W	is written to when the CST bit is cleared to 0, th
CST0	0	R/W	output level will be changed to the set initial out
			0: TCNT_5 to TCNT_0 count operation is stopp
			1: TCNT_5 to TCNT_0 performs count operation

Description

Initial

value

R/W

**Bit Name** 

Bit

7, 6

5 4

3

2

1

0

RENESAS

			These bits are always read as 0. The write value always be 0.
SYNC5	0	R/W	Timer Synchronization 5 to 0
SYNC4	0	R/W	These bits select whether operation is independent
SYNC3	0	R/W	synchronized with other channels.
SYNC2	0	R/W	When synchronous operation is selected, synchronous presetting of multiple channels, and synchronous
SYNC1	0	R/W	through counter clearing on another channel are
SYNC0	0	R/W	To set synchronous operation, the SYNC bits for two channels must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT of source must also be set by means of bits CCLR2 CCLR0 in TCR.
			0: TCNT_5 to TCNT_0 operate independently (T presetting/clearing is unrelated to other channels)
			1: TCNT_5 to TCNT_0 perform synchronous oper (TCNT synchronous presetting/synchronous of is possible)

Initial

value

All 0

**Bit Name** 

R/W

R/W

**Description** 

Reserved

Bit

7, 6

5

4

3

2

1

0

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 444 of 864

When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the correspondent starts counting. TCNT can operate as a free-running counter, periodic counter, as

#### a) Example of count operation setting procedure

Figure 10.2 shows an example of the count operation setting procedure.




Figure 10.2 Example of Counter Operation Setting Procedure






Figure 10.3 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The TGR register for setting the period is des as an output compare register, and counter clearing by compare match is selected by mea CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts count-up operation a periodic counter when the corresponding bit in TSTR is set to 1. When the count value the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an After a compare match, TCNT starts counting up again from H'0000.

Rev. 2.00 Jun. 28, 2007 Page 446 of 864 REJ09B0341-0200

RENESAS

TGF	

## Figure 10.4 Periodic Counter Operation

#### (2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using a c match.

#### (a) Example of setting procedure for waveform output by compare match

Figure 10.5 shows an example of the setting procedure for waveform output by a compa




Figure 10.5 Example of Setting Procedure for Waveform Output by Compare






Figure 10.6 Example of 0-Output/1-Output Operation

Figure 10.7 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing p by compare match B), and settings have been made so that output is toggled by both commatch A and compare match B.




Figure 10.7 Example of Toggle Output Operation

Rev. 2.00 Jun. 28, 2007 Page 448 of 864



# (a) Example of setting procedure for input capture operation

Figure 10.8 shows an example of the setting procedure for input capture operation.




Figure 10.8 Example of Setting Procedure for Input Capture Operation



Rev. 2.00 Jun. 28, 2007 Pag





Figure 10.9 Example of Input Capture Operation



Figure 10.10 shows an example of the synchronous operation setting procedure.



- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc.
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
- [5] Set the CST bits in TSTR for the relevant channels to 1, to start the count operation.

Figure 10.10 Example of Synchronous Operation Setting Procedure



Rev. 2.00 Jun. 28, 2007 Pag

For details on PWM modes, see section 10.4.5, PWM Modes.




Figure 10.11 Example of Synchronous Operation

Rev. 2.00 Jun. 28, 2007 Page 452 of 864

REJ09B0341-0200

RENESAS

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding transferred to the timer general register.

This operation is illustrated in figure 10.12.




Figure 10.12 Compare Match Buffer Operation

rigure 10.15 input Capture Burier Operation

## (1) Example of Buffer Operation Setting Procedure

Figure 10.14 shows an example of the buffer operation setting procedure.




Figure 10.14 Example of Buffer Operation Setting Procedure

Rev. 2.00 Jun. 28, 2007 Page 454 of 864



For details on PWM modes, see section 10.4.5, PWM Modes.




Figure 10.15 Example of Buffer Operation (1)

Rev. 2.00 Jun. 28, 2007 Pag




Figure 10.16 Example of Buffer Operation (2)



Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is and the counter operates independently in phase counting mode.

**Table 10.30 Cascaded Combinations** 

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2
Channels 4 and 5	TCNT_4	TCNT_5

#### (1) Example of Cascaded Operation Setting Procedure

Figure 10.17 shows an example of the setting procedure for cascaded operation.




Figure 10.17 Example of Cascaded Operation Setting Procedure



Rev. 2.00 Jun. 28, 2007 Pag




Figure 10.18 Example of Cascaded Operation (1)

Figure 10.19 illustrates the operation when counting upon TCNT\_2 overflow/underflow set for TCNT\_1, and phase counting mode has been designated for channel 2.

TCNT\_1 is incremented by TCNT\_2 overflow and decremented by TCNT\_2 underflow.




Figure 10.19 Example of Cascaded Operation (2)

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 458 of 864

There are two PWM modes, as described below.

# 1. PWM mode 1

TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 are output from the TIOCA and TIOCC pins at compare matches A and C, respective outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at conmatches B and D, respectively. The initial output value is the value set in TGRA or the set values of paired TGRs are identical, the output value does not change when a match occurs.

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with

In PWM mode 1, a maximum 8-phase PWM output is possible.

#### 2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. counter clearing by a synchronous register compare match, the output value of each initial value set in TIOR. If the set values of the cycle and duty cycle registers are id-

output value does not change when a compare match occurs. In PWM mode 2, a maximum 15-phase PWM output is possible by combined use w synchronous operation.

2	TGRA_2	TIOCA2	TIOCA2
	TGRB_2		TIOCB2
3	TGRA_3	TIOCA3	TIOCA3
	TGRB_3		TIOCB3
	TGRC_3	TIOCC3	TIOCC3
	TGRD_3		TIOCD3
4	TGRA_4	TIOCA4	TIOCA4
	TGRB_4		TIOCB4
5	TGRA_5	TIOCA5	TIOCA5
	TGRB_5		TIOCB5
Note: In PWM	mode 2, PWM output is n	ot possible for the TGR r	egister in which the cyc

IGRA\_I

TGRB\_1

Rev. 2.00 Jun. 28, 2007 Page 460 of 864 RENESAS REJ09B0341-0200



HOCAL TIOCB1

TIOCA2 TIOCB2




Figure 10.20 Example of PWM Mode Setting Procedure

#### (2) Examples of PWM Mode Operation

Figure 10.21 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the cycle, and the value set in TGRB regisduty cycle.




Figure 10.21 Example of PWM Mode Operation (1)



Rev. 2.00 Jun. 28, 2007 Pag




Figure 10.22 Example of PWM Mode Operation (2)

Rev. 2.00 Jun. 28, 2007 Page 462 of 864






Figure 10.23 Example of PWM Mode Operation (3)

Rev. 2.00 Jun. 28, 2007 Pag

This can be used for two-phase encoder pulse input.


When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when up occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an ind whether TCNT is counting up or down.

Table 10.32 shows the correspondence between external clock pins and channels.

Table 10.32 Clock Input Pins in Phase Counting Mode

External C		rnal Clock Pins
Channels	A-Phase	B-Phase
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD



<Phase counting mode>

## Figure 10.24 Example of Phase Counting Mode Setting Procedure

## (2) Examples of Phase Counting Mode Operation

In phase counting mode, TCNT counts up or down according to the phase difference be external clocks. There are four modes, according to the count conditions.



Rev. 2.00 Jun. 28, 2007 Pag




Figure 10.25 Example of Phase Counting Mode 1 Operation

# Table 10.33 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>.</u>	Up-count
Low level	Ł	
<u> </u>	Low level	
Ŧ	High level	
High level	Ł	Down-count
Low level	F	
<u></u>	High level	
Ł	Low level	

[Legend]

F: Rising edge

L: Falling edge

REJ09B0341-0200

RENESAS




Figure 10.26 Example of Phase Counting Mode 2 Operation

# Table 10.34 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u></u>	Don't care
Low level	Ł	Don't care
<u>-</u>	Low level	Don't care
Ł	High level	Up-count
High level	Ł	Don't care
Low level	<u>F</u>	Don't care
<u>F</u>	High level	Don't care
Ł	Low level	Down-count
[Legend] : Rising edge		

L: Falling edge

Rev. 2.00 Jun. 28, 2007 Pag REJ09




Figure 10.27 Example of Phase Counting Mode 3 Operation

Table 10.35 Up/Down-Count Conditions in Phase Counting Mode  $\bf 3$ 

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	F	Don't care
Low level	Ł	Don't care
<u>F</u>	Low level	Don't care
Ł	High level	Up-count
High level	Ł	Down-count
Low level	Ŧ	Don't care
<u>F</u>	High level	Don't care
Ł	Low level	Don't care
[] 1]		

[Legend]

F: Rising edge

L: Falling edge






Figure 10.28 Example of Phase Counting Mode 4 Operation

# Table 10.36 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>F</u>	Up-count
Low level	Ł	
<u>F</u>	Low level	Don't care
Ł	High level	
High level	Ł	Down-count
Low level	Ŧ	
<u>F</u>	High level	Don't care
Ł	Low level	
[Legend]  1 : Rising edge		

1 : Falling edge

in buffer mode. The channel 1 counter input clock is designated as the TGRB\_0 input cap source, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA\_1 and TGRB\_1 for channel 1 are designated for input capture, channel 0 TGRA\_TGRC\_0 compare matches are selected as the input capture source, and the up/down-couvalues for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.




Figure 10.29 Phase Counting Mode Application Example

Rev. 2.00 Jun. 28, 2007 Page 470 of 864 REJ09B0341-0200



channel is fixed. For details, see section 5, Interrupt Controller.

Table 10.37 lists the TPU interrupt sources.

# **Table 10.37 TPU Interrupts**

				DTC Activa
Channel	Name	Interrupt Source	Interrupt Flag	tion
0	TGI0A	TGRA_0 input capture/compare match	TGFA_0	0
	TGI0B	TGRB_0 input capture/compare match	TGFB_0	0
	TGI0C	TGRC_0 input capture/compare match	TGFC_0	0
	TGI0D	TGRD_0 input capture/compare match	TGFD_0	0
	TCI0V	TCNT_0 overflow	TCFV_0	_
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	0
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	0
	TCI1V	TCNT_1 overflow	TCFV_1	_
	TCI1U	TCNT_1 underflow	TCFU_1	_
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2	0
	TGI2B	TGRB_2 input capture/compare match	TGFB_2	0
	TCI2V	TCNT_2 overflow	TCFV_2	_
	TCI2U	TCNT_2 underflow	TCFU_2	_
3	TGI3A	TGRA_3 input capture/compare match	TGFA_3	0
	TGI3B	TGRB_3 input capture/compare match	TGFB_3	0
	TGI3C	TGRC_3 input capture/compare match	TGFC_3	0
	TGI3D	TGRD_3 input capture/compare match	TGFD_3	0
	TCI3V	TCNT_3 overflow	TCFV_3	_



Rev. 2.00 Jun. 28, 2007 Pag REJ09

[Legend]
O: Possible
— : Not possible
Note: This table shows the initial state immediately after a reset. The relative channel of

TCFU\_5

# (1) Input Capture/Compare Match Interrupt

TCNT\_5 underflow

levels can be changed by the interrupt controller.

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is by the occurrence of a TGR input capture/compare match on a channel. The interrupt required by clearing the TGF flag to 0. The TPU has 16 input capture/compare match interfour each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

#### (2) Overflow Interrupt

TCI5U

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSF 1 by the occurrence of a TCNT overflow on a channel. The interrupt request is cleared by the TCFV flag to 0. The TPU has six overflow interrupts, one for each channel.

#### (3) Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSF 1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channel and 5.

For details, see section 7, DMA Controller (DMAC).

A total of six TPU input capture/compare match interrupts can be used as DMAC activa sources, one for each channel.

#### 10.8 A/D Converter Activation

The TGRA input capture/compare match for each channel can activate the A/D converte

If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurr TGRA input capture/compare match on a particular channel, a request to start A/D conv sent to the A/D converter. If the TPU conversion start trigger has been selected on the A converter side at this time, A/D conversion is started.

In the TPU, a total of six TGRA input capture/compare match interrupts can be used as converter conversion start sources, one for each channel.

Rev. 2.00 Jun. 28, 2007 Pag




Figure 10.30 Count Timing in Internal Clock Operation




Figure 10.31 Count Timing in External Clock Operation






Figure 10.32 Output Compare Output Timing

**Input Capture Signal Timing:** Figure 10.33 shows input capture signal timing.




Figure 10.33 Input Capture Input Signal Timing



Rev. 2.00 Jun. 28, 2007 Pag REJ09




Figure 10.34 Counter Clear Timing (Compare Match)




Figure 10.35 Counter Clear Timing (Input Capture)







Figure 10.36 Buffer Operation Timing (Compare Match)



**Figure 10.37 Buffer Operation Timing (Input Capture)** 




Figure 10.38 TGI Interrupt Timing (Compare Match)

#### (2) TGF Flag Setting Timing in Case of Input Capture

Figure 10.39 shows the timing for setting of the TGF flag in TSR by input capture occurr the TGI interrupt request signal timing.




Figure 10.39 TGI Interrupt Timing (Input Capture)

Rev. 2.00 Jun. 28, 2007 Page 478 of 864






Figure 10.41 TCIU Interrupt Setting Timing




Figure 10.42 Timing for Status Flag Clearing by CPU

The status flag and interrupt request signal are cleared in synchronization with P $\phi$  after th DMAC transfer has started, as shown in figure 10.43. If conflict occurs for clearing the stand interrupt request signal due to activation of multiple DTC or DMAC transfers, it will to five clock cycles (P $\phi$ ) for clearing them, as shown in figure 10.44. The next transfer remasked for a longer period of either a period until the current transfer ends or a period for clock cycles (P $\phi$ ) from the beginning of the transfer. Note that in the DTC transfer, the st may be cleared during outputting the destination address.



signal

Figure 10.43 Timing for Status Flag Clearing by DTC or DMAC Activation




Figure 10.44 Timing for Status Flag Clearing by DTC or DMAC Activation

The input clock pulse width must be at least 1.5 states in the case of single-edge detection least 2.5 states in the case of both-edge detection. The TPU will not operate properly with narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks releast 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.45 shows the input conditions in phase counting mode.




Figure 10.45 Phase Difference, Overlap, and Pulse Width in Phase Counting M

# 10.10.4 Conflict between TCNT Write and Clear Operations

If the counter clearing signal is generated in the T2 state of a TCNT write cycle, TCNT takes precedence and the TCNT write is not performed. Figure 10.46 shows the timing i case.




Figure 10.46 Conflict between TCNT Write and Clear Operations

Rev. 2.00 Jun. 28, 2007 Pag




Figure 10.47 Conflict between TCNT Write and Increment Operations

## 10.10.6 Conflict between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes pred and the compare match signal is disabled. A compare match also does not occur when the value as before is written.

Figure 10.48 shows the timing in this case.




Figure 10.48 Conflict between TGR Write and Compare Match

Rev. 2.00 Jun. 28, 2007 Page 484 of 864






Figure 10.49 Conflict between Buffer Register Write and Compare Mate

# 10.10.8 Conflict between TGR Read and Input Capture

If the input capture signal is generated in the T1 state of a TGR read cycle, the data that will be the data after input capture transfer.

Figure 10.50 shows the timing in this case.






Figure 10.50 Conflict between TGR Read and Input Capture

# 10.10.9 Conflict between TGR Write and Input Capture

If the input capture signal is generated in the T2 state of a TGR write cycle, the input cap operation takes precedence and the write to TGR is not performed.

Figure 10.51 shows the timing in this case.




Figure 10.51 Conflict between TGR Write and Input Capture






Figure 10.52 Conflict between Buffer Register Write and Input Capture

# 10.10.11 Conflict between Overflow/Underflow and Counter Clearing

If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag not set and TCNT clearing takes precedence.

Figure 10.53 shows the operation timing when a TGR compare match is specified as the source, and H'FFFF is set in TGR.



# Figure 10.53 Conflict between Overflow and Counter Clearing

# 10.10.12 Conflict between TCNT Write and Overflow/Underflow

If an overflow/underflow occurs due to increment/decrement in the T2 state of a TCNT v cycle, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 10.54 shows the operation timing when there is conflict between TCNT write and overflow.




Figure 10.54 Conflict between TCNT Write and Overflow

be disabled before entering the module stop state.

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

Rev. 2.00 Jun. 28, 2007 Page 490 of 864



- Four output groups
- Selectable output trigger signals
- Non-overlapping mode
- Can operate together with the data transfer controller (DTC) and DMA controller (D
- Inverted output can be set
- Module stop state specifiable




Figure 11.1 Block Diagram of PPG



Rev. 2.00 Jun. 28, 2007 Pag

1012	Output		
PO11	Output	Group 2 pulse output	
PO10	Output		
PO9	Output		
PO8	Output		
P07	Output	Group 1 pulse output	
PO6	Output		
PO5	Output		
PO4	Output		
PO3	Output	Group 0 pulse output	
PO2	Output		
PO1	Output		
PO0	Output		

- PPG output control register (PCR)
- PPG output mode register (PMR)

# 11.3.1 Next Data Enable Registers H, L (NDERH, NDERL)

NDERH and NDERL enable/disable pulse output on a bit-by-bit basis.

# • NDERH

Bit	7	6	5	4	3	2	1	
Bit Name	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	[
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

# • NDERL

Bit	7	6	5	4	3	2	1	
Bit Name	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

0	NDER8	0	R/W

# • NDERL

		Initial		
Bit	Bit Name	Value	R/W	Description
7	NDER7	0	R/W	Next Data Enable 7 to 0
6	NDER6	0	R/W	When a bit is set to 1, the value in the correspon
5	NDER5	0	R/W	NDRL bit is transferred to the PODRL bit by the output trigger. Values are not transferred from N
4	NDER4	0	R/W	PODRL for cleared bits.
3	NDER3	0	R/W	
2	NDER2	0	R/W	
1	NDER1	0	R/W	
0	NDER0	0	R/W	

# • PODRL

Bit	7	6	5	4	3	2	1	
Bit Name	POD7	POD6	POD5	POD4	POD3	POD2	POD1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

# • PODRH

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD15	0	R/W	Output Data Register 15 to 8
6	POD14	0	R/W	For bits which have been set to pulse output by
5	POD13	0	R/W	the output trigger transfers NDRH values to this during PPG operation. While NDERH is set to
4	POD12	0	R/W	cannot write to this register. While NDERH is cl
3	POD11	0	R/W	initial output value of the pulse can be set.
2	POD10	0	R/W	
1	POD9	0	R/W	
0	POD8	0	R/W	

Rev. 2.00 Jun. 28, 2007 Pag

# 11.3.3 Next Data Registers H, L (NDRH, NDRL)

NDRH and NDRL store the next data for pulse output. The NDR addresses differ depend whether pulse output groups have the same output trigger or different output triggers.

#### • NDRH

0

Bit	7	6	5	4	3	2	1	
Bit Name	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

#### • NDRL

Bit	7	6	5	4	3	2	1	
Bit Name	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Jun. 28, 2007 Page 496 of 864



2	NDR10	0	R/W		
1	NDR9	0	R/W		
0	NDR8	0	R/W		
1.6	mules output	~***********	2 and 2 have diff	fferent output triggers, th	a umman faun h

If pulse output groups 2 and 3 have different output triggers, the upper four bits and bits are mapped to different addresses as shown below. Initial

Bit	Bit Name	Value	R/W	Description
7	NDR15	0	R/W	Next Data Register 15 to 12
6	NDR14	0	R/W	The register contents are transferred to the
5	NDR13	0	R/W	corresponding PODRH bits by the output trigge with PCR.
4	NDR12	0	R/W	with FCA.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
		Initial		
Bit	Bit Name	Initial Value	R/W	Description
<b>Bit</b> 7 to 4	Bit Name		R/W	<b>Description</b> Reserved
	Bit Name	Value	R/W	·
	Bit Name   NDR11	Value	R/W	Reserved
7 to 4	_	Value All 1	_	Reserved These bits are always read as 1 and cannot be
7 to 4	NDR11	Value All 1	R/W	Reserved These bits are always read as 1 and cannot be Next Data Register 11 to 8

R/W

NDR8

0

0

2	NDR2	0	R/W
1	NDR1	0	R/W
0	NDR0	0	R/W

If pulse output groups 0 and 1 have different output triggers, the upper four bits and le bits are mapped to different addresses as shown below. Initial

Bit	Bit Name	Value	R/W	Description
7	NDR7	0	R/W	Next Data Register 7 to 4
6	NDR6	0	R/W	The register contents are transferred to the
5	NDR5	0	R/W	corresponding PODRL bits by the output trigger with PCR.
4	NDR4	0	R/W	WILLI FON.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
		Initial		
Bit	Bit Name	Initial Value	R/W	Description
<b>Bit</b> 7 to 4	Bit Name		R/W	<b>Description</b> Reserved
	Bit Name	Value	R/W	·
	Bit Name  NDR3	Value	R/W	Reserved

NDR1

NDR0

1

0

0

0

R/W

R/W

with PCR.

corresponding PODRL bits by the output trigger

				01: Compare match in TPU channel 1	
				10: Compare match in TPU channel 2	
				11: Compare match in TPU channel 3	
3	G1CMS1	1	R/W	Group 1 Compare Match Select 1 and 0	
2	G1CMS0	1	R/W	These bits select output trigger of pulse output	
				00: Compare match in TPU channel 0	
				01: Compare match in TPU channel 1	
				10: Compare match in TPU channel 2	
				11: Compare match in TPU channel 3	
1	G0CMS1	1	R/W	Group 0 Compare Match Select 1 and 0	
0	G0CMS0	1	R/W	These bits select output trigger of pulse output	
				00: Compare match in TPU channel 0	
				01: Compare match in TPU channel 1	
				10: Compare match in TPU channel 2	
				11: Compare match in TPU channel 3	

Initial

Value

1

1

1

1

R/W

R/W

R/W

R/W

R/W

Description

Group 3 Compare Match Select 1 and 0

00: Compare match in TPU channel 001: Compare match in TPU channel 110: Compare match in TPU channel 211: Compare match in TPU channel 3

Group 2 Compare Match Select 1 and 0

00: Compare match in TPU channel 0

These bits select output trigger of pulse output

These bits select output trigger of pulse output

**Bit Name** 

G3CMS1

G3CMS0

G2CMS1

G2CMS0

Bit

7

6

5

4



	Bit	Bit Name	Initial Value	R/W	Description
•	7	G3INV	1	R/W	Group 3 Inversion
					Selects direct output or inverted output for pulse group 3.
					0: Inverted output
					1: Direct output
	6	G2INV	1	R/W	Group 2 Inversion
					Selects direct output or inverted output for pulse group 2.
					0: Inverted output
					1: Direct output
	5	G1INV	1	R/W	Group 1 Inversion
					Selects direct output or inverted output for pulse group 1.
					0: Inverted output
					1: Direct output
	4	G0INV	1	R/W	Group 0 Inversion
					Selects direct output or inverted output for pulse group 0.
					0: Inverted output

R/W

R/W

R/W

R/W

R/W

R/W

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 500 of 864

Initial Value

R/W

R/W



1: Direct output

				compare match A or B in the selected TPU of
1	G1NOV	0	R/W	Group 1 Non-Overlap
				Selects normal or non-overlapping operation for output group 1.
				0: Normal operation (output values updated at match A in the selected TPU channel)
				1: Non-overlapping operation (output values up compare match A or B in the selected TPU of
0	G0NOV	0	R/W	Group 0 Non-Overlap

output group 2.

output group 0.

0: Normal operation (output values updated at match A in the selected TPU channel) 1: Non-overlapping operation (output values up

Selects normal or non-overlapping operation fo

0: Normal operation (output values updated at match A in the selected TPU channel) 1: Non-overlapping operation (output values up compare match A or B in the selected TPU of



REJ09

Rev. 2.00 Jun. 28, 2007 Pag




Figure 11.2 Schematic Diagram of PPG

# 11.4.1 Output Timing

If pulse output is enabled, the NDR contents are transferred to PODR and output when the specified compare match event occurs. Figure 11.3 shows the timing of these operations case of normal output in groups 2 and 3, triggered by compare match A.




Figure 11.3 Timing of Transfer and Output of NDR Contents (Example)

Rev. 2.00 Jun. 28, 2007 Page 502 of 864






Figure 11.4 Setup Procedure for Normal Pulse Output (Example)




Figure 11.5 Normal Pulse Output Example (5-Phase Pulse Output)

- 1. Set up TGRA in TPU which is used as the output trigger to be an output compare regard a cycle in TGRA so the counter will be cleared by compare match A. Set the TGIEA TIER to 1 to enable the compare match/input capture A (TGIA) interrupt.
- 2. Write H'F8 to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in select compare match in the TPU channel set up in the previous step to be the output Write output data H'80 in NDRH.
- 3. The timer counter in the TPU channel starts. When compare match A occurs, the ND contents are transferred to PODRH and output. The TGIA interrupt handling routine next output data (H'C0) in NDRH.
- 4. 5-phase pulse output (one or two phases active at a time) can be obtained subsequentl writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive TGIA interrup If the DTC or DMAC is set for activation by the TGIA interrupt, pulse output can be without imposing a load on the CPU.

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 504 of 864




Figure 11.6 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur compare match A.

The NDR contents should not be altered during the interval from compare match B to comatch A (the non-overlapping margin).

This can be accomplished by having the TGIA interrupt handling routine write the next NDR, or by having the TGIA interrupt activate the DTC or DMAC. Note, however, that data must be written before the next compare match B occurs.



Rev. 2.00 Jun. 28, 2007 Pag

Do not write here to NDR here

Figure 11.7 Non-Overlapping Operation and NDR Write Timing

Do not write

to NDR here

Rev. 2.00 Jun. 28, 2007 Page 506 of 864

REJ09B0341-0200

RENESAS




Figure 11.8 Setup Procedure for Non-Overlapping Pulse Output (Example 11.8)

#### **Example of Non-Overlapping Pulse Output (Example of 4-Phase Comple** 11.4.6 **Non-Overlapping Pulse Output)**

Figure 11.9 shows an example in which pulse output is used for 4-phase complementary overlapping pulse output.

REJ09

counter clear source with bits CCLR1

DTC or DMAC can also be set up to

Set the initial output values in PODR.

Set the bits in NDER for the pins to b

Select the TPU compare match even

be used as the pulse output trigger in

operate in non-overlapping mode.

Set the next pulse output values in N

and CCLR0.

PCR.

TCNT counter.

output values in NDR.

transfer data to NDR.

used for pulse output to 1.




Figure 11.9 Non-Overlapping Pulse Output Example (4-Phase Complementa

output compare registers. Set the cycle in TGRB and the non-overlapping margin in T and set the counter to be cleared by compare match B. Set the TGIEA bit in TIER to enable the TGIA interrupt.

2. Write HEE to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in

1. Set up the TPU channel to be used as the output trigger channel so that TGRA and TG

- 2. Write H'FF to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in select compare match in the TPU channel set up in the previous step to be the output Set bits G3NOV and G2NOV in PMR to 1 to select non-overlapping pulse output.
- 3. The timer counter in the TPU channel starts. When a compare match with TGRB occuputure change from 1 to 0. When a compare match with TGRA occurs, outputs chan to 1 (the change from 0 to 1 is delayed by the value set in TGRA).

The TGIA interrupt handling routine writes the next output data (H'65) to NDRH.

Rev. 2.00 Jun. 28, 2007 Page 508 of 864

Write output data H'95 to NDRH.



the settings of figure 11.9.




Figure 11.10 Inverted Pulse Output (Example)



Rev. 2.00 Jun. 28, 2007 Pag




Figure 11.11 Pulse Output Triggered by Input Capture (Example)

# 11.5 Usage Notes

## 11.5.1 Module Stop State Setting

PPG operation can be disabled or enabled using the module stop control register. The init is for PPG operation to be halted. Register access is enabled by clearing the module stop details, refer to section 20, Power-Down Modes.

#### 11.5.2 Operation of Pulse Output Pins

Pins PO0 to PO15 are also used for other peripheral functions such as the TPU. When ou another peripheral function is enabled, the corresponding pins cannot be used for pulse of Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of of the pins.

Pin functions should be changed only under conditions in which the output trigger event occur.

Rev. 2.00 Jun. 28, 2007 Page 510 of 864



#### 12.1 Features

Selection of seven clock sources

The counters can be driven by one of six internal clock signals (P $\phi$ /2, P $\phi$ /8, P $\phi$ /32, PP $\phi$ /1024, or P $\phi$ /8192) or an external clock input.

• Selection of three ways to clear the counters

The counters can be cleared on compare match A or B, or by an external reset signal

- Timer output control by a combination of two compare match signals
  - The timer output signal in each channel is controlled by a combination of two indepercompare match signals, enabling the timer to output pulses with a desired duty cycle output.
- Cascading of two channels (TMR\_0 and TMR\_1)

Operation as a 16-bit timer is possible, using TMR\_0 for the upper 8 bits and TMR\_lower 8 bits (16-bit count mode).

TMR\_1 can be used to count TMR\_0 compare matches (compare match count mode

- Three interrupt sources
  - Compare match A, compare match B, and overflow interrupts can be requested inde
- Generation of trigger to start A/D converter conversion
- Module stop state specifiable



Rev. 2.00 Jun. 28, 2007 Pag




Figure 12.1 Block Diagram of 8-Bit Timer Module (Unit 0)

Rev. 2.00 Jun. 28, 2007 Page 512 of 864 REJ09B0341-0200

RENESAS




Figure 12.2 Block Diagram of 8-Bit Timer Module (Unit 1)

		Timer clock input pin	TMCI1	Input	Inputs external clock for co
		Timer reset input pin	TMRI1	Input	Inputs external reset to cou
1	2	Timer output pin	TMO2	Output	Outputs compare match
		Timer clock input pin	TMCI2	Input	Inputs external clock for co
		Timer reset input pin	TMRI2	Input	Inputs external reset to cou
	3	Timer output pin	TMO3	Output	Outputs compare match
		Timer clock input pin	TMCI3	Input	Inputs external clock for co
		Timer reset input pin	TMRI3	Input	Inputs external reset to cou

Output Outputs compare match

#### 12.3 **Register Descriptions**

The TMR has the following registers.

#### Unit 0:

- Channel 0
  - Timer counter\_0 (TCNT\_0)
  - Time constant register A\_0 (TCORA\_0)

rimer output pin

- Time constant register B\_0 (TCORB\_0)
- Timer control register\_0 (TCR\_0)
- Timer counter control register\_0 (TCCR\_0)
- Timer control/status register\_0 (TCSR\_0)

Rev. 2.00 Jun. 28, 2007 Page 514 of 864

- Timer counter\_2 (TCNT\_2)
- Time constant register A\_2 (TCORA\_2)
- Time constant register B\_2 (TCORB\_2)
- Timer control register\_2 (TCR\_2)
- Timer counter control register\_2 (TCCR\_2)
- Timer control/status register\_2 (TCSR\_2)
- Channel 3
- Timer counter\_3 (TCNT\_3)
  - Time constant register A\_3 (TCORA\_3)
  - Time constant register B\_3 (TCORB\_3)
  - Timer control register\_3 (TCR\_3)
  - Timer counter control register\_3 (TCCR\_3)
  - Timer control/status register\_3 (TCSR\_3)

Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/

## 12.3.2 Time Constant Register A (TCORA)

register so they can be accessed together by a word transfer instruction. The value in TCO continually compared with the value in TCNT. When a match is detected, the correspond CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the T2 TCORA write cycle. The timer output from the TMO pin can be freely controlled by this match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR. TCORA initialized to H'FF.

TCORA is an 8-bit readable/writable register. TCORA\_0 and TCORA\_1 comprise a sing

				_TCOF	RA_0_							_TCOF	RA 1_		
Bit	7	6	5		3	2	1	0	7	6	5	4	3	2	1
Bit Name															
Initial Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/

Bit Name															_
Initial Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

#### 12.3.4 **Timer Control Register (TCR)**

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/o interrupt requests.

				Colooto wh	other CME	D interrupt	roquoeto (	$\sim$ 1
7	CMIEB	0	R/W	Compare N	Match Inter	upt Enable	B B	
Bit	Bit Name	Value	R/W	Description	n			
		Initial						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial	Value 0	0	0	0	0	0	0	
Bit Na	ame CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	Γ
Bit	7	6	5	4	3	2	1	

Selects whether CMFB interrupt requests (CM enabled or disabled when the CMFB flag in T to 1.

0: CMFB interrupt requests (CMIB) are disable

1: CMFB interrupt requests (CMIB) are enabl

				to 1.
				0: OVF interrupt requests (OVI) are disabled
				1: OVF interrupt requests (OVI) are enabled
4	CCLR1	0	R/W	Counter Clear 1 and 0*
3	CCLR0	0	R/W	These bits select the method by which TCNT is
				00: Clearing is disabled
				01: Cleared by compare match A

chabled of disabled when the OVI hag in 100

10: Cleared by compare match B

				11: Cleared at rising edge (TMRIS in TCCR is
				to 0) of the external reset input or when the
				reset input is high (TMRIS in TCCR is set t
2	CKS2	0	R/W	Clock Select 2 to 0*
1	CKS1	0	R/W	These bits select the clock input to TCNT and

pin should be set to 0 and 1, respectively. For details, see section 9, I/O Ports.

0 CKS0 0 R/W condition. See table 12.2.

Note: \* To use an external reset or external clock, the DDR and ICR bits in the correspondent.

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 518 of 864

RENESAS

3	TMRIS	0	R/W	Timer Reset Input Select
				Selects an external reset input when the CCL CCLR0 bits in TCR are B'11.
				0: Cleared at rising edge of the external reset
				1: Cleared when the external reset is high
2		0	R/W	Reserved
				This bit is always read as 0. The write value s always be 0
1	ICKS1	0	R/W	Internal Clock Select 1 and 0
0	ICKS0	0	R/W	These bits in combination with bits CKS2 to CTCR select the internal clock. See table 12.2.

Dit mame

7 to 4

value

0

IK/VV

R/W

Description

always be 0.

These bits are always read as 0. The write va

Reserved

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_		Counts at TCNT_1 overflow signal*1.
TMR_1	0	0	0	_	_	Clock input prohibited.
	0	0	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	0	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
	_			1	1	Uses internal clock. Counts at falling edge of F

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 520 of 864

Counts at TCNT\_0 compare match A\*1.

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

to 0 and 1, respectively. For details, see section 9, I/O Ports.

# 12.3.6 Timer Control/Status Register (TCSR)

TCSR displays status flags, and controls compare match output.

• TCSR_0							
Bit	7	6	5	4	3	2	1
Bit Name	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1
Initial Value	0	0	0	0	0	0	0
R/W	R/(W)*	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W
• TCSR_1							
Bit	7	6	5	4	3	2	1
Bit Name	CMFB	CMFA	OVF	_	OS3	OS2	OS1
Initial Value	0	0	0	1	0	0	0
R/W	R/(W)*	R/(W)*	R/(W)*	R	R/W	R/W	R/W

Note: \* Only 0 can be written to this bit, to clear the flag.



Rev. 2.00 Jun. 28, 2007 Pag

				<ul> <li>When the DTC is activated by a CMIB into while the DISEL bit in MRB of the DTC is</li> </ul>
3	CMFA	0	R/(W)*1	Compare Match Flag A
				[Setting condition]
				When TCNT matches TCORA
				[Clearing conditions]
				• When writing 0 after reading CMFA = 1
				(When the CPU is used to clear this flag be while the corresponding interrupt is enable sure to read the flag after writing 0 to it.)
				When the DTC is activated by a CMIA into while the DISEL bit in MRB in the DTC is to
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]

sure to read the flag after writing 0 to it.)

When TCNT overflows from H'FF to H'00

When writing 0 after reading OVF = 1 (When the CPU is used to clear this flag by while the corresponding interrupt is enable sure to read the flag after writing 0 to it.)

[Clearing condition]

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 522 of 864

6

5

RENESAS

1	OS1	0	R
0	OS1 OS0	0	R

0	R/W	Output Select 1 and 0*2
0	R/W	These bits select a method of TMO pin output compare match A of TCORA and TCNT occu
		00: No change when compare match A occur
		01: 0 is output when compare match A occurs
		10: 1 is output when compare match A occurs
		11: Output is inverted when compare match A

(toggle output)

compare match B of TCORB and TCNT occur
00: No change when compare match B occur
01: 0 is output when compare match B occur
10: 1 is output when compare match B occur
11: Output is inverted when compare match B

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

Only 0 can be written to bits 7 to 5, to clear these flags.
 Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un

compare match occurs after resetting.

RENESAS

				sure to read the flag after writing 0 to it.)
				When the DTC is activated by a CMIB inter
				while the DISEL bit in MRB of the DTC is 0
6	CMFA	0	R/(W)*1	Compare Match Flag A
				[Setting condition]
				When TCNT matches TCORA
				[Clearing conditions]
				• When writing 0 after reading CMFA = 1
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled sure to read the flag after writing 0 to it.)
				<ul> <li>When the DTC is activated by a CMIA inter while the DISEL bit in MRB of the DTC is 0</li> </ul>
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				• When TCNT overflows from H'FF to H'00
				[Clearing condition]
				• Cleared by reading OVF when OVF = 1, the
				0 to OVF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled sure to read the flag after writing 0 to it.)

Rev. 2.00 Jun. 28, 2007 Page 524 of 864 REJ09B0341-0200

4

RENESAS

Reserved

This is a read-only bit and cannot be modified.

1

R

1	OS1	0	R/W	Output Select 1 and 0**
0 OS0 0 R/W	These bits select a method of TMO pin output compare match A of TCORA and TCNT occu			
	00: No change when compare match A occur			
	01: 0 is output when compare match A occurs			
				10: 1 is output when compare match A occurs

Figure 12.3 shows an example of the 8-bit timer being used to generate a pulse output w

1. In TCR, clear bit CCLR1 to 0 and set bit CCLR0 to 1 so that TCNT is cleared at a T

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCC

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

compare match occurs after resetting.

2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un

#### 12.4 **Operation**

#### 12.4.1 **Pulse Output**

compare match.

desired duty cycle. The control bits are set as follows:

- 2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCO
- compare match and to 0 at a TCORB compare match.

pulse width determined by TCORB. No software intervention is required. The output le 8-bit timer holds 0 until the first compare match occurs after a reset.



REJ09

11: Output is inverted when compare match A

(toggle output)

#### 12.4.2 Reset Input

Figure 12.4 shows an example of the 8-bit timer being used to generate a pulse which is cafter a desired delay time from a TMRI input. The control bits are set as follows:

- 1. Set both bits CCLR1 and CCLR0 in TCR to 1 and set the TMRIS bit in TCCR to 1 so TCNT is cleared at the high level input of the TMRI signal.
- 2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCOR compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a 'input determined by TCORA and with a pulse width determined by TCORB and TCORA





Figure 12.4 Example of Reset Input

Rev. 2.00 Jun. 28, 2007 Page 526 of 864








Figure 12.6 Count Timing for External Clock Input (Both Edges)




Figure 12.7 Timing of CMF Setting at Compare Match

# 12.5.3 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by bits OS0 in TCSR. Figure 12.8 shows the timing when the timer output is toggled by the commatch A signal.




Figure 12.8 Timing of Toggled Timer Output at Compare Match A

# Figure 12.9 Timing of Counter Clear by Compare Match

# 12.5.5 Timing of TCNT External Reset

TCNT is cleared at the rising edge or high level of an external reset input, depending on settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 sta Figures 12.10 and 12.11 show the timing of this operation.




Figure 12.10 Timing of Clearance by External Reset (Rising Edge)




Figure 12.11 Timing of Clearance by External Reset (High Level)



Rev. 2.00 Jun. 28, 2007 Pag

Figure 12.12 Timing of OVF Setting

Rev. 2.00 Jun. 28, 2007 Page 530 of 864



with channel o occupying the upper 8 bits and channel 1 occupying the lower 8 bits.

# (1) Setting of Compare Match Flags

- The CMF flag in TCSR\_0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR\_1 is set to 1 when a lower 8-bit compare match event occur

#### (2) Counter Clear Specification

- If the CCLR1 and CCLR0 bits in TCR\_0 have been set for counter clear at compare 16-bit counter (TCNT\_0 and TCNT\_1 together) is cleared when a 16-bit compare m occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter the TMRI0 pin has been set.
- The settings of the CCLR1 and CCLR0 bits in TCR\_1 are ignored. The lower 8 bits cleared independently.

#### (3) Pin Output

- Control of output from the TMO0 pin by bits OS3 to OS0 in TCSR\_0 is in accordant 16-bit compare match conditions.
- Control of output from the TMO1 pin by bits OS3 to OS0 in TCSR\_1 is in accordan
  lower 8-bit compare match conditions.

#### 12.6.2 Compare Match Count Mode

When bits CKS2 to CKS0 in TCR\_1 are set to B'100, TCNT\_1 counts compare match A channel 0. Channels 0 and 1 are controlled independently. Conditions such as setting of flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance the settings for each channel.



Table 12.5 o-Dit Timer (TMIK\_0 of TMIK\_1) Interrupt Sources

**Interrupt Source** 

CMIA1 TCORA_1 compare match CMFA Possible (VNUM = 2'b10)  CMIB1 TCORB_1 compare match CMFB Possible (VNUM = 2'b11)	CMIA0	TCORA_0 compare match	CMFA	Possible (VNUM = 2'b00)	Hiç
CMIA1 TCORA_1 compare match CMFA Possible (VNUM = 2'b10)  CMIB1 TCORB_1 compare match CMFB Possible (VNUM = 2'b11)	CMIB0	TCORB_0 compare match	CMFB		
(VNUM = 2'b10)  CMIB1 TCORB_1 compare match CMFB Possible (VNUM = 2'b11)	OVI0	TCNT_0 overflow	OVF	Not possible	Lo
(VNUM = 2'b11)	CMIA1	TCORA_1 compare match	CMFA		Hiç
OVI1 TCNT_1 overflow OVF Not possible Lo	CMIB1	TCORB_1 compare match	CMFB		
	OVI1	TCNT_1 overflow	OVF	Not possible	Lo

Interrupt Flag

**DTC Activation** 

Pri

Note: VNUM is an internal signal.

## 12.7.2 A/D Converter Activation

The A/D converter can be activated only by TMR\_0 compare match A.

If the ADTE bit in TCSR\_0 is set to 1 when the CMFA flag in TCSR\_0 is set to 1 by the

occurrence of TMR\_0 compare match A, a request to start A/D conversion is sent to the converter. If the 8-bit timer conversion start trigger has been selected on the A/D convert this time, A/D conversion is started.

Name

- φ: Operating frequency
- N: TCOR value

#### 12.8.2 Conflict between TCNT Write and Clear

If a counter clear signal is generated during the  $T_2$  state of a TCNT write cycle, the clear priority and the write is not performed as shown in figure 12.13.




Figure 12.13 Conflict between TCNT Write and Clear



Rev. 2.00 Jun. 28, 2007 Pag




Figure 12.14 Conflict between TCNT Write and Increment

#### 12.8.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the T<sub>2</sub> state of a TCOR write cycle, the TCOR writerity and the compare match signal is inhibited as shown in figure 12.15.




Figure 12.15 Conflict between TCOR Write and Compare Match

Rev. 2.00 Jun. 28, 2007 Page 534 of 864



0-output			
No change			

# 12.8.6 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched 12.5 shows the relationship between the timing at which the internal clock is switched (to bits CKS1 and CKS0) and the TCNT operation.


When the TCNT clock is generated from an internal clock, the rising or falling edge of t clock pulse are always monitored. Table 12.5 assumes that the falling edge is selected. I signal levels of the clocks before and after switching change from high to low as shown the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated

TCNT is incremented. This is similar to when the rising edge is selected.


The erroneous incrementation of TCNT can also happen when switching between rising falling edges of the internal clock, and when switching between internal and external clock

REJ09

Lo



IN + I



- Notes: 1. Includes switching from low to stop, and from stop to low.
  - 2. Includes switching from stop to high.
  - 2. Includes switching from stop to high
  - 3. Includes switching from high to stop.
  - Generated because the change of the signal levels is considered as a falling TCNT is incremented.

# 12.8.7 Mode Setting with Cascaded Connection

If 16-bit counter mode and compare match count mode are specified at the same time, in for TCNT\_0 and TCNT\_1 are not generated, and the counter stops. Do not specify 16-b mode and compare match count mode simultaneously.

# 12.8.8 Module Stop Function Setting

Operation of the TMR can be disabled or enabled using the module stop control register initial setting is for operation of the TMR to be halted. Register access is enabled by cle module stop state. For details, refer to section 20, Power-Down Modes.

# 12.8.9 Interrupts in Module Stop State

If the module stop state is entered when an interrupt has been requested, it will not be porclear the CPU interrupt source or the DTC activation source. Interrupts should therefore disabled before entering the module stop state.



REJ09

CNS DIES CHA

Rev. 2.00 Jun. 28, 2007 Page 538 of 864



# 13.1 Features

- Selectable from eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
  - In watchdog timer mode
    If the counter overflows, the WDT outputs WDTOVF. It is possible to select wh not the entire LSI is reset at the same time.
  - In interval timer mode
     If the counter overflows, the WDT generates an interval timer interrupt (WOVI).




Figure 13.1 Block Diagram of WDT

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

#### 13.3 Register Descriptions

The WDT has the following three registers. To prevent accidental overwriting, TCSR, TCRSTCSR have to be written to in a method different from normal registers. For details, so 13.6.1, Notes on Register Access.

- Timer counter (TCNT)
- Timer control/status register (TCSR)
- Reset control/status register (RSTCSR)

# 13.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TM TCSR is cleared to 0.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Jun. 28, 2007 Page 540 of 864

REJ09B0341-0200

RENESAS

			[Clearing condition]
			<ul> <li>Cleared by reading TCSR when OVF = 1, tl 0 to OVF</li> </ul>
			(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
WT/IT	0	R/W	Timer Mode Select
			Selects whether the WDT is used as a watchdo interval timer.
			0: Interval timer mode
			When TCNT overflows, an interval timer inte (WOVI) is requested.
			1: Watchdog timer mode
			When TCNT overflows, the $\overline{\text{WDTOVF}}$ signal

Initial

Value

0

**Bit Name** 

**OVF** 

Bit

7

6

R/W

R/(W)\*

Description

Overflow Flag

[Setting condition]

from H'FF to H'00)

by the internal reset.

Indicates that TCNT has overflowed in interval mode. Only 0 can be written to this bit, to clear

When TCNT overflows in interval timer mode (continued)

· When internal reset request generation is s watchdog timer mode, OVF is cleared autor

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

0	CKS0	0	R/W	$-cycle  O(1) \psi - 20  W(1)  2  3    a  cated   1  p  $
	000: Clock Pφ/2 (cycle: 25.6 μs)			
				001: Clock Pφ/64 (cycle: 819.2 μs)
				010: Clock Pφ/128 (cycle: 1.6 ms)
				011: Clock Pφ/512 (cycle: 6.6 ms)
				100: Clock Pφ/2048 (cycle: 26.2 ms)
				101: Clock Pφ/8192 (cycle: 104.9 ms)

Note: Only 0 can be written to this bit, to clear the flag.

#### **Reset Control/Status Register (RSTCSR)** 13.3.3

RSTCSR controls the generation of the internal reset signal when TCNT overflows, and the type of internal reset signal. RSTCSR is initialized to H'1F by a reset signal from the but not by the WDT internal reset signal caused by WDT overflows.

Bit	7	6	5	4	3	2	1	
Bit Name	WOVF	RSTE		_	_	_		Τ
Initial Value	0	0	0	1	1	1	1	
R/W	R/(W)*	R/W	R/W	R	R	R	R	
Note: * Only 0 can be written to this bit, to clear the flag.								

is indicated in parentinese

110: Clock Pφ/32768 (cycle: 419.4 ms) 111: Clock P\(0)/131072 (cycle: 1.68 s)

6	RSTE	0	R/W	Reset Enable
				Specifies whether or not this LSI is internally re TCNT overflows during watchdog timer operation
				0: LSI is not reset even if TCNT overflows (Tho LSI is not reset, TCNT and TCSR in WDT ar
				1: LSI is reset if TCNT overflows
5	_	0	R/W	Reserved
				Although this bit is readable/writable, reading fr

4 to 0 All 1 R Reserved

These are read-only bits and cannot be modified

0 to WOVF

ricading rich cont whom wor = 1, and in

writing to this bit does not affect operation.

Note: Only 0 can be written to this bit, to clear the flag.

to reset the LSI internany in watchdog timer mode.

If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LS internally is generated at the same time as the WDTOVF signal. If a reset caused by a sig to the RES pin occurs at the same time as a reset caused by a WDT overflow, the RES pin has priority and the WOVF bit in RSTCSR is cleared to 0.

The  $\overline{WDTOVF}$  signal is output for 133 cycles of P $\phi$  when RSTE = 1 in RSTCSR, and for cycles of P $\phi$  when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 cycles

When RSTE = 1, an internal reset signal is generated. Since the system clock control region (SCKCR) is initialized, the multiplication ratio of  $P\phi$  becomes the initial value.

When RSTE = 0, an internal reset signal is not generated. Neither SCKCR nor the multipratio of  $P\phi$  is changed.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. I overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated entire LSI.

Rev. 2.00 Jun. 28, 2007 Page 544 of 864



2 130 states when the BSTF bit is cleared to 0

Figure 13.2 Operation in Watchdog Timer Mode

#### 13.4.2 Interval Timer Mode

To use the WDT as an interval timer, set the WT/IT bit to 0 and the TME bit to 1 in TC

When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is gener time the TCNT overflows. Therefore, an interrupt can be generated at intervals.

When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) i at the same time the OVF bit in the TCSR is set to 1.




Figure 13.3 Operation in Interval Timer Mode



Rev. 2.00 Jun. 28, 2007 Pag

## 13.6 Usage Notes

#### 13.6.1 Notes on Register Access

The watchdog timer's TCNT, TCSR, and RSTCSR registers differ from other registers in more difficult to write to. The procedures for writing to and reading these registers are gi below.

#### (1) Writing to TCNT, TCSR, and RSTCSR

TCNT and TCSR must be written to by a word transfer instruction. They cannot be written byte transfer instruction.

For writing, TCNT and TCSR are assigned to the same address. Accordingly, perform da transfer as shown in figure 13.4. The transfer instruction writes the lower byte data to TCTCSR.

To write to RSTCSR, execute a word transfer instruction for address H'FFA6. A byte transferuction cannot be used to write to RSTCSR.

The method of writing 0 to the WOVF bit in RSTCSR differs from that of writing to the in RSTCSR. Perform data transfer as shown in figure 13.4.

At data transfer, the transfer instruction clears the WOVF bit to 0, but has no effect on the bit. To write to the RSTE bit, perform data transfer as shown in figure 13.4. In this case, transfer instruction writes the value in bit 6 of the lower byte to the RSTE bit, but has no the WOVF bit.

Rev. 2.00 Jun. 28, 2007 Page 546 of 864



# Figure 13.4 Writing to TCNT, TCSR, and RSTCSR

#### (2) Reading from TCNT, TCSR, and RSTCSR

These registers can be read from in the same way as other registers. For reading, TCSR to address H'FFA4, TCNT to address H'FFA5, and RSTCSR to address H'FFA7.

#### 13.6.2 Conflict between Timer Counter (TCNT) Write and Increment

If a TCNT clock pulse is generated during the T2 cycle of a TCNT write cycle, the write priority and the timer counter is not incremented. Figure 13.5 shows this operation.




Figure 13.5 Conflict between TCNT Write and Increment



Rev. 2.00 Jun. 28, 2007 Pag

clearing the TME on to 0) before switching the timer mode.

#### 13.6.5 Internal Reset in Watchdog Timer Mode

watchdog timer mode operation, but TCNT and TCSR of the WDT are reset.

TCNT, TCSR, and RSTCR cannot be written to while the WDTOVF signal is low. Also

This LSI is not reset internally if TCNT overflows while the RSTE bit is cleared to 0 dur.

a read of the WOVF flag is not recognized during this period. To clear the WOVF flag, the read TCSR after the  $\overline{\text{WDTOVF}}$  signal goes high, then write 0 to the WOVF flag.

# 13.6.6 System Reset by WDTOVF Signal

If the  $\overline{WDTOVF}$  signal is input to the  $\overline{RES}$  pin, this LSI will not be initialized correctly. It sure that the  $\overline{WDTOVF}$  signal is not input logically to the  $\overline{RES}$  pin. To reset the entire sy means of the  $\overline{WDTOVF}$  signal, use a circuit like that shown in figure 13.6.




Figure 13.6 Circuit for System Reset by WDTOVF Signal (Example)

Rev. 2.00 Jun. 28, 2007 Page 548 of 864



Rev. 2.00 Jun. 28, 2007 Pag

Rev. 2.00 Jun. 28, 2007 Page 550 of 864



#### 14.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously. Double-buffering is used in both the transmitter and the enabling continuous transmission and continuous reception of serial data.

On-chip baud rate generator allows any bit rate to be selected

The external clock can be selected as a transfer clock source (except for the smart ca interface).

- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode
- Four interrupt sources

The interrupt sources are transmit-end, transmit-data-empty, receive-data-full, and receive-data-full interrupt sources can activate the or DTC.

• Module stop state specifiable

#### **Asynchronous Mode:**

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in case framing error



Rev. 2.00 Jun. 28, 2007 Pag

- An error signal can be automatically transmitted on detection of a parity error during
- Data can be automatically re-transmitted on receiving an error signal during transmiss
- Both direct convention and inverse convention are supported




Figure 14.1 Block Diagram of SCI

Rev. 2.00 Jun. 28, 2007 Page 552 of 864

REJ09B0341-0200



		RxD2	Input	Channel 2 receive data input
		TxD2	Output	Channel 2 transmit data output
4		SCK4	I/O	Channel 4 clock input/output
		RxD4	Input	Channel 4 receive data input
		TxD4	Output	Channel 4 transmit data output
Note:	*	Pin names SCI channel design		are used in the text for all channels, omitting

1/0

I/O

Input

Output

Channel i clock input/output Channel 1 receive data input

Channel 1 transmit data output

Channel 2 clock input/output

SUNI

RxD1

TxD1

SCK2

2

- Receive data register\_0 (RDR\_0)
- Transmit data register\_0 (TDR\_0)
- Serial mode register\_0 (SMR\_0)
- Serial control register 0 (SCR 0)
- Serial status register\_0 (SSR\_0)
- Smart card mode register\_0 (SCMR\_0)
- Bit rate register\_0 (BRR\_0)

#### **Channel 1:**

- Receive shift register\_1 (RSR\_1)
- Transmit shift register\_1 (TSR\_1)
- Receive data register\_1 (RDR\_1)
- Transmit data register\_1 (TDR\_1)
- Serial mode register\_1 (SMR\_1)
- Serial control register\_1 (SCR\_1)
- Serial status register\_1 (SSR\_1)
- Smart card mode register\_1 (SCMR\_1)
- Bit rate register\_1 (BRR\_1)

REJ09B0341-0200



- Bit rate register\_2 (BRR\_2)
- Serial extended mode register\_2 (SEMR\_2) (SCI\_2 only)

#### **Channel 4:**

- Receive shift register\_4 (RSR\_4)
- Transmit shift register\_4 (TSR\_4)
- Receive data register\_4 (RDR\_4)
- Transmit data register\_4 (TDR\_4)
- Serial mode register\_4 (SMR\_4)
- Serial control register\_4 (SCR\_4)
- Serial status register\_4 (SSR\_4)
- Smart card mode register\_4 (SCMR\_4)
- Bit rate register\_4 (BRR\_4)


#### 14.3.1 Receive Shift Register (RSR)

RSR is a shift register which is used to receive serial data input from the RxD pin and countries into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

miliai vait	ue 0	U	Ü	U	U	U	U
R/W	R	R	R	R	R	R	R

#### 14.3.3 Transmit Data Register (TDR)

TDR is an 8-bit register that stores transmit data. When the SCI detects that TSR is empty transfers the transmit data written in TDR to TSR and starts transmission. The double-but structures of TDR and TSR enables continuous serial transmission. If the next transmit datalready been written to TDR when one frame of data is transmitted, the SCI transfers the data to TSR to continue transmission. Although TDR can be read from or written to by the all times, to achieve reliable serial transmission, write transmit data to TDR for only once confirming that the TDRE bit in SSR is set to 1.



#### 14.3.4 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the sautomatically transfers transmit data from TDR to TSR, then sends the data to the TxD p cannot be directly accessed by the CPU.

Rev. 2.00 Jun. 28, 2007 Page 556 of 864

REJ09B0341-0200



#### • When SMIF in SCMR = 1

**Bit Name** 

Bit

Initial

Value

R/W

Bit	7	6	5	4	3	2	1
Bit Name	GM	BLK	PE	O/E	BCP1	BCP0	CKS1
Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

## Bit Functions in Normal Serial Communication Interface Mode (When SMIF in So

Description

7	C/A	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (valid only in asynchronous n
				0: Selects 8 bits as the data length.
				<ol> <li>Selects 7 bits as the data length. LSB-first is the MSB (bit 7) in TDR is not transmitted in transmission.</li> </ol>
				In clocked synchronous mode, a fixed data leng bits is used.
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode
				When this bit is set to 1, the parity bit is added

setting.

Rev. 2.00 Jun. 28, 2007 Pag REJ09

data before transmission, and the parity bit is c reception. For a multiprocessor format, parity b and checking are not performed regardless of t

			transmit frame.
MP	0	R/W	Multiprocessor Mode (valid only in asynchronous
			When this bit is set to 1, the multiprocessor function enabled. The PE bit and $O/\overline{E}$ bit settings are invariantly multiprocessor mode.
CKS1	0	R/W	Clock Select 1, 0
CKS0	0	R/W	These bits select the clock source for the baud r generator.
			00: Pφ clock (n = 0)
			01: Pφ/4 clock (n = 1)
			10: P∮/16 clock (n = 2)
			11: P∮/64 clock (n = 3)
			For the relation between the settings of these bit baud rate, see section 14.3.9, Bit Rate Register is the decimal display of the value of n in BRR (s

in reception, only the mot stop bit is enconed. In second stop bit is 0, it is treated as the start bit of

section 14.3.9, Bit Rate Register (BRR)).

appended. For details, see sections 14.7.6, Data Transmission (Except in Block Transfer Mode) a

## Bit F

2

it Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):							
Bit	Bit Name	Initial Value	R/W	Description			
•	GM	0	R/W	GSM Mode			
				Setting this bit to 1 allows GSM mode operation. mode, the TEND set timing is put forward to 11.0 the start and the clock output control function is			

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 558 of 864 RENESAS



14.7.8, Clock Output Control.

				For details on the usage of this bit in smart card mode, see section 14.7.2, Data Format (Except Transfer Mode).
3	BCP1	0	R/W	Basic Clock Pulse 1,0
2	BCP0	0	R/W	These bits select the number of basic clock cyc bit data transfer time in smart card interface mo
				00: 32 clock cycles (S = 32)
				01: 64 clock cycles (S = 64)
				10: 372 clock cycles (S = 372)
				11: 256 clock cycles (S = 256)
				For details, see section 14.7.4, Receive Data S Timing and Reception Margin. S is described in 14.3.9, Bit Rate Register (BRR).

Clock Select 1,0

00:  $P\phi$  clock (n = 0) 01:  $P\phi/4$  clock (n = 1) 10:  $P\phi/16$  clock (n = 2) 11:  $P\phi/64$  clock (n = 3)

generator.

These bits select the clock source for the baud

1: Selects odd parity

For the relation between the settings of these b
baud rate, see section 14.3.9, Bit Rate Register
is the decimal display of the value of n in BRR
section 14.3.9, Bit Rate Register (BRR)).

etu (Elementary Time Unit): 1-bit transfer time

0

0

R/W

R/W

1

0

Note:

CKS<sub>1</sub>

CKS0

RENESAS

Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

#### • When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	
Initial Value	0	0	0	0	0	0	0	
D/M	D/M	B/M	B/M	B/M	B/M	B/M	R/M	

# Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SC

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request i enabled.
				A TXI interrupt request can be cancelled by read from the TDRE flag and then clearing the flag to clearing the TIE bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt reare enabled.
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER



then clearing the flag to 0, or by clearing the RIE

condition, serial reception is started by detecting bit in asynchronous mode or the synchronous of in clocked synchronous mode. Note that SMR s set prior to setting the RE bit to 1 in order to de the reception format. Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affe the previous value is retained. 3 **MPIE** 0 R/W Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode) When this bit is set to 1, receive data in which t multiprocessor bit is 0 is skipped, and setting o RDRF, FER, and ORER status flags in SSR is On receiving data in which the multiprocessor by bit is automatically cleared and normal reception resumed. For details, see section 14.5, Multipro Communication Function. When receive data including MPB = 0 in SSR is received, transfer of the received data from RS detection of reception errors, and the settings of FER, and ORER flags in SSR are not performe receive data including MPB = 1 is received, the in SSR is set to 1, the MPIE bit is automatically

When this bit is set to 1, reception is enabled. \

0, and RXI and ERI interrupt requests (in the ca the TIE and RIE bits in SCR are set to 1) and s the FER and ORER flags are enabled.

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

00: On-chip baud rate generator(SCK pin functions as I/O port.)01: On-chip baud rate generator

(Outputs a clock with the same frequency as rate from the SCK pin.)

1X: External clock (Inputs a clock with a frequency 16 times the from the SCK pin.)

- Clocked synchronous mode
- 0X: Internal clock

(SCK pin functions as clock output.)

1X: External clock (SCK pin functions as clock input.)

Note: X: Don't care

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 562 of 864

				reading 1 from the RDRF, FER, PER, or ORER then clearing the flag to 0, or by clearing the RI
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enable this condition, serial transmission is started by transmit data to TDR, and clearing the TDRE flato 0. Note that SMR should be set prior to settir bit to 1 in order to designate the transmission for
				If transmission is halted by clearing this bit to 0 TDRE flag in SSR is fixed 1.

R/W

R/W

are enabled.

Receive Enable

the reception format.

the previous value is retained.

When this bit is set to 1, RXI and ERI interrupt

RXI and ERI interrupt requests can be cancelled

When this bit is set to 1, reception is enabled. \(\text{l}\) condition, serial reception is started by detectin bit in asynchronous mode or the synchronous of in clocked synchronous mode. Note that SMR s set prior to setting the RE bit to 1 in order to de

Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affe

Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode)

Write 0 to this bit in smart card interface mode. 2 TEIE 0 R/W Transmit End Interrupt Enable Write 0 to this bit in smart card interface mode.

0

0

4

3

RE

**MPIE** 

RENESAS

When GM in SMR = 1 00: Output fixed low 01: Clock output 10: Output fixed high

11: Clock output

#### 14.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. T RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different funcnormal mode and smart card interface mode.

#### When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	TDRE	RDRF	ORER	FRE	PER	TEND	MPB	ı
Initial Value	1	0	0	0	0	1	0	
R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	
Noto: * O	nly 0 can bo s	writton to clos	r the floa					

Only 0 can be written, to clear the flag.

#### When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	
Initial Value	1	0	0	0	0	1	0	
R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	
Note: * Only 0 can be written to clear the flag								

Rev. 2.00 Jun. 28, 2007 Page 564 of 864

REJ09B0341-0200



				,
				When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR
			D/040 :	
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether receive data is stored in RDF
				[Setting condition]
				When serial reception ends normally and re
				is transferred from RSR to RDR
				[Clearing conditions]
				When 0 is written to RDRF after reading RE

RENESAS

When 0 is written to TDRE after reading TD (When the CPU is used to clear this flag by while the corresponding interrupt is enabled

(When the CPU is used to clear this flag by while the corresponding interrupt is enabled

occurs and the received data is lost.

to read the flag after writing 0 to it.)

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

is set to 1, subsequent serial reception cannot performed. Note that, in clocked synchronou serial transmission also cannot continue.

#### [Clearing condition]

· When 0 is written to ORER after reading OR (When the CPU is used to clear this flag by v while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)

Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous va

Rev. 2.00 Jun. 28, 2007 Page 566 of 864 REJ09B0341-0200

RENESAS

is transferred to RDR, however, the RDRF set. In addition, when the FER flag is being the subsequent serial reception cannot be p In clocked synchronous mode, serial transn also cannot continue.

## [Clearing condition]

· When 0 is written to FER after reading FER (When the CPU is used to clear this flag by while the corresponding interrupt is enabled

to read the flag after writing 0 to it.)

Even when the RE bit in SCR is cleared, the is not affected and retains its previous value

subsequent serial reception cannot be perfor clocked synchronous mode, serial transmiss cannot continue. [Clearing condition] • When 0 is written to PER after reading PER (When the CPU is used to clear this flag by v while the corresponding interrupt is enabled, to read the flag after writing 0 to it.) Even when the RE bit in SCR is cleared, the is not affected and retains its previous value. 2 1 R Transmit End **TEND** [Setting conditions] When the TE bit in SCR is 0 When TDRE = 1 at transmission of the last b transmit character

				When the RE bit in SCR is cleared to 0 its previ is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Sets the multiprocessor bit value to be added to transmit frame.
Note:	* Only 0	can be w	ritten, to cle	ear the flag.

Rev. 2.00 Jun. 28, 2007 Page 568 of 864

0

R

1

**MPB** 

REJ09B0341-0200

 When 0 is written to TDRE after reading TDF When a TXI interrupt request is issued allow

Stores the multiprocessor bit value in the receive

DMAC or DTC to write data to TDR

RENESAS



[Clearing conditions]

Multiprocessor Bit

				to read the flag after writing 0 to it.)
				When a TXI interrupt request is issued allow
				DMAC or DTC to write data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether receive data is stored in RDF
				[Setting condition]
				<ul> <li>When serial reception ends normally and re is transferred from RSR to RDR</li> </ul>
				[Clearing conditions]
				<ul> <li>When 0 is written to RDRF after reading RD (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)</li> </ul>

RENESAS

the received data is lost.

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

· When an RXI interrupt request is issued allo

Note that when the next reception is completed RDRF flag is being set to 1, an overrun error of

When 0 is written to TDRE after reading TD (When the CPU is used to clear this flag by while the corresponding interrupt is enabled

	is set to 1, subsequent serial reception cannot performed. Note that, in clocked synchronous serial transmission also cannot continue.
[CI	earing condition]
•	When 0 is written to ORER after reading OR (When the CPU is used to clear this flag by while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)

R/(W)\* Error Signal Status

[Setting condition]

Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous va

When a low error signal is sampled [Clearing condition] When 0 is written to ERS after reading ERS

Rev. 2.00 Jun. 28, 2007 Page 570 of 864

4

**ERS** 

clocked synchronous mode, serial transmis cannot continue.

#### [Clearing condition]

 When 0 is written to PER after reading PEF (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

to read the flag after writing 0 to it.)
Even when the RE bit in SCR is cleared, the is not affected and retains its previous value

When GM = 0 and BLK = 0, 2.5 etu after trar When GM = 0 and BLK = 1, 1.5 etu after trar start When GM = 1 and BLK = 0, 1.0 etu after trar start When GM = 1 and BLK = 1, 1.0 etu after trar [Clearing conditions] When 0 is written to TEND after reading TEN • When a TXI interrupt request is issued allow DMAC or DTC to write the next data to TDR Multiprocessor Dit MDD

ı	MPB	Ü	н	Multiprocessor Bit
				Not used in smart card interface mode.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Write 0 to this bit in smart card interface mode.

Note: Only 0 can be written, to clear the flag.

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 572 of 864

3	SDIR	0	R/W	Smart Card Data Transfer Direction
				Selects the serial/parallel conversion format.
				0: Transfer with LSB-first
				1: Transfer with MSB-first
				This bit is valid only when the 8-bit data format transmission/reception; when the 7-bit data formused, data is always transmitted/received with leading to the control of
2	SINV	0	R/W	Smart Card Data Invert
				Inverts the transmit/receive data logic level. Thi not affect the logic level of the parity bit. To inversity bit, invert the $O/\overline{E}$ bit in SMR.
				<ol> <li>TDR contents are transmitted as they are. Redata is stored as it is in RDR.</li> </ol>
				1: TDR contents are inverted before being trans Receive data is stored in inverted form in RD
1	_	1	R	Reserved
				This is a read-only bit and cannot be modified.

R/W

K/VV

R

Description

These are read-only bits and cannot be modified

Reserved

Dit maine

7 to 4

0

SMIF

0

All 1



RENESAS

selected.

REJ09

When this bit is set to 1, smart card interface m

0: Normal asynchronous or clocked synchronous

Smart Card Interface Mode Select

1: Smart card interface mode

Asynchronous mode	$N = \frac{P\phi \times 10^6}{64 \times 2^{2n-1} \times B} - 1$	Error (%) = { $\frac{P\phi \times 10^6}{B \times 64 \times 2^{2n-1} \times (N+1)}$ -
Clocked synchronous mode	$N = \frac{P\phi \times 10^6}{8 \times 2^{2n-1} \times B} - 1$	
Smart card interface mode	$N = \frac{P\phi \times 10^6}{S \times 2^{2n+1} \times B} - 1$	Error (%) = $\left\{ \frac{P\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)} - \frac{1}{2^{2n+1}} \right\}$

#### [Legend]

B: Bit rate (bit/s)

N: BRR setting for baud rate generator  $(0 \le N \le 255)$ 

Pφ: Operating frequency (MHz)

n and S: Determined by the SMR settings shown in the following table.

;	SMR Setting		SMR Setting			
CKS1	CKS0	n	BCP1	ВСР0	s	
0	0	0	0	0	3	
0	1	1	0	1	6	
1	0	2	1	0	3	
1	1	3	1	1	2	

Table 14.3 shows sample N settings in BRR in normal asynchronous mode. Table 14.4 sh maximum bit rate settable for each operating frequency. Tables 14.6 and 14.8 show samp settings in BRR in clocked synchronous mode and smart card interface mode, respectivel smart card interface mode, the number of basic clock cycles S in a 1-bit data transfer time selected. For details, see section 14.7.4, Receive Data Sampling Timing and Reception M Tables 14.5 and 14.7 show the maximum bit rates with external clock input.

					-	•			
		12.2	288		14	14			
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	
110	2	217	0.08	2	248	-0.17	3	64	
150	2	159	0.00	2	181	0.16	2	191	
300	2	79	0.00	2	90	0.16	2	95	
600	1	159	0.00	1	181	0.16	1	191	
1200	1	79	0.00	1	90	0.16	1	95	
2400	0	159	0.00	0	181	0.16	0	191	
4800	0	79	0.00	0	90	0.16	0	95	
9600	0	39	0.00	0	45	-0.93	0	47	
19200	0	19	0.00	0	22	-0.93	0	23	

2.40

0.00

0.16

0.16

0.16

0.16

0.16

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

Operating Frequency Po (MHz)

0.16

0.16

0.16

-1.36

1.73

0.00

1.73

**Error** 

(%)

0.70

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

14.7456

n

Ν

REJ09



0.00

11 0.00 0

Rev. 2.00 Jun. 28, 2007 Pag

(bit/s)	n	N	Error (%	6) n	N	(%)	n	N
110	3	110	-0.02	3	132	0.13	3	145
150	3	80	0.47	3	97	-0.35	3	106
300	2	162	-0.15	2	194	0.16	2	214
600	2	80	0.47	2	97	-0.35	2	106
1200	1	162	-0.15	1	194	0.16	1	214
2400	1	80	0.47	1	97	-0.35	1	106
4800	0	162	-0.15	0	194	0.16	0	214
9600	0	80	0.47	0	97	-0.35	0	106
19200	0	40	-0.76	0	48	-0.35	0	53

0.00

0.00

0.00


0.00

0.00

1.20

0.00





1.73

RENESAS

0.16

0.16

0.16

-0.69

1.02

0.00

-2.34

**Error** 

Operating Frequency Po (MHz)

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

**Error** 

(%)

0.33

0.39

-0.07

0.39

-0.07

0.39

-0.07

0.39

-0.54

-0.54

n

**Bit Rate** 

<b>Table 14.5</b>	Maximum Bit Ra	ate with External	Clock Input (	Asynchronous M	ode)
Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)	Pφ (MHz)	External Input Clock (MHz)	Max Rate
8	2.0000	125000	17.2032	4.3008	268
9.8304	2.4576	153600	18	4.5000	281

JU

19.6608

4.9152

5.0000

6.2500

7.5000

8.2500

8.7500

16	4.0000	250000	35

2.5000

3.0000

3.0720

3.5000

3.6864

14.7456

12.288

14.7456

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

25 k	0	79	0	99	0
50 k	0	39	0	49	0
100 k	0	19	0	24	0
250 k	0	7	0	9	0
500 k	0	3	0	4	0
1 M	0	1			0
2.5 M			0	0*	
5 M					

Rev. 2.00 Jun. 28, 2007 Page 578 of 864

5 k

10 k

25 k	0	249	1	74	1	82	1
50 k	0	124	0	149	0	164	0
100 k	0	62	0	74	0	82	0
250 k	0	24	0	29	0	32	0
500 k	_	_	0	14	_	_	_
1 M	_	_	_	_	_	_	_
2.5 M	_	_	0	2	_	_	_
5 M	_	_	_	_	_	_	_
[Legend	d]						

Table 14.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous

20

25

30

33

187

1

205

1

8

10

12

14

10 k

1

Space: Setting prohibited.

1.3333

1.6667

2.0000

2.3333

: Can be set, but there will be error.

: Continuous transmission or reception is not possible.

155

1

	<b>External Input</b>	<b>Maximum Bit</b>	
Pφ (MHz)	Clock (MHz)	Rate (bit/s)	Pφ (MHz)

1333333.3

1666666.7

2000000.0

2333333.3

16	2.6667	2666666.7	35
18	3.0000	3000000.0	



Rev. 2.00 Jun. 28, 2007 Pag

**External Input** 

Clock (MHz)

3.3333

4.1667

5.0000

5.5000

5.8336

REJ09

Maximu

Rate (b

333333

416666

500000

550000

	Operating Frequency Pφ (MHz)												
Bit Rate	25.00				3	0.00		33.00			35.0		
(bit/s)	n	N	Error (	(%)	n	N	Error (%	6) n	N	Error (%)	n	N	В
9600	0	3	12.49		0	3	5.01	0	4	7.59	0	4	1
<b>Table 14.9</b>	Mo		S=372)	Rate	for	Each	Operati	ng Fre	-	cy (Smart (	Card	l Inte	erfa
Pφ (MHz)	Rate	e (bit	/s)	n		N	Рф	(MHz)	Ra	te (bit/s)	r	1	
7.1424	960	0		0		0	18	.00	24	194	C	)	
10.00	134	41		0		0	20	.00	268	882	C	)	
10.7136	144	00		0		0	25	.00	33	602	C	)	
13.00	174	73		0		0	30	.00	40	323	C	)	

Error (%) n

12.01

N Error (%) n

15.99

Е

6

Ν

2

0

0

Error (%) n

0.00

Ν

1

Rev. 2.00 Jun. 28, 2007 Page 580 of 864

19200

21505

14.2848

16.00

(bit/s)

9600

n

0

Ν

1

0

0

0

0

33.00

35.00

44355

	0	R/W	Reserved
			This bit is always read as 0. The write value s always be 0.
_	All 0	R	Reserved
			These are read-only bits and cannot be modif
ABCS	0	R/W	Asynchronous Mode Basic Clock Select (valid asynchronous mode)
			Selects the basic clock for a 1-bit period.
			0: The basic clock has a frequency 16 times t rate
			1: The basic clock has a frequency 8 times th

rate

Description

Initial

Value

R/W

Bit Name

Bit

6 to 4

7

3

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

dasic clock with a frequency 16 times the

rate) 010: 460.606 kbps of average transfer rate spe

 $P\phi = 10.667$  MHz is selected (operated us basic clock with a frequency 8 times the t rate) 011: 720 kbps of average transfer rate specific

32 MHz is selected (operated using the b with a frequency 16 times the transfer rate

> $P\phi = 16$  MHz is selected (operated using clock with a frequency 16 times the transf

16 MHz is selected (operated using the b with a frequency 8 times the transfer rate The average transfer rate only supports operation frequencies of 10.667 MHz, 16 MHz, and 32 M

100: Setting prohibited

101: 115.196 kbps of average transfer rate spe

 $P\phi = 16$  MHz is selected (operated using clock with a frequency 16 times the transf

110: 460.784 kbps of average transfer rate spe

RENESAS

111: 720 kbps of average transfer rate specific




Figure 14.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)



Rev. 2.00 Jun. 28, 2007 Pag

0	1	0	0	S 8-bit da
0	1	0	1	S 8-bit da
1	0	0	0	S 7-bit data
1	0	0	1	S 7-bit data
1	1	0	0	S 7-bit data
1	1	0	1	S 7-bit data
0	_	1	0	S 8-bit da
0	_	1	1	S 8-bit da
1	_	1	0	S 7-bit data
1	_	1	1	S 7-bit data

S

S

8-bit data

8-bit data

8-bit data

8-bit data

8-bit data

8-bit data

STOP

STOP S

ST

ST

STOP

STOP STOP

STOP

STOP ST

MPB S

MPB S1

STOP

STOP ST

MPB

MPB

0

[Legend] Start bit S:

REJ09B0341-0200

0

0

0

0

0

STOP: Stop bit Parity bit Multiprocessor bit MPB:

Rev. 2.00 Jun. 28, 2007 Page 584 of 864



N: Ratio of bit rate to clock (N = 16)
D: Duty cycle of clock (D = 0.5 to 1.0)
L: Frame length (L = 9 to 12)

L: Frame length (L = 9 to 12)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determine formula below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100[\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allow system design.




Figure 14.3 Receive Data Sampling Timing in Asynchronous Mode




Figure 14.4 Phase Relation between Output Clock and Transmit Data (Asynchronous Mode)




Figure 14.5 Sample SCI Initialization Flowchart



- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit
- multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the next transmit data is transferred from TDR to TSR, the stop sent, and then serial transmission of the next frame is started.
- 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then t state is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a T interrupt request is generated.

Figure 14.7 shows a sample flowchart for transmission in asynchronous mode.




Figure 14.6 Example of Operation for Transmission in Asynchronous Mod (Example with 8-Bit Data, Parity, One Stop Bit)




Figure 14.7 Sample Serial Transmission Flowchart

Rev. 2.00 Jun. 28, 2007 Pag

3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferr

RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generate

- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 ar data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interru
- 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt requ generated. Because the RXI interrupt processing routine reads the receive data transfer RDR before reception of the next receive data has finished, continuous reception can




Figure 14.8 Example of SCI Operation for Reception (Example with 8-Bit Data, Parity, One Stop Bit)

REJ09B0341-0200

request is generated.

enabled.

0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framin
1	1	0	1	Lost	Overrun error + parity
0	0	1	1	Transferred to RDR	Framing error + parity
1	1	1	1	Lost	Overrun error + framin parity error
Note:	* The R	DRF flag re	etains the sta	ate it had before data rec	eption.






Figure 14.9 Sample Serial Reception Flowchart (1)




Figure 14.9 Sample Serial Reception Flowchart (2)

multiprocessor bit set to 1. It then transmits transmit data added with a multiprocessor bit to 0. The receiving station skips data until data with a 1 multiprocessor bit is sent. When a 1 multiprocessor bit is received, the receiving station compares that data with its own II station whose ID matches then receives the data sent next. Stations whose ID does not matche to skip data until data with a 1 multiprocessor bit is again received.

transmitting station first sends data which includes the ID code of the receiving station ar

transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bit received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the in SCR is set to 1 at this time, an RXI interrupt is generated.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

Rev. 2.00 Jun. 28, 2007 Page 594 of 864




Figure 14.10 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)






Figure 14.11 Sample Multiprocessor Serial Transmission Flowchart




Figure 14.12 Example of SCI Operation for Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)



Rev. 2.00 Jun. 28, 2007 Pag REJ09




Figure 14.13 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 14.13 Sample Multiprocessor Serial Reception Flowchart (2)

Rev. 2.00 Jun. 28, 2007 Pag

transmission or the previous receive data can be read during reception, enabling continuo transfer.




Figure 14.14 Data Format in Clocked Synchronous Communication (LSB-Fi

#### 14.6.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of the and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronization is output from the SCK pin. Eight synchronization clock pulses are output in the transfer character, and when no transfer is performed the clock is fixed high. Note that in the case reception only, the synchronization clock is output until an overrun error occurs or until t is cleared to 0.

Rev. 2.00 Jun. 28, 2007 Page 600 of 864

REJ09B0341-0200






Figure 14.15 Sample SCI Initialization Flowchart



- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when clock ou mode has been specified and synchronized with the input clock when use of an extern has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.
- 5. If the TDRE flag is cleared to 0, the next transmit data is transferred from TDR to TS

serial transmission of the next frame is started.

6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin retains output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interru is generated. The SCK pin is fixed high.

Figure 14.17 shows a sample flowchart for serial data transmission. Even if the TDRE fla cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) i Make sure to clear the receive error flags to 0 before starting transmission. Note that clea RE bit to 0 does not clear the receive error flags.




Figure 14.16 Example of Operation for Transmission in Clocked Synchronous




Figure 14.17 Sample Serial Transmission Flowchart

3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is

transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt requ generated. Because the RXI interrupt processing routine reads the receive data transfer RDR before reception of the next receive data has finished, continuous reception can enabled.




Figure 14.18 Example of Operation for Reception in Clocked Synchronous M

Transfer cannot be resumed while a receive error flag is set to 1. Accordingly, clear the C FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.19 shows a sample for serial data reception.




Figure 14.19 Sample Serial Reception Flowchart

# 14.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchro Mode)

Figure 14.20 shows a sample flowchart for simultaneous serial transmit and receive ope

After initializing the SCI, the following procedure should be used for simultaneous serial transmit and receive operations. To switch from transmit mode to simultaneous transmit receive mode, after checking that the SCI has finished transmission and the TDRE and T flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits a single instruction. To switch from receive mode to simultaneous transmit and receive after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking

the RDRF bit and receive error flags (ORER, FER, and PER) are cleared to 0, simultane

both the TE and RE bits to 1 with a single instruction.

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag




Figure 14.20 Sample Flowchart of Simultaneous Serial Transmission and Rece

REJ09B0341-0200

and TE bits to 1 with the IC card not connected enables closed transmission/reception all self diagnosis. To supply the IC card with the clock pulses generated by the SCI, input t pin output to the CLK pin of the IC card. A reset signal can be supplied via the output p LSI.




Figure 14.21 Pin Connection for Smart Card Interface

Rev. 2.00 Jun. 28, 2007 Pag

after at least 2 etu.




Figure 14.22 Data Formats in Normal Smart Card Interface Mode

For communication with the IC cards of the direct convention and inverse convention type follow the procedure below.




Figure 14.23 Direct Convention (SDIR = SINV =  $O/\overline{E} = 0$ )

Rev. 2.00 Jun. 28, 2007 Page 608 of 864 REJ09B0341-0200

RENESAS

and data is transferred with MSB-first as the start character, as shown in figure 14.24. T data in the start character in the figure is H'3F. When using the inverse convention type, both the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even p which is prescribed by the smart card standard, and corresponds to state Z. Since the SN this LSI only inverts data bits D7 to D0, write 1 to the  $O/\overline{E}$  bit in SMR to invert the parit both transmission and reception.

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respe

### 14.7.3 Block Transfer Mode

Block transfer mode is different from normal smart card interface mode in the following

• Even if a parity error is detected during reception, no error signal is output. Since the

- in SSR is set by error detection, clear the PER bit before receiving the parity bit of the frame.

   During transmission, at least 1 stu is secured as a guard time after the end of the parity bit.
- During transmission, at least 1 etu is secured as a guard time after the end of the part before the start of the next frame.
- Since the same data is not re-transmitted during transmission, the TEND flag is set 1 after transmission start.
- Although the ERS flag in block transfer mode displays the error signal status as in no smart card interface mode, the flag is always read as 0 because no error signal is transfer.

$$M = | (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) | \times 100\%$$

M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, 256)

D: Duty cycle of clock (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception marg determined by the formula below.

$$M = (0.5 - \frac{1}{2 \times 372}) \times 100\% = 49.866\%$$




Figure 14.25 Receive Data Sampling Timing in Smart Card Interface Mod (When Clock Frequency is 372 Times the Bit Rate)

Rev. 2.00 Jun. 28, 2007 Page 610 of 864

REJ09B0341-0200



- 5. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the DDR corresponding the TxD pin is cleared to 0, the TxD and RxD pins are changed from port pins to SC placing the pins into high impedance state.
  - 6. Set the value corresponding to the bit rate in BRR. 7. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MF

completion can be verified by reading the TEND flag.

TEIE bits to 0 simultaneously.

When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.

- 8. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least a 1interval. Setting the TE and RE bits to 1 simultaneously is prohibited except for self
- To switch from reception to transmission, first verify that reception has completed, then the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. R completion can be verified by reading the RDRF, PER, or ORER flag. To switch from

transmission to reception, first verify that transmission has completed, then initialize the

the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission

- 3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to 1
  - 4. In this case, one frame of data is determined to have been transmitted including re-tra the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 14.28 shows a sample flowchart for transmission. All the processing steps are

automatically performed using a TXI interrupt request to activate the DMAC or DTC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus general TXI interrupt request if the TIE bit in SCR has been set to 1. This activates the DMAC or a TXI request thus allowing transfer of transmit data if the TXI interrupt request is specif source of DMAC or DTC activation beforehand. The TDRE and TEND flags are automa cleared to 0 at data transfer by the DMAC or DTC. If an error occurs, the SCI automatica transmits the same data. During re-transmission, the TEND flag remains as 0, thus not ac the DMAC or DTC. Therefore, the SCI and DMAC or DTC automatically transmit the sp number of bytes, including re-transmission in the case of error occurrence. However, the

When transmitting/receiving data using the DMAC or DTC, be sure to set and enable the or DTC prior to making SCI settings. For DMAC settings, see section 7, DMA Controlle (DMAC), and for DTC settings, see section 8, Data Transfer Controller (DTC).

enable an ERI interrupt request to be generated at error occurrence.

is not automatically cleared; the ERS flag must be cleared by previously setting the RIE l

## Figure 14.26 Data Re-Transfer Operation in SCI Transmission Mode

Note that the TEND flag is set in different timings depending on the GM bit setting in S Figure 14.27 shows the TEND flag set timing.




Figure 14.27 TEND Flag Set Timing during Transmission

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag




Figure 14.28 Sample Transmission Flowchart

4. In this case, data is determined to have been received successfully, and the RDRF bit set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

Figure 14.30 shows a sample flowchart for reception. All the processing steps are autom performed using an RXI interrupt request to activate the DMAC or DTC. In reception, so RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to activates the DMAC or DTC by an RXI request thus allowing transfer of receive data if interrupt request is specified as a source of DMAC or DTC activation beforehand. The I is automatically cleared to 0 at data transfer by the DMAC or DTC. If an error occurs dureception, i.e., either the ORER or PER flag is set to 1, a transmit/receive error interrupt

request is generated and the error flag must be cleared. If an error occurs, the DMAC or not activated and receive data is skipped, therefore, the number of bytes of receive data in the DMAC or DTC is transferred. Even if a parity error occurs and the PER bit is set

reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 14.4, Operation in Asynchron




Figure 14.29 Data Re-Transfer Operation in SCI Reception Mode




Figure 14.30 Sample Reception Flowchart

#### 14.7.8 Clock Output Control

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in SN to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 14.31 shows an example of clock output fixing timing when the CKE0 bit is contrawith GM = 1 and CKE1 = 0.




Figure 14.31 Clock Output Fixing Timing

At power-on and transitions to/from software standby mode, use the following procedure the appropriate clock duty cycle.

Rev. 2.00 Jun. 28, 2007 Page 616 of 864

REJ09B0341-0200



- 1. Set the data register (DR) and data direction register (DDR) corresponding to pin to the values for the output fixed state in software standby mode.
- 2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simulta set the CKE1 bit to the value for the output fixed state in software standby me
- 3. Write 0 to the CKE0 bit in SCR to stop the clock.
- 4. Wait for one cycle of the serial clock. In the mean time, the clock output is fi specified level with the duty cycle retained.
- 5. Make the transition to software standby mode.
- At transition from smart card interface mode to software standby mode
  - 1. Clear software standby mode.
  - 2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.




Figure 14.32 Clock Stop and Restart Procedure

by the DMAC or DTC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt activate the DMAC or DTC to allow data transfer. The RDRF flag is automatically cleared data transfer by the DMAC or DTC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1 interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority acceptance. However, note that if the TDRE and TEND flags are cleared to 0 simultaneously the TXI interrupt processing routine, the SCI cannot branch to the TEI interrupt processing later.

**Table 14.12 SCI Interrupt Sources** 

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, or PER	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

Data transmission/reception using the DMAC or DTC is also possible in smart card inte
mode, similar to in the normal SCI mode. In transmission, the TEND and TDRE flags in
simultaneously set to 1, thus generating a TXI interrupt. This activates the DMAC or D
TXI request thus allowing transfer of transmit data if the TXI request is specified as a so
DMAC or DTC activation beforehand. The TDRE and TEND flags are automatically cl
at data transfer by the DMAC or DTC. If an error occurs, the SCI automatically re-trans
same data. During re-transmission, the TEND flag remains as 0, thus not activating the
DTC. Therefore, the SCI and DMAC or DTC automatically transmit the specified numb
bytes, including re-transmission in the case of error occurrence. However, the ERS flag

**RDRF** 

TDRE

Possible

Possible

Possible

Possible

RXI

TXI

Receive data full

Transmit data empty

error occurrence. When transmitting/receiving data using the DMAC or DTC, be sure to set and enable th or DTC prior to making SCI settings. For DMAC settings, see section 7, DMA Controll

(DMAC), and for DTC settings, see section 8, Data Transfer Controller (DTC).

interrupt request is issued to the CPU instead; the error flag must be cleared.

which is set at error occurrence, is not automatically cleared; the ERS flag must be clear previously setting the RIE bit in SCR to 1 to enable an ERI interrupt request to be gener

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to activates the DMAC or DTC by an RXI request thus allowing transfer of receive data if request is specified as a source of DMAC or DTC activation beforehand. The RDRF fla automatically cleared to 0 at data transfer by the DMAC or DTC. If an error occurs, the flag is not set but the error flag is set. Therefore, the DMAC or DTC is not activated and

When framing error detection is performed, a break can be detected by reading the RxD directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is set PER flag may also be set. Note that, since the SCI continues the receive operation even a receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

#### 14.9.3 Mark State and Break Detection

level are determined by DR and DDR. This can be used to set the TxD pin to mark state (level) or send a break during serial data transmission. To maintain the communication lin state (the state of 1) until TE is set to 1, set both DDR and DR to 1. Since the TE bit is cleat this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0. TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission of TxD pin becomes an I/O port, and 0 is output from the TxD pin.

When the TE bit is 0, the TxD pin is used as an I/O port whose direction (input or output

# 14.9.4 Receive Error Flags and Transmit Operations (Clocked Synchronous Mod

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE t cleared to 0.

#### Restrictions on Using DMAC of DTC

or DTC and wait for at least five  $P\phi$  clock cycles before allowing the transmit clock input. If the transmit clock is input within four clock cycles after TDR modification, may malfunction (figure 14.33).

1. When the external clock source is used as a synchronization clock, update TDR by t

2. When using the DMAC or DTC to read RDR, be sure to set the receive end interrup the DMAC or DTC activation source.




Figure 14.33 Sample Transmission using DTC in Clocked Synchronous M

TE bit to 1, read SSR, write to TDR, clear TDRE in this order, and then start transmission transmit data in a different transmission mode, initialize the SCI first.

Figure 14.34 shows a sample flowchart for transition to software standby mode during transmission. Figures 14.35 and 14.36 show the port pin states in transition to software st mode.

Before specifying the module stop state or making a transition to software standby mode transmission mode using DTC transfer, stop all transmit operations (TE = TIE = TEIE = Setting the TE and TIE bits to 1 after cancellation sets the TXI flag to start transmission to DTC.

#### (2) Reception

Before specifying the module stop state or making a transition to software standby mode, receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition is made during direception, the data being received will be invalid.

bit to 1, and then start reception. To receive data in a different reception mode, initialize first.

To receive data in the same reception mode after cancellation of the power-down state, so

Figure 14.37 shows a sample flowchart for transition to software standby mode during re




Figure 14.34 Sample Flowchart of Transition to Software Standby Mode in Tran




Figure 14.35 Port Pin States during Transition to Software Standby Mod (Internal Clock, Asynchronous Transmission)



Rev. 2.00 Jun. 28, 2007 Pag REJ09

# (Internal Clock, Clocked Synchronous Transmission)




Figure 14.37 Sample Flowchart of Transition to Software Standby Mode in Rec

RENESAS

- Eight input channels
- Conversion time: 7.4 µs per channel (at 35-MHz operation)
- Two kinds of operating modes
- Single mode: Single-channel A/D conversion
- Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels
- Eight data registers
- A/D conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three types of conversion start
  - Conversion can be started by software, a conversion start trigger by the 16-bit timer (TPU) or 8-bit timer (TMR), or an external trigger signal.
- Interrupt source A/D conversion end interrupt (ADI) request can be generated.
- Module stop state specifiable




Figure 15.1 Block Diagram of A/D Converter

Rev. 2.00 Jun. 28, 2007 Page 626 of 864



Analog input pin 3	ANS	три
Analog input pin 4	AN4	Inpu
Analog input pin 5	AN5	Inpu
Analog input pin 6	AN6	Inpu
Analog input pin 7	AN7	Inpu
A/D external trigger input pin	ADTRG0	Inpu
Analog power supply pin	AV <sub>cc</sub>	Inpu
Analog ground pin	$AV_{\mathtt{SS}}$	Inpu

Vref

Input

#### 15.3 **Register Descriptions**

Reference voltage pin

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D data register E (ADDRE)
- A/D data register F (ADDRF)
- A/D data register G (ADDRG)
- A/D data register H (ADDRH)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)



REJ09

External trigger input for starting A/D of

A/D conversion reference voltage

Analog block power supply

Analog block ground

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Bit Name											_	_	_	_	-
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Table 15.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel	A/D Data Register Which Stores Conversion
AN0	ADDRA
AN1	ADDRB
AN2	ADDRC
AN3	ADDRD
AN4	ADDRE
AN5	ADDRF
AN6	ADDRG
AN7	ADDRH

			<ul> <li>When 0 is written after reading ADF = 1 (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)</li> </ul>
			<ul> <li>When the DMAC or DTC is activated by an interrupt and ADDR is read</li> </ul>
ADIE	0	R/W	A/D Interrupt Enable
			When this bit is set to 1, ADI interrupts by ADF enabled.
ADST	0	R/W	A/D Start
			Clearing this bit to 0 stops A/D conversion, and converter enters wait state.
			Setting this bit to 1 starts A/D conversion. In sir this bit is cleared to 0 automatically when A/D con the specified channel ends. In scan mode, A conversion continues sequentially on the specific channels until this bit is cleared to 0 by a transithardware standby mode.
_	0	R	Reserved
			This is a read-only bit and cannot be modified.

Initial Value

0

**Bit Name** 

**ADF** 

Bit

R/W

R/(W)\*

Description

A/D End Flag

[Setting conditions]

in scan mode [Clearing conditions]

A status flag that indicates the end of A/D conv

When A/D conversion ends in single mode When A/D conversion ends on all specified



0101. ANS
 0110: AN6
 0111: AN7
 1XXX: Setting prohibited
 When SCANE = 1 and SCANS = 0
 0000: AN0
 0001: AN0 and AN1

0011: AN0 to AN3 0100: AN4 0101: AN4 and AN5

0010: AN0 to AN2

0110: AN4 to AN6 0111: AN4 to AN7

1XXX: Setting prohibited

 When SCANE = 1 and SCANS = 1 0000: AN0

0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3

0100: AN0 to AN4 0101: AN0 to AN5

0110: AN0 to AN6 0111: AN0 to AN7

1XXX: Setting prohibited

[Legend]

X: Don't care

Note:  $\,\,^*\,\,$  Only 0 can be written to this bit, to clear the flag.

Rev. 2.00 Jun. 28, 2007 Page 630 of 864



				<ol> <li>A/D conversion start by external trigger fror enabled</li> </ol>
				11: A/D conversion start by the ADTRG0 pin is
5	SCANE	0	R/W	Scan Mode
4	SCANS	0	R/W	These bits select the A/D conversion operating
				0X: Single mode
				<ol> <li>Scan mode. A/D conversion is performed continuously for channels 1 to 4.</li> </ol>
				11: Scan mode. A/D conversion is performed continuously for channels 1 to 8.
3	CKS1	0	R/W	Clock Select 1 and 0
2	CKS0	0	R/W	These bits set the A/D conversion time. Set bits and CKS0 only while A/D conversion is stopped 0).
				00: A/D conversion time = 530 states (max)
				01: A/D conversion time = 266 states (max)
				10: A/D conversion time = 134 states (max)
				11: A/D conversion time = 68 states (max)

DIT

7

6

DIT Maille

TRGS1

TRGS0

value

0

0

K/VV

R/W

R/W

Description

enabled

Timer Trigger Select 1 and 0

conversion by a trigger signal.

These bits select enabling or disabling of the st

00: A/D conversion start by external trigger is d 01: A/D conversion start by external trigger from

#### 15.4 Operation


The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes: single mode and scan mode. When changing the operating mode or analychannel, to prevent incorrect operation, first clear the ADST bit in ADCSR to 0 to halt A conversion. The ADST bit can be set to 1 at the same time as the operating mode or analychannel is changed.

#### 15.4.1 Single Mode

In single mode, A/D conversion is to be performed only once on the analog input of the single channel.

- A/D conversion for the selected channel is started when the ADST bit in ADCSR is s software or an external trigger input.
   When A/D conversion is completed, the A/D conversion result is transferred to the
- 2. When A/D conversion is completed, the A/D conversion result is transferred to the corresponding A/D data register of the channel.
- 3. When A/D conversion is completed, the ADF bit in ADCSR is set to 1. If the ADIE b to 1 at this time, an ADI interrupt request is generated.
  4. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to
- 4. The ADST bit remains set to 1 during A/D conversion, and is automatically cleared to A/D conversion ends. The A/D converter enters wait state. If the ADST bit is cleared during A/D conversion, A/D conversion stops and the A/D converter enters wait state

RENESAS



. .

### **15.4.2** Scan Mode

when CH3 = B'0.

In scan mode, A/D conversion is to be performed sequentially on the analog inputs of the channels up to four or eight channels.

- When the ADST bit in ADCSR is set to 1 by software, TPU, TMR, or an external tri
  input, A/D conversion starts on the first channel in the group. Consecutive A/D conv
  a maximum of four channels (SCANE and SCANS = B'10) or on a maximum of eig
  channels (SCANE and SCANS = B'11) can be selected. When consecutive A/D conv
  performed on four channels, A/D conversion starts on AN4 when CH3 and CH2 = B
- 2. When A/D conversion for each channel is completed, the A/D conversion result is so transferred to the corresponding ADDR of each channel.



consecutive A/D conversion is performed on eight channels, A/D conversion starts of




Figure 15.3 Example of A/D Conversion (Scan Mode, Three Channels (AN0 to AN2) Selected)

Rev. 2.00 Jun. 28, 2007 Page 634 of 864



In scan mode, the values given in table 15.3 apply to the first conversion time. The value table 15.4 apply to the second and subsequent conversions. In either case, bits CKS1 and ADCR should be set so that the conversion time is within the ranges indicated by the A/conversion characteristics.




Figure 15.4 A/D Conversion Timing



Rev. 2.00 Jun. 28, 2007 Pag

Note. Values in the table are the number of states.

**Table 15.4** A/D Conversion Characteristics (Scan Mode)

CKS1	CKS0	Conversion Time (Number of States)
0	0	512 (Fixed)
	1	256 (Fixed)
1	0	128 (Fixed)
	1	64 (Fixed)

### 15.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. When the TRGS1 and TRGS0 bits are set to ADCR, an external trigger is input from the ADTRG0 pin. A/D conversion starts when the bit in ADCSR is set to 1 on the falling edge of the ADTRG0 pin. Other operations, in bot and scan modes, are the same as when the ADST bit has been set to 1 by software. Figure shows the timing.




Figure 15.5 External Trigger Input Timing

Rev. 2.00 Jun. 28, 2007 Page 636 of 864



## **15.6** A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

Resolution

ADI0

The number of A/D converter digital output codes.

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 15.6).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion charawhen the digital output changes from the minimum voltage value B'0000000000 (H' B'0000000001 (H'001) (see figure 15.7).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion chara when the digital output changes from B'1111111110 (H'3FE) to B'1111111111 (H'3FE) figure 15.7).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero verthe full-scale voltage. Does not include the offset error, full-scale error, or quantizatic (see figure 15.7).

Absolute accuracy

The deviation between the digital value and the analog input value. Includes the offs full-scale error, quantization error, and nonlinearity error.



Rev. 2.00 Jun. 28, 2007 Pag




Figure 15.6 A/D Conversion Accuracy Definitions




Figure 15.7 A/D Conversion Accuracy Definitions

Rev. 2.00 Jun. 28, 2007 Page 638 of 864



This LSI's analog input is designed so that the conversion accuracy is guaranteed for an signal for which the signal source impedance is  $10 \text{ k}\Omega$  or less. This specification is provenable the A/D converter's sample-and-hold circuit input capacitance to be charged with sampling time; if the sensor output impedance exceeds  $10 \text{ k}\Omega$ , charging may be insufficed may not be possible to guarantee the A/D conversion accuracy. However, if a large capar provided externally for conversion in single mode, the input load will essentially comprethe internal input resistance of  $10 \text{ k}\Omega$ , and the signal source impedance is ignored. Hower a low-pass filter effect is obtained in this case, it may not be possible to follow an analog with a large differential coefficient (e.g.,  $5 \text{ mV/\mu}\text{s}$  or greater) (see figure 15.8). When cookingh-speed analog signal or conversion in scan mode, a low-impedance buffer should be




Figure 15.8 Example of Analog Input Circuit

If the conditions shown below are not met, the reliability of the LSI may be adversely aff

- Analog input voltage range
- The voltage applied to analog input pin ANn during A/D conversion should be in the  $AVss \le Van \le Vref.$
- Relation between AVcc, AVss and Vcc, Vss
  - As the relationship between AVcc, AVss and Vcc, Vss, set AVcc = Vcc  $\pm 0.3$  V and Vss. If the A/D converter is not used, set AVcc = Vcc and AVss = Vss.
- Vref setting range

The reference voltage at the Vref pin should be set in the range  $Vref \le AVcc$ .

#### 15.7.5 **Notes on Board Design**

In board design, digital circuitry and analog circuitry should be as mutually isolated as po and layout in which digital circuit signal lines and analog circuit signal lines cross or are proximity should be avoided as far as possible. Failure to do so may result in incorrect or of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Digital circuitry must be isolated from the analog input pins (AN0 to AN7), analog refere power supply (Vref), and analog power supply (AVcc) by the analog ground (AVss). Als analog ground (AVss) should be connected at one point to a stable ground (Vss) on the b input pin voltage. Careful consideration is therefore required when deciding the circuit of




Figure 15.9 Example of Analog Input Protection Circuit

**Table 15.6 Analog Pin Specifications** 

Item	Min	Max	Unit
Analog input capacitance	_	20	pF
Permissible signal source impedance	_	10	kΩ



Rev. 2.00 Jun. 28, 2007 Pag

when this LSI enters software standby mode with A/D conversion enabled, the analog in retained, and the analog power supply current is equal to as during A/D conversion. If the power supply current needs to be reduced in software standby mode, clear the ADST, TR TRGS0 bits all to 0 to disable A/D conversion.

Rev. 2.00 Jun. 28, 2007 Page 642 of 864 REJ09B0341-0200



Module stop state specifiable




Figure 16.1 Block Diagram of D/A Converter

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag

Analog output pin o	DAU	Output	Channel o analog output
Analog output pin 1	DA1	Output	Channel 1 analog output
•			

# 16.3 Register Descriptions

The D/A converter has the following registers.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register 01 (DACR01)

#### 16.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

DADR0 and DADR1 are 8-bit readable/writable registers that store data to which D/A co is to be performed. Whenever an analog output is enabled, the values in DADR are convecutput to the analog output pins.

Bit	7	6	5	4	3	2	1	
Bit Name								Τ
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Jun. 28, 2007 Page 644 of 864 REJ09B0341-0200



DAOE0	0	R/W	D/A Output Enable 0
			Controls D/A conversion and analog output.
			0: Analog output of channel 0 (DA0) is disabled
			<ol> <li>D/A conversion of channel 0 is enabled. Ana of channel 0 (DA0) is enabled.</li> </ol>
DAE	0	R/W	D/A Enable
			Used together with the DAOE0 and DAOE1 bits D/A conversion. When this bit is cleared to 0, D conversion is controlled independently for chan 1. When this bit is set to 1, D/A conversion for and 1 is controlled together.
			Output of conversion results is always controlle DAOE0 and DAOE1 bits. For details, see table Control of D/A Conversion.
_			

BIT

4 to 0

7

Bit Name

DAOE1

vaiue

0

All 1

R

K/W

R/W

Description

D/A Output Enable 1

Controls D/A conversion and analog output.

0: Analog output of channel 1 (DA1) is disabled.

1: D/A conversion of channel 1 is enabled. Analog output.

of channel 1 (DA1) is enabled.



Reserved

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

These are read-only bits and cannot be modified

		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.
0	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is disabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is enabled and an output of channel 1 (DA1) is disabled.
1	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is disabled and are output of channel 1 (DA1) is enabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.

1

1

RENESAS

Analog output of channel 0 (DA0) is disabled and ar

D/A conversion of channels 0 and 1 is enabled.

output of channel 1 (DA1) is enabled.

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 646 of 864

from the analog output pin DA0 after the conversion time t<sub>DCONV</sub> has elapsed. The corresult continues to be output until DADR0 is written to again or the DAOE0 bit is cl. The output value is expressed by the following formula:

Contents of DADR/256  $\times$  V<sub>ref</sub>

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion output after the conversion time  $t_{DCONV}$  has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 16.2 Example of D/A Converter Operation



Rev. 2.00 Jun. 28, 2007 Pag

When this LSI enters software standby mode with D/A conversion enabled, the D/A outpretained, and the analog power supply current is equal to as during D/A conversion. If the power supply current needs to be reduced in software standby mode, clear the ADST, TR TRGS0 bits all to 0 to disable D/A conversion.

Rev. 2.00 Jun. 28, 2007 Page 648 of 864 REJ09B0341-0200



Flash memory version	H8SX/1657C	24 Kbytes	H'FF6000 to H
	H8SX/1656C		

Rev. 2.00 Jun. 28, 2007 Pag

Rev. 2.00 Jun. 28, 2007 Page 650 of 864



- Two memory MATs
- The start addresses of two memory spaces (memory MATs) are allocated to the sam The mode setting in the initiation determines which memory MAT is initiated first.
  - memory MATs can be switched by using the bank-switching method after initiation. — User MAT initiated at a power-on reset in user mode: 768 Kbytes/512 Kbytes
  - User boot MAT is initiated at a power-on reset in user boot mode: 8 Kbytes

  - Programming/erasing interface by the download of on-chip program This LSI has a programming/erasing program. After downloading this program to the
  - RAM, programming/erasing can be performed by setting the parameters.
  - Programming/erasing time Programming time: 1 ms (typ) for 128-byte simultaneous programming, 8 µs per by

• Number of programming

automatically.

- Erasing time: 750 ms (typ) per 1 block (64 Kbytes)
- The number of programming can be up to 100 times at the minimum. (1 to 100 time guaranteed.)
- Three on-board programming modes
- Boot mode: Using the on-chip SCI 4, the user MAT and user boot MAT can be programmed/erased. In boot mode, the bit rate between the host and this LSI can be
  - User program mode: Using a desired interface, the user MAT can be programmed/en User boot mode: Using a desired interface, the user boot program can be made and t
- MAT can be programmed/erased.
- Off-board programming mode
- Programmer mode: Using a PROM programmer, the user MAT and user boot MAT

programmed/erased.





Figure 18.1 Block Diagram of Flash Memory

Rev. 2.00 Jun. 28, 2007 Page 652 of 864





concerning programming and erasure is started in user mode to the timing volume completed.1. Programming and erasure is started.

2. Programing and erasure is completed.

Figure 18.2 Mode Transition of Flash Memory

Drogram data	From boot via CCI	From desired	From desired	Vio progre
Program data transfer	From host via SCI	From desired device via RAM	From desired device via RAM	Via progra
RAM emulation	×	0	0	×
Reset initiation MAT	Embedded program storage area	User MAT	User boot MAT* <sup>2</sup>	_
Transition to user mode	Changing mode and reset	Completing Programming/ erasure* <sup>3</sup>	Changing mode and reset	_
Notes: 1. All-erasure is performed. After that, the specified block can be erased.  2. First, the reset vector is fetched from the embedded program storage area. Aft flash memory related registers are checked, the reset vector is fetched from the				
boot N	MAT.			

O (Automatic)

O\*1

i rogramming/

0

0

erasing interface

i rogramming/

0

0

erasing interface

O (Autom

X

see section 18.8.2, User Program Mode.

3. In this LSI, the user programming mode is defined as the period from the timin program concerning programming and erasure is started to the timing when th program is completed. For details on a program concerning programming and

REJ09B0341-0200

i rogramming/

erasing control

Block division

All erasure

erasure

Rev. 2.00 Jun. 28, 2007 Page 654 of 864

the size of the 8-kbyte user boot MAT should not be accessed. If an attempt is made, dat as an undefined value.




Figure 18.3 Memory MAT Configuration (H8SX/1657C)

Rev. 2.00 Jun. 28, 2007 Pag





Figure 18.4 User MAT Block Structure of H8SX/1657C (1)



H'0AFF80 H'0AFF81 H'0AFF82

H'07FF80 | H'07FF81 | H'07FF82 |

EB15

Erase unit: 64 Kbytes

Figure 18.4 User MAT Block Structure of H8SX/1656C (2)

H'070000 H'070001 H'070002 ← Programming unit: 128 bytes→



Rev. 2.00 Jun. 28, 2007 Pag

H'0AF

H'070

H'07F




Figure 18.5 Procedure for Creating Procedure Program

# (1) Selection of On-Chip Program to be Downloaded

This LSI has programming/erasing programs which can be downloaded to the on-chip RA on-chip program to be downloaded is selected by the programming/erasing interface registart address of the on-chip RAM where an on-chip program is downloaded is specified by flash transfer destination address register (FTDAR).

Rev. 2.00 Jun. 28, 2007 Page 658 of 864



#### (5) Initialization of Programming/Erasing

pulse width is made by the method in which wait loop is configured by the CPU instruct Accordingly, the operating frequency of the CPU needs to be set before programming/e operating frequency of the CPU is set by the programming/erasing interface parameter.

A pulse with the specified period must be applied when programming or erasing. The sp

#### (4) Execution of Programming/Erasing

units when programming. The block to be erased is specified with the erase block number erase-block units when erasing. Specifications of the start address of the programming of program data, and erase block number are performed by the programming/erasing interformal parameters, and the on-chip program is initiated. The on-chip program is executed by us JSR or BSR instruction and executing the subroutine call of the specified address in the RAM. The execution result is returned to the programming/erasing interface parameter.

The start address of the programming destination and the program data are specified in

The area to be programmed must be erased in advance when programming flash memorinterrupts are disabled during programming/erasing.

#### (5) When Programming/Erasing is Executed Consecutively

When processing does not end by 128-byte programming or 1-block erasure, consecutive programming/erasing can be realized by updating the start address of the programming and program data, or the erase block number. Since the downloaded on-chip program is on-chip RAM even after programming/erasing completes, download and initialization a required when the same processing is executed consecutively.



## 18.7 Register Descriptions

The flash memory has the following registers.

#### **Programming/Erasing Interface Registers:**

- Flash code control/status register (FCCS)
- Flash program code select register (FPCS)
- Flash erase code select register (FECS)
- Flash key code register (FKEY)
- Flash MAT select register (FMATS)
- Flash transfer destination address register (FTDAR)

#### **Programming/Erasing Interface Parameters:**

- Download pass and fail result parameter (DPFR)
- Flash pass and fail result parameter (FPFR)
- Flash program/erase frequency parameter (FPEFEQ)
- Flash multipurpose address area parameter (FMPAR)
- Flash multipurpose data destination area parameter (FMPDR)
- Flash erase block select parameter (FEBS)
- RAM emulation register (RAMER)

There are several operating modes for accessing the flash memory. Respective operating registers, and parameters are assigned to the user MAT and user boot MAT. The correspondence operating modes and registers/parameters for use is shown in table 18.3.

Rev. 2.00 Jun. 28, 2007 Page 660 of 864

REJ09B0341-0200



	Programming/	DPFR	0	_	_	_	_
erasing interface parameters	FPFR	_	0	0	0	_	
	FPEFEQ	_	0	_	_	_	
		FMPAR	_	_	0	_	_
		FMPDR	_	_	0	_	_
		FEBS	_	_	_	0	_
	RAM emulation	RAMER	_	_	_	_	_
	Notes: 1. The se	tting is requ	uired when p	orogrammin	g or erasing	the user M	IAT in user l
	2. The se	tting may b	e required a	according to	the combin	ation of initi	ation mode

The setting may be required according to the combination of initiation mode a target memory MAT.

## 18.7.1 Programming/Erasing Interface Registers

The programming/erasing interface registers are 8-bit registers that can be accessed only These registers are initialized by a power-on reset.

#### 1) Flash Code Control/Status Register (FCCS)

FCCS monitors errors during programming/erasing the flash memory and requests the o

program to be downloaded to the on-chip RAM.

Bit 7 6 5 3 2 Bit Name **FLER** Initial Value 1 0 0 0 0 0 0 R R R R R/W R R R



Rev. 2.00 Jun. 28, 2007 Pag REJ09 flash memory, the reset must be released after input period (period of  $\overline{RES} = 0$ ) of at least 100 0: Flash memory operates normally (Error pro invalid) [Clearing condition] · At a power-on reset 1: An error occurs during programming/erasin memory (Error protection is valid) [Setting conditions] When an interrupt, such as NMI, occurs du programming/erasing. · When the flash memory is read during programming/erasing (including a vector re-

an instruction fetch). When the SLEEP instruction is executed du

programming/erasing (including software st mode). When a bus master other than the CPU, su

DMAC and DTC, obtains bus mastership du programming/erasing.

These are read-only bits and cannot be modified

3 to 1 All 0

Reserved

R

Rev. 2.00 Jun. 28, 2007 Page 662 of 864

immediately after setting this bit to 1. All interr be disabled during download. This bit is cleared when download is completed.

During program download initiated with this bi

particular processing which accompanies ban switching of the program storage area is exec Before a download request, initialize the VBR to H'00000000. After download is completed, contents can be changed. 0: Download of the programming/erasing pro

not requested.

[Clearing condition]

- When download is completed
- 1: Download of the programming/erasing pro
  - requested.
- [Setting conditions] (When all of the following are satisfied)
  - Not in RAM emulation mode (the RAMS b
- RAMER is cleared to 0)
- H'A5 is written to FKEY

Setting of this bit is executed in the on-chi

Note: This is a write-only bit. This bit is always read as 0.

				These are read-only bits and cannot be modified
0	PPVS	0	R/W	Program Pulse Verify
				Selects the programming program to be downlo
				0: Programming program is not selected.
				[Clearing condition]
				When transfer is completed

Reserved

1: Programming program is selected.

# (3) Flash Erase Code Select Register (FECS)

All 0

R

FECS selects the erasing program to be downloaded.

Bit	_	7		6	5	4	3	2	1	
Bit Nan	пе						_	_	_	Е
Initial V	alue	0		0	0	0	0	0	0	
R/W		R		R	R	R	R	R	R	F
Bit	Bit N		Initial Value	R	/W [	Description				
		·u				ooonpaon				
7 to 1			All 0	R	F	Reserved		+- and can		-lifi o
				R	F	•		ts and can	not be mo	difie
7 to 1	EPV			R	F	Reserved	ead-only bi		inot be mo	difie
	EPV		All 0	R	F 7 /W E	Reserved hese are re	ead-only bi	ck		
	EPV		All 0	R	F 7	Reserved These are re	ead-only bi Verify Blo erasing pro	ck ogram to b	e download	
	EPV		All 0	R	F 7 /W E 5	Reserved These are re Erase Pulse Selects the e	ead-only bi Verify Bloerasing pro erasing pro	ck ogram to b	e download	

1: Erasing program is selected.

Rev. 2.00 Jun. 28, 2007 Page 664 of 864

7 to 1

K5 K4 K3	0	R/W R/W R/W	writter	is enabled. When a value other than H'n, the SCO bit cannot be set to 1. Therefor p program cannot be downloaded to the
K2	0	R/W	•	hen H'5A is written can programming/e
K1	0	R/W	-	sh memory be executed. When a value s written, even if the programming/erasi
K0	0	R/W		um is executed, programming/erasing ca
			H'A5:	Writing to the SCO bit is enabled. (The cannot be set to 1 when FKEY is a valuthan H'A5.)
			H'5A:	Programming/erasing of the flash mem enabled. (When FKEY is a value other H'A5, the software protection state is e
			H'00:	Initial value

R/W

R/W

R/W

Bit

7

6

5

4

3

2

1

0

Bit Name Value

0

0

K7

K6

Description

When H'A5 is written to FKEY, writing to the S

Key Code

RENESAS

t	Bit Name	Value	R/W	Descrip	tion	
	MS7	0/1*	R/W	MAT Se	lect	
	MS6	0	R/W	The memory MATs can be switched by		
	MS5	0/1*	R/W	to FMAT	¯S.	
	MS4	0	R/W	selected. When a value other than H'AA	,	
	MS3	0/1*	R/W		i. When a value other than H AA is whit T is selected. Switch the MATs followin	
	MS2	0	R/W	memory MAT switching procedure in se Switching between User MAT and User		
	MS1	0/1*	R/W			
	MS0	0	R/W	program	ot MAT cannot be selected by FMATS i Iming mode. The user boot MAT can be I in boot mode or programmer mode.	
			H'AA:	s H	he user boot MAT is selected. (The use elected when FMATS is a value other t d'AA.)	
				(1	Initial value when initiated in user boot I	
					he user MAT is selected. Initial value when initiated in a mode ex	

Note: This bit is set to 1 in user boot mode, otherwise cleared to 0.

## (6) Flash Transfer Destination Address Register (FTDAR)

Initial

Bit

6

5

3

2

1

0

FTDAR specifies the start address of the on-chip RAM at which to download an on-chip FTDAR must be set before setting the SCO bit in FCCS to 1.

user boot mode.)

BIT	/	6	5	4	3	2	1	
Bit Name	TDER	TDA6	TDA5	TDA4	TDA3	TDA2	TDA1	·
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Jun. 28, 2007 Page 666 of 864

				the range.
				<ol> <li>The value specified by bits TDA6 to TDA6 between H'03 and H'FF and download has</li> </ol>
6	TDA6	0	R/W	Transfer Destination Address
5	TDA5	0	R/W	Specifies the on-chip RAM start address of th
1	TDA4	Λ	D/M	download destination. A value between H'00

0: The value specified by bits TDA6 to TDA0

H'03 to H'7F: Setting prohibited.

(Specifying a value from H'03 to the TDER bit to 1 and stops do

the on-chip program.)

4	TDA4	0	R/W	and up to 4 Kbytes can be specified as the of the on-chip RAM.			
3	TDA3	0	R/W				
2	TDA2	0	R/W	H'00:	H'FF9000 is specified as the sta		
1	TDA1	0	R/W		address.		
0	TDA0	0 R/W	H'01:	H'FFA000 is specified as the st address.			
				H'02:	H'FFB000 is specified as the st		

RENESAS

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

processing result is written in R0. The programming/erasing interface parameters are usedownload control, initialization before programming or erasing, programming, and erasing 18.4 shows the usable parameters and target modes. The meaning of the bits in the flash programming or the bits in the bit

fail result parameter (FPFR) varies in initialization, programming, and erasure.

**Table 18.4 Parameters and Target Modes** 

Initialization

**Download** 

DPFR	0	_	_	_	R/W	Undefined	On-
FPFR	0	0	0	0	R/W	Undefined	R0L
FPEFEQ	_	0	_	_	R/W	Undefined	ER0
FMPAR	_	_	0	_	R/W	Undefined	ER1
FMPDR	_	_	0		R/W	Undefined	ER0

**Programming** 

**Erasure** 

0

Initial

Value

Undefined

Allo

ERC

R/W

R/W

Note: \* A single byte of the start address of the on-chip RAM specified by FTDAR

**Download Control:** The on-chip program is automatically downloaded by setting the SC FCCS to 1. The on-chip RAM area to download the on-chip program is the 4-kbyte area from the start address specified by FTDAR. Download is set by the programming/erasing registers, and the download pass and fail result parameter (DPFR) indicates the return value.

**Parameter** 

**FEBS** 

The program data is always in 128-byte units. When the program data does not satisfy 1 128-byte program data is prepared by filling the dummy code (H'FF). The boundary of the state of address of the programming destination on the user MAT is aligned at an address where eight bits (A7 to A0) are H'00 or H'80.

register ER1. This parameter is caned the mash multipurpose address area parameter (Fr

The program data for the user MAT must be prepared in consecutive areas. The program must be in a consecutive space which can be accessed using the MOV.B instruction of t and is not in the flash memory space.

The start address of the area that stores the data to be written in the user MAT must be s general register ER0. This parameter is called the flash multipurpose data destination an parameter (FMPDR).

For details on the programming procedure, see section 18.8.2, User Program Mode.

**Erasure:** When the flash memory is erased, the erase block number on the user MAT m passed to the erasing program which is downloaded. The erase block number on the user MAT must be set in general register ER0. This para

called the flash erase block select parameter (FEBS).

One block is selected from the block numbers of 0 to 19 as the erase block number.

For details on the erasing procedure, see section 18.8.2, User Program Mode.

2	SS	_	R/W	Source Select Error Detect
				Only one type can be specified for the on-chip which can be downloaded. When the program downloaded is not selected, more than two type programs are selected, or a program which is mapped is selected, an error occurs.
				0: Download program selection is normal
				1: Download program selection is abnormal
1	FK	_	R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'A5) and returns the
				0: FKEY setting is normal (H'A5)
				1: FKEY setting is abnormal (value other than
0	SF	_	R/W	Success/Fail
				Returns the download result. Reads back the p downloaded to the on-chip RAM and determine whether it has been transferred to the on-chip R
				<ol> <li>Download of the program has ended norma error)</li> </ol>
				<ol> <li>Download of the program has ended abnor (error occurs)</li> </ol>

Unused

These bits return 0.

Rev. 2.00 Jun. 28, 2007 Page 670 of 864

7 to 3

it	Bit Name	Value	R/W	Description
to 2	_	_	_	Unused
				These bits return 0.
	FQ	_	R/W	Frequency Error Detect
				Compares the specified CPU operating freque the operating frequencies supported by this LS returns the result.
				0: Setting of operating frequency is normal
				1: Setting of operating frequency is abnormal
	SF	_	R/W	Success/Fail
				Returns the initialization result.
				0: Initialization has ended normally (no error)

Initial

REJ09

1: Initialization has ended abnormally (error of

6	MD	_	R/W	Programming Mode Related Setting Error Dete
				Detects the error protection state and returns to When the error protection state is entered, this to 1. Whether the error protection state is entered and be confirmed with the FLER bit in FCCS. F conditions to enter the error protection state, so 18.9.3, Error Protection.
				0: Normal operation (FLER = 0)
				<ol> <li>Error protection state, and programming ca performed (FLER = 1)</li> </ol>
5	EE	_	R/W	Programming Execution Error Detect
				Writes 1 to this bit when the specified data cou written because the user MAT was not erased. is set to 1, there is a high possibility that the us has been written to partially. In this case, after the error factor, erase the user MAT. If FMATS H'AA and the user boot MAT is selected, an er when programming is performed. In this case, user MAT and user boot MAT have not been we Programming the user boot MAT should be perboot mode or programmer mode.
				0: Programming has ended normally
				<ol> <li>Programming has ended abnormally (programult is not guaranteed)</li> </ol>

Rev. 2.00 Jun. 28, 2007 Page 672 of 864

				specified as the start address of the storage of for the program data, an error occurs.
				<ol> <li>Setting of the start address of the storage destination for the program data is normal</li> </ol>
				<ol> <li>Setting of the start address of the storage destination for the program data is abnorm</li> </ol>
1	WA	_	R/W	Write Address Error Detect
				When the following items are specified as the address of the programming destination, an e occurs.
				An area other than flash memory
				<ul> <li>The specified address is not aligned with t byte boundary (lower eight bits of the address other than H'00 and H'80)</li> </ul>
				0. Setting of the start address of the program

When an address not in the flash memory are

1: Programming has ended abnormally (error

R/W

SF

0

Success/Fail

destination is normal

destination is abnormal

Returns the programming result.

1: Setting of the start address of the program

0: Programming has ended normally (no error

Rev. 2.00 Jun. 28, 2007 Pag

6	MD	_	R/W	Erasure Mode Related Setting Error Detect
				Detects the error protection state and returns the When the error protection state is entered, this to 1. Whether the error protection state is enter can be confirmed with the FLER bit in FCCS. F conditions to enter the error protection state, set 18.9.3, Error Protection.
				0: Normal operation (FLER = 0)
				<ol> <li>Error protection state, and programming ca performed (FLER = 1)</li> </ol>
5	EE	_	R/W	Erasure Execution Error Detect
				Returns 1 when the user MAT could not be era when the flash memory related register setting partially changed. If this bit is set to 1, there is a possibility that the user MAT has been erased in this case, after removing the error factor, era user MAT. If FMATS is set to H'AA and the use MAT is selected, an error occurs when erasure performed. In this case, both the user MAT and boot MAT have not been erased. Erasing of the boot MAT should be performed in boot mode of programmer mode.
				0: Erasure has ended normally

1: Erasure has ended abnormally

Rev. 2.00 Jun. 28, 2007 Page 674 of 864

				0: Setting of erase block number is normal
				1: Setting of erase block number is abnorm
2, 1	_	_	_	Unused
				These bits return 0.
0	SF	_	R/W	Success/Fail
				Indicates the erasure result.

# (3) Flash Program/Erase Frequency Parameter (FPEFEQ: General Register ER

FPEFEQ sets the operating frequency of the CPU. The operating frequency available in ranges from 8 MHz to 35 MHz.

Bit	31	30	29	28	27	26	25	
Bit Name	_	_	_	_	_	_	_	Γ
Bit	23	22	21	20	19	18	17	
Bit Name	_	_	_	_	_	_	_	Γ
Bit	15	14	13	12	11	10	9	
Bit Name	F15	F14	F13	F12	F11	F10	F9	Γ
Bit	7	6	5	4	3	2	1	
Bit Name	F7	F6	F5	F4	F3	F2	F1	

REJ09

0: Erasure has ended normally (no error)1: Erasure has ended abnormally (error occur

be shown in a number of two decimal place

2. The value multiplied by 100 is converted to binary digit and is written to FPEFEQ (gene

register ER0). For example, when the operating frequency of

is 35.000 MHz, the value is as follows:

- 1. The number of three decimal places of 35.0 rounded.
- 2. The formula of  $35.00 \times 100 = 3500$  is conve the binary digit and B'0000 1101 1010 1100 (H'0DAC) is set to ER0.



Bit		15	,	14	13	12	11	10	9	
Bit Nar	ne	MOA	MOA15 MOA14 MOA1		MOA13	MOA12	MOA11	MOA10	MOA9	
Bit	Bit 7 6		6	5	4	3	2	1		
Bit Nar	ne	MOA	47	MOA6 MOA		MOA4	МОА3	MOA2	MOA1	
Bit	Bit N	lame	Initia Valu		W D	escription	ı			
31 to 0	MOA MOA	31 to 0	_	R/	d	hese bits s estination o rogrammin	n the use	r MAT. Co	nsecutive	128

cleared to 0.

20

MOA20

MOA19

start address of the programming destination 128-byte boundary, and MOA6 to MOA0 are a

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

MOA18

MOA17

MOA23

Bit Name

MOA22

MOA21

RENESAS

Bit	23	22	21	20	19	18	17	
Bit Name	MOD23	MOD22	MOD21	MOD20	MOD19	MOD18	MOD17	М
Bit	15	14	13	12	11	10	9	
Bit Name	MOD15	MOD14	MOD13	MOD12	MOD11	MOD10	MOD9	M
Bit	7	6	5	4	3	2	1	
Bit Name	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	M

Bit	Initial Bit Name Value	R/W	Description
31 to 0	MOD31 to — MOD0	R/W	These bits store the start address of the area w stores the program data for the user MAT. Con 128-byte data is programmed to the user MAT from the specified start address.

REJ09B0341-0200



Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	_							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name							<u> </u>	
Initial Value	_	_						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name	15	14	13	12	11	10	9	
	15 —	14 	13	12	11 —	10	9	
Bit Name	15 — R/W	14 — R/W	13 — R/W	12 — R/W	11 — R/W	10 — R/W	9 — R/W	
Bit Name Initial Value R/W	— R/W	— R/W	— R/W	— R/W	— R/W	— R/W	— R/W	
Bit Name Initial Value R/W	_	_	_	_	_	_	_	
Bit Name Initial Value R/W Bit Bit Name	— R/W	— R/W	— R/W	— R/W	— R/W	— R/W	— R/W	
Bit Name Initial Value R/W	— R/W	— R/W	— R/W	— R/W	— R/W	— R/W	— R/W	

		1141-1		
Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	0	R	Reserved
				These are read-only bits and cannot be modified
3	RAMS	0	R/W	RAM Select
				Selects the function which emulates the flash nusing the on-chip RAM.
				0: Disables RAM emulation function
				Enables RAM emulation function (all blocks user MAT are protected against programming erasing)
2	RAM2	0	R/W	Flash Memory Area Select
1	RAM1	0	R/W	These bits select the user MAT area overlaid w
0	RAM0	0	R/W	on-chip RAM when RAMS = 1. The following a correspond to the 4-kbyte erase blocks.
				000: H'000000 to H'000FFF (EB0)
				001: H'001000 to H'001FFF (EB1)
				010: H'002000 to H'002FFF (EB2)
				011: H'003000 to H'003FFF (EB3)
				100: H'004000 to H'004FFF (EB4)
				101: H'005000 to H'005FFF (EB5)

RENESAS

Rev. 2.00 Jun. 28, 2007 Page 680 of 864

R/W

R

R

R

R

R/W

110: H'006000 to H'006FFF (EB6) 111: H'007000 to H'007FFF (EB7)

R/W

R/W

Mode Setting	MD2	MD1	MD0
User boot mode	0	0	1
Boot mode	0	1	0
User program mode	1	1	0
	1	1	1

#### 18.8.1 **Boot Mode**

Boot mode executes programming/erasing of the user MAT or user boot MAT by mean control command and program data transmitted from the externally connected host via t SCI\_4.

In boot mode, the tool for transmitting the control command and program data, and the data must be prepared in the host. The serial communication mode is set to asynchronous. The system configuration in boot mode is shown in figure 18.6. Interrupts are ignored in mode. Configure the user system so that interrupts do not occur.




Figure 18.6 System Configuration in Boot Mode



Rev. 2.00 Jun. 28, 2007 Pag

adjustment end sign. When the host receives this bit adjustment end sign normally, it tran byte of H'55 to this LSI. When reception is not executed normally, initiate boot mode again bit rate may not be adjusted within the allowable range depending on the combination of rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate host and the system clock frequency of this LSI must be as shown in table 18.6.




Figure 18.7 Automatic-Bit-Rate Adjustment Operation

Table 18.6 System Clock Frequency for Automatic-Bit-Rate Adjustment

Bit Rate of Host	System Clock Frequency of This LS
9,600 bps	8 to 18 MHz
19,200 bps	8 to 18 MHz

#### (2) State Transition Diagram

The state transition after boot mode is initiated is shown in figure 18.8.




Figure 18.8 Boot Mode State Transition Diagram

Rev. 2.00 Jun. 28, 2007 Pag

erase block is shown in figure 18.9. When the erasure preparation notice is received, to of waiting for erase block data is entered. The erase block number must be transmitted erasing command is transmitted. When the erasure is finished, the erase block number set to H'FF and transmitted. Then the state of waiting for erase block data is returned state of waiting for programming/erasing command. Erasure must be executed when a specified block is programmed without a reset start after programming is executed in mode. When programming can be executed by only one operation, all blocks are erase entering the state of waiting for programming/erasing command or another command this case, the erasing operation is not required. The commands other than the programming/erasing command perform sum check, blank check (erasure check), and

Memory read of the user MAT/user boot MAT can only read the data programmed after MAT/user boot MAT has automatically been erased. No other data can be read.

read of the user MAT/user boot MAT and acquisition of current status information.




Figure 18.9 Example of Erase Block Including Programmed Area

Rev. 2.00 Jun. 28, 2007 Page 684 of 864




Figure 18.10 Programming/Erasing Flow

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag




Figure 18.11 RAM Map when Programming/Erasing is Executed






Figure 18.12 Programming Procedure in User Program Mode

- H'FF, the program processing time can be shortened.
  - 1. Select the on-chip program to be downloaded and the download destination. When th bit in FPCS is set to 1, the programming program is selected. Several programming/e programs cannot be selected at one time. If several programs are selected, a download returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the c
    - 2. Write H'A5 in FKEY. If H'A5 is not written to FKEY, the SCO bit in FCCS cannot be to request download of the on-chip program.

destination is specified by FTDAR.

- 3. After initializing VBR to H'00000000, set the SCO bit to 1 to execute download. To s SCO bit to 1, all of the following conditions must be satisfied.
- RAM emulation mode has been canceled.
  - H'A5 is written to FKEY.
  - Setting the SCO bit is executed in the on-chip RAM.
  - When the SCO bit is set to 1, download is started automatically. Since the SCO bit is to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be

- VBR contents to H'00000000. Dummy read of FCCS must be performed twice imme after the SCO bit is set to 1.
- The user-MAT space is switched to the on-chip program storage area.
- After the program to be downloaded and the on-chip RAM start address specified FTDAR are checked, they are transferred to the on-chip RAM.
- FPCS, FECS, and the SCO bit in FCCS are cleared to 0.



procedure program. The download result can be confirmed by the return value of the parameter. To prevent incorrect decision, before setting the SCO bit to 1, set one byte on-chip RAM start address specified by FTDAR, which becomes the DPFR parameter value other than the return value (e.g. H'FF). Since particular processing that is accon by bank switching as described below is performed when download is executed, initia

- If access to the flash memory is requested by the DMAC or DTC during downlos
   operation cannot be guaranteed. Make sure that an access request by the DMAC
   not generated.
- 4. FKEY is cleared to H'00 for protection.

CPU).

- 5. The download result must be confirmed by the value of the DPFR parameter. Check of the DPFR parameter (one byte of start address of the download destination specifically).
  - FTDAR). If the value of the DPFR parameter is H'00, download has been performed if the value is not H'00, the source that caused download to fail can be investigated by description below.

     If the value of the DPFR parameter is the same as that before downloading, the start address of the download destination in ETDAR may be appropriately the start address of the download destination in ETDAR may be appropriately the start address of the download destination in ETDAR may be appropriately the start address of the download destination in ETDAR may be appropriately the start address of the download destination in ETDAR may be appropriately the start address of the download destination in ETDAR may be appropriately the start address of the download destination in ETDAR may be appropriately the start address of the download destination in ETDAR may be appropriately the start address of the start address
    - the start address of the download destination in FTDAR may be abnormal. In thi confirm the setting of the TDER bit in FTDAR.

       If the value of the DPFR parameter is different from that before downloading, ch
- If the value of the DPFR parameter is different from that before downloading, chebit or FK bit in the DPFR parameter to confirm the download program selection setting, respectively.
   6. The operating frequency of the CPLL is set in the EPEEEO parameter for initialization.
- 6. The operating frequency of the CPU is set in the FPEFEQ parameter for initializatio settable operating frequency of the FPEFEQ parameter ranges from 8 to 35 MHz. W frequency is set otherwise, an error is returned to the FPFR parameter of the initialization program and initialization is not performed. For details on setting the frequency, see

18.7.2 (3), Flash Program/Erase Frequency Parameter (FPEFEQ: General Register F

- Since the stack area is used in the initialization program, a stack area of 128 bytes maximum must be allocated in RAM.
- Interrupts can be accepted during execution of the initialization program. Make su program storage area and stack area in the on-chip RAM and register values are ne overwritten.
- 8. The return value in the initialization program, the FPFR parameter is determined.
- 9. All interrupts and the use of a bus master other than the CPU are disabled during programming/erasing. The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other the CPU during programming/erasing, causing a voltage exceeding the specifications to be applied, the flash memory may be damaged. Therefore, interrupts are disabled by sett (I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by bits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control modern
- Accordingly, interrupts other than NMI are held and not executed. Configure the user so that NMI interrupts do not occur. The interrupts that are held must be executed after programming completes. When the bus mastership is moved to other than the CPU, so the DMAC or DTC, the error protection state is entered. Therefore, make sure the DM
- not acquire the bus. 10. FKEY must be set to H'5A and the user MAT must be prepared for programming.
- 11. The parameters required for programming are set. The start address of the programmi
- destination on the user MAT (FMPAR parameter) is set in general register ER1. The address of the program data storage area (FMPDR parameter) is set in general registe
  - Example of FMPAR parameter setting: When an address other than one in the use area is specified for the start address of the programming destination, even if the programming program is executed, programming is not executed and an error is re-

the FPFR parameter. Since the program data for one programming operation is 12 the lower eight bits of the address must be H'00 or H'80 to be aligned with the 128

boundary.

- The general registers other than Livo and Livi are note in the programming program
  - R0L is a return value of the FPFR parameter.
  - maximum must be allocated in RAM.

— Since the stack area is used in the programming program, a stack area of 128 byt

- 13. The return value in the programming program, the FPFR parameter is determined.
- 14. Determine whether programming of the necessary data has finished. If more than 12
- data are to be programmed, update the FMPAR and FMPDR parameters in 128-byte repeat steps 11 to 14. Increment the programming destination address by 128 bytes a the programming data pointer correctly. If an address which has already been progra written to again, not only will a programming error occur, but also flash memory will damaged.
- 15. Programming end processing is executed. The entry point of the programming library is at the address which is 16 bytes after t

#H'F0F0F0F0, ER0

MOV.L

address of the download destination specified by FTDAR. Call the subroutine by usi following steps.

The ge	naral ragistars other th		EDO and ED1 are hald in the programming and
JSR	@ER2	;	Call programming end routine
MOV.L	#DLTOP+16,ER2	;	Set entry address to ER2
MOV.L	#H'0F0F0F0F, ER1		

- The general registers other than ER0 and ER1 are held in the programming end p
  - R0L is a return value of the FPFR parameter.
  - Since the stack area is used in the programming end program, a stack area of 128 the maximum must be allocated in RAM.




Figure 18.13 Example of Erase Block Including Programmed Area

16. After programming finishes, clear FKEY and specify software protection. If this LSI restarted by a reset immediately after programming has finished, secure the reset input (period of  $\overline{\text{RES}} = 0$ ) of at least 100  $\mu s$ .

Rev. 2.00 Jun. 28, 2007 Page 692 of 864

REJ09B0341-0200






Figure 18.14 Erasing Procedure in User Program Mode

Rev. 2.00 Jun. 28, 2007 Pag

bit in FPCs is set to 1, the programming program is selected. Several programming/e programs cannot be selected at one time. If several programs are selected, a download returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the o

For the procedures to be carried out after setting FKEY, see section 18.8.2 (2), Progra

2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS par of the user MAT in general register ER0. If a value other than an erase block number user MAT is set, no block is erased even though the erasing program is executed, and

3. Erasure is executed. Similar to as in programming, the entry point of the erasing prog the address which is 16 bytes after #DLTOP (start address of the download destinatio

; Set entry address to ER2

; Call erasing routine

specified by FTDAR). Call the subroutine to execute erasure by using the following s MOV.L #DLTOP+16, ER2 @ER2 **JSR** 

NOP

The general registers other than ER0 and ER1 are held in the erasing program. R0L is a return value of the FPFR parameter. Since the stack area is used in the erasing program, a stack area of 128 bytes at the

destination is specified by FTDAR.

Procedure in User Program Mode.

is returned to the FPFR parameter.

- maximum must be allocated in RAM. 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one blocks
- be erased, update the FEBS parameter and repeat steps 2 to 5.
- 6. After erasure completes, clear FKEY and specify software protection. If this LSI is re

RENESAS

a power-on reset immediately after erasure has finished, secure the reset input period

of RES = 0) of at least  $100 \mu s$ .

Rev. 2.00 Jun. 28, 2007 Page 694 of 864




Figure 18.15 Repeating Procedure of Erasing, Programming, and RAM Emulation in User Program Mode



Initialization must be executed for both entry addresses: #DLTOP (start address of do destination for erasing program) + 32 bytes, and #DLTOP (start address of download destination for programming program) + 32 bytes.

### 18.8.3 User Boot Mode

Branching to a programming/erasing program prepared by the user enables user boot mode is a user-arbitrary boot mode to be used.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasing user boot MAT is only enabled in boot mode or programmer mode.

### (1) Initiation in User Boot Mode

When the reset start is executed with the mode pins set to user boot mode, the built-in che routine runs and checks the user MAT and user boot MAT states. While the check routing running, NMI and all other interrupts cannot be accepted. Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, the user bot is selected (FMATS = H'AA) as the execution memory MAT.

RENESAS




Figure 18.16 Procedure for Programming User MAT in User Boot Mod



Rev. 2.00 Jun. 28, 2007 Pag

description in section 18.11, Switching between User MAT and User Boot MAT.

Except for memory MAT switching, the programming procedure is the same as that in us program mode.

The area that can be executed in the steps of the procedure program (on-chip RAM, user and external space) is shown in section 18.8.4, On-Chip Program and Storable Area for P Data.

Rev. 2.00 Jun. 28, 2007 Page 698 of 864 REJ09B0341-0200

RENESAS




Figure 18.17 Procedure for Erasing User MAT in User Boot Mode



Rev. 2.00 Jun. 28, 2007 Pag

Data.

### 18.8.4 On-Chip Program and Storable Area for Program Data

assumed to be in the on-chip RAM. However, they can be executed from part of the flash which is not to be programmed or erased as long as the following conditions are satisfied

In the descriptions in this manual, the on-chip programs and program data storage areas a

- The on-chip program is downloaded to and executed in the on-chip RAM specified by FTDAR. Therefore, this on-chip RAM area is not available for use.
- Since the on-chip program uses a stack area, allocate 128 bytes at the maximum as a sarea.
- Download requested by setting the SCO bit in FCCS to 1 should be executed from the RAM because it will require switching of the memory MATs.
- In an operating mode in which the external address space is not accessible, such as sin
  mode, the required procedure programs, NMI handling vector table, and NMI handlin
  should be transferred to the on-chip RAM before programming/erasing starts (download is determined).
- The flash memory is not accessible during programming/erasing. Programming/erasin
  executed by the program downloaded to the on-chip RAM. Therefore, the procedure
  that initiates operation, the NMI handling vector table, and the NMI handling routine
  stored in the on-chip RAM other than the flash memory.
- After programming/erasing starts, access to the flash memory should be inhibited unt is cleared. The reset input state (period of RES = 0) must be set to at least 100 μs whe operating mode is changed and the reset start executed on completion of programming Transitions to the reset state are inhibited during programming/erasing. When the reset is input, a reset input state (period of RES = 0) of at least 100 μs is needed before the signal is released.

RENESAS

executed are determined by the combination of the processing contents, operating mode structure of the memory MATs, as shown in tables 18.7 to 18.11.

**Table 18.7 Executable Memory MAT** 

	Operating Mode		
<b>Processing Contents</b>	User Program Mode	User Boot Mode*	
Programming	See table 18.8	See table 18.10	
Erasing	See table 18.9	See table 18.11	

Note: \* Programming/Erasing is possible to the user MAT.



Rev. 2.00 Jun. 28, 2007 Pag

FCCS (download)			
Operation for clearing FKEY	0	0	0
Decision of download result	0	0	0
Operation for download error	0	0	0
Operation for setting initialization parameter	0	0	0
Execution of initialization	0	×	0
Decision of initialization result	0	0	0
Operation for initialization error	0	0	0
NMI handling routine	0	×	0
Operation for disabling interrupts	0	0	0
Operation for writing H'5A to FKEY	0	0	0
Operation for setting programming parameter	0	×	0
Execution of programming	0	×	0
Decision of programming result	0	×	0
Operation for programming error	0	×	0
Operation for clearing FKEY	0	×	0

Note: \* Transferring the program data to the on-chip RAM beforehand enables this are used.

Rev. 2.00 Jun. 28, 2007 Page 702 of 864

RENESAS

REJ09B0341-0200

Operation for clearing FKEY	0	0	0
Decision of download result	0	0	0
Operation for download error	0	0	0
Operation for setting initialization parameter	0	0	0
Execution of initialization	0	×	0
Decision of initialization result	0	0	0
Operation for initialization error	0	0	0
NMI handling routine	0	×	0
Operation for disabling interrupts	0	0	0
Operation for writing H'5A to FKEY	0	0	0
Operation for setting erasure parameter	0	×	0
Execution of erasure	0	×	0
Decision of erasure result	0	×	0
Operation for erasure error	0	×	0
Operation for clearing FKEY	0	×	0

FCCS (download)			
Operation for clearing FKEY	0	0	0
Decision of download result	0	0	0
Operation for download error	0	0	0
Operation for setting initialization parameter	0	0	0
Execution of initialization	0	×	0
Decision of initialization result	0	0	0
Operation for initialization error	0	0	0
NMI handling routine	0	×	0
Operation for disabling interrupts	0	0	0
Switching memory MATs by FMATS	0	×	0
Operation for writing H'5A to FKEY	0	×	0
Operation for setting programming parameter	0	×	0
Execution of programming	0	×	0
Decision of programming result	0	×	0
Operation for programming error	0	×* <sup>2</sup>	0
Operation for clearing FKEY	0	×	0

Notes: 1. Transferring the program data to the on-chip RAM beforehand enables this are used.2. Switching memory MATs by FMATS by a program in the on-chip RAM enables

O

Switching memory MATs by FMATS by a program in the on-chip RAM enable area to be used.

Rev. 2.00 Jun. 28, 2007 Page 704 of 864

Switching memory MATs by FMATS O



0 0 0 0 0 0	0 0
) ×	0
) ×	0
0	
	0
) 0	0
) ×	0
0	0
×	0
) ×	0
) ×	0
) ×	0
) ×	0
) ×*	* O
) ×	0
) ×	0
	X O O X X X X X X X X X X X X X X X X X


Switching memory MATs by FMATS O × O

Note: Switching memory MATs by FMATS by a program in the on-chip RAM enables the be used.

program is initiated, and the error in programming/erasing is indicated by the FFFK parameters.

**Table 18.12 Hardware Protection** 

		Function	to be Pro
Item	Description	Download	Progra Erasin
Reset protection	The programming/erasing interface registers are initialized in the reset state (including a reset by the WDT) and the programming/erasing protection state is entered.	0	0
	The reset state will not be entered by a reset using the RES pin unless the RES pin is held low until oscillation has settled after a power is initially supplied. In the case of a reset during operation, hold the RES pin low for the RES pulse width given in the AC characteristics. If a reset is input during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again.	3	



REJ09B0341-0200



by SCO bit	entered when the SCO bit in FCCS is cleared to 0 to disable download of the programming/erasing programs.
Protection by FKEY	The programming/erasing protection state is entered because download and programming/erasing are disabled unless the

required key code is written in FKEY.

register (RAMER) is set to 1.

The programming/erasing protection state is

entered when the RAMS bit in the RAM emulation

# 18.9.3 Error Protection

Emulation

protection

Error protection is a mechanism for aborting programming or erasure when a CPU runa occurs or operations not according to the programming/erasing procedures are detected programming/erasing of the flash memory. Aborting programming or erasure in such ca

If an error occurs during programming/erasing of the flash memory, the FLER bit in FC to 1 and the error protection state is entered.

When an interrupt request, such as NMI, occurs during programming/erasing.

prevents damage to the flash memory due to excessive programming or erasing.

- When the flash memory is read from during programming/erasing (including a vector
  - an instruction fetch).

    When a SLEEP instruction is executed (including software-standby mode) during
- programming/erasing.
- When a bus master other than the CPU, such as the DMAC and DTC, obtains bus m during programming/erasing.



0

0

 $\circ$ 

0




Figure 18.18 Transitions to Error Protection State






Figure 18.19 RAM Emulation Flow




Figure 18.20 Address Map of Overlaid RAM Area (H8SX/1657C)

The flash memory area that can be emulated is the one area selected by bits RAM2 to RARAMER from among the eight blocks, EB0 to EB7, of the user MAT.

To overlay a part of the on-chip RAM with block EB0 for realtime emulation, set the RA RAMER to 1 and bits RAM2 to RAM0 to B'000.

For programming/erasing the user MAT, the procedure programs including a download profit of the on-chip program must be executed. At this time, the download area should be specified that the overlaid RAM area is not overwritten by downloading the on-chip program. Since in which the tuned data is stored is overlaid with the download area when FTDAR = H'02 tuned data must be saved in an unused area beforehand.




Figure 18.21 Programming Tuned Data (H8SX/1657C)

- 1. After tuning program data is completed, clear the RAMS bit in RAMER to 0 to cano overlaid RAM.
- 2. Transfer the user-created procedure program to the on-chip RAM.
- Start the procedure program and download the on-chip program to the on-chip RAM address of the download destination should be specified by FTDAR so that the tuned does not overlay the download area.
- 4. When block EB0 of the user MAT has not been erased, the programming program in downloaded after block EB0 is erased. Specify the tuned data saved in the FMPAR a FMPDR parameters and then execute programming.


Note: Setting the RAMS bit to 1 makes all the blocks of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of of the RAM2 to RAM0 bits. Under this condition, the on-chip program cannot be downloaded. When data is to be actually programmed and erased, clear the RAM to 0.



Rev. 2.00 Jun. 28, 2007 Pag

- for eight times (this prevents access to the flash memory during memory MAT switch 3. If an interrupt request has occurred during memory MAT switching, there is no guara
- which memory MAT is accessed. Always mask the maskable interrupts before switch memory MATs. In addition, configure the system so that NMI interrupts do not occur memory MAT switching.
- 4. After the memory MATs have been switched, take care because the interrupt vector to also have been switched. If interrupt processing is to be the same before and after memory MAT switching, transfer the interrupt processing routines to the on-chip RAM and sp VBR to place the interrupt vector table in the on-chip RAM.
- 5. The size of the user MAT is different from that of the user boot MAT. Addresses whi the size of the 8-kbyte user boot MAT should not be accessed. If an attempt is made, read as an undefined value.

<User boot MAT>



<On-chip RAM>

Procedure for switching to

Figure 18.22 Switching between User MAT and User Boot MAT

3. Before access to the user MAT, execute the NOP instruction for eight time

REJ09B0341-0200

<User MAT>

	H8SX/1656C	512 Kbytes	
User boot MAT	H8SX/1657C	8 Kbytes	FZTATUSBT
	H8SX/1656C		

## 18.13 **Standard Serial Communication Interface Specifications for** Mode

The boot program initiated in boot mode performs serial communication using the host chip SCI\_4. The serial communication interface specifications are shown below.

The boot program has three states.

- Bit-rate-adjustment state
  - host. Initiating boot mode enables starting of the boot program and entry to the bit-ra adjustment state. The program receives the command from the host to adjust the bit adjusting the bit rate, the program enters the inquiry/selection state.

In this state, the boot program adjusts the bit rate to achieve serial communication w

2. Inquiry/selection state In this state, the boot program responds to inquiry commands from the host. The dev clock mode, and bit rate are selected. After selection of these settings, the program is enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure t

chip RAM and erases the user MATs and user boot MATs before the transition.




Figure 18.23 Boot Program States

Rev. 2.00 Jun. 28, 2007 Page 714 of 864

REJ09B0341-0200






Figure 18.24 Bit-Rate-Adjustment Sequence

### (2) Communications Protocol

After adjustment of the bit rate, the protocol for serial communications between the hos boot program is as shown below.

- 1. One-byte commands and one-byte responses
  - These one-byte commands and one-byte responses consist of the inquiries and the A successful completion.
- 2. n-byte commands or n-byte responses

These commands and responses are comprised of n bytes of data. These are selection responses to inquiries.

The program data size is not included under this heading because it is determined in command.

- 3. Error response
  - The error response is a response to inquiries. It consists of an error response and an and comes two bytes.
- 4. Programming of 128 bytes

The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.



Rev. 2.00 Jun. 28, 2007 Pag




Figure 18.25 Communication Protocol Format

- Command (one byte): Commands including inquiries, selection, programming, erasin checking
- Response (one byte): Response to an inquiry
- Size (one byte): The amount of data for transmission excluding the command, amoun and checksum
- Checksum (one byte): The checksum is calculated so that the total of all values from a command byte to the SUM byte becomes H'00.
- Data (n bytes): Detailed data of a command or response
- Error response (one byte): Error response to a command
- Error code (one byte): Type of the error
- Address (four bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)
- Size (four bytes): Four-byte response to a memory read

RENESAS

REJ09B0341-0200

H'25	User MAT information inquiry	Inquiry regarding the a number of u and the start and last addresses of
H'26	Block for erasing information Inquiry	Inquiry regarding the number of blothe start and last addresses of eac
H'27	Programming unit inquiry	Inquiry regarding the unit of progra
H'3F	New bit rate selection	Selection of new bit rate
H'40	Transition to programming/erasing state	Erasing of user MAT and user boot entry to programming/erasing state
H'4F	Boot program status inquiry	Inquiry into the operated status of t program

Device selection

Clock mode inquiry

Clock mode selection

Multiplication ratio inquiry

Operating clock frequency inquiry

User boot MAT information inquiry

H'10

H'21

H'11

H'22

H'23

H'24

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

Selection of device code

and values of each mode

multiple

each MAT

Inquiry regarding numbers of clock

Indication of the selected clock mod

Inquiry regarding the number of free multiplied clock types, the number of multiplication ratios, and the values

Inquiry regarding the maximum and values of the main clock and periph

Inquiry regarding the number of use MATs and the start and last addres response to the supported device inquiry.

Command H'20

• Command, H'20, (one byte): Inquiry regarding supported devices

Response	H'30	Size	Number of devices	
	Number of characters	Device code		Product name
	•••			
	SUM			

- Response, H'30, (one byte): Response to the supported device inquiry
- checksum, that is, the amount of data contributes by the number of devices, character codes and product names

Size (one byte): Number of bytes to be transmitted, excluding the command, size, and

- Number of devices (one byte): The number of device types supported by the boot pro
  Number of characters (one byte): The number of characters in the device codes and be
- program's name
- Device code (four bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (one byte): Checksum

The checksum is calculated so that the total number of all values from the command the SUM byte becomes H'00.

Rev. 2.00 Jun. 28, 2007 Page 718 of 864 REJ09B0341-0200

RENESAS

• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the device selection command ACK will be returned when the device code matches.

Error response H'90 ERROR

• Error response, H'90, (one byte): Error response to the device selection command

ERROR : (one byte): Error code

H'11: Sum check error

H'21: Device code error, that is, the device code does not match

### (c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode

Command H'21

• Command, H'21, (one byte): Inquiry regarding clock mode

Response H'31 Size Mode ... SUM

- Response, H'31, (one byte): Response to the clock-mode inquiry
- Size (one byte): Amount of data that represents the modes
- Mode (one byte): Values of the supported clock modes (i.e. H'01 means clock mode
- SUM (one byte): Checksum



Rev. 2.00 Jun. 28, 2007 Pag

• SUM (one byte): Checksum

H'06

Response

• Response, H'06, (one byte): Response to the clock mode selection command ACK will be returned when the clock mode matches.

Error Response H'91 ERROR

- Error response, H'91, (one byte): Error response to the clock mode selection comman
- ERROR : (one byte): Error code

H'11: Checksum error

H'22: Clock mode error, that is, the clock mode does not match.

Even if the clock mode numbers are H'00 and H'01 by a clock mode inquiry, the clock m be selected using these respective values.

Rev. 2.00 Jun. 28, 2007 Page 720 of 864 REJ09B0341-0200

RENESAS

•••			
SUM			

- Response, H'32, (one byte): Response to the multiplication ratio inquiry
- Size (one byte): The amount of data that represents the number of multiplication typ multiplication ratios and the multiplication ratios
- Number of multiplication types (one byte): The number of multiplication types to widevice can be set.
  - (e.g. when there are two multiplied clock types, which are the main and peripheral conumber of types will be H'02.)
- Number of multiplication ratios (one byte): The number of multiplication ratios for each (e.g. the number of multiplication ratios to which the main clock can be set and the process can be set.)
- Multiplication ratio (one byte)

Multiplication ratio: The value of the multiplication ratio (e.g. when the clock-freque multiplier is four, the value of multiplication ratio will be H'04.)

Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

The number of multiplication ratios returned is the same as the number of multiplication and as many groups of data are returned as there are multiplication types.

SUM (one byte): Checksum



	,
SUM	
 *****	

- Response, H'33, (one byte): Response to operating clock frequency inquiry
- Size (one byte): The number of bytes that represents the minimum values, maximum and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operatin frequency types (e.g. when there are two operating clock frequency types, which are the main and per-

clocks, the number of types will be H'02.)

• Minimum value of operating clock frequency (two bytes): The minimum value of the multiplied or divided clock frequency.

The minimum and maximum values of the operating clock frequency represent the va MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the va 17.00 MHz, it will be 2000, which is H'07D0.)

 Maximum value (two bytes): Maximum value among the multiplied or divided clock frequencies. There are as many pairs of minimum and maximum values as there are operating cloc

frequencies.

SUM (one byte): Checksum

Rev. 2.00 Jun. 28, 2007 Page 722 of 864

- Response, H'34, (one byte): Response to user boot MAT information inquiry

  - Size (one byte): The number of bytes that represents the number of areas, area-start a and area-last address
  - Number of Areas (one byte): The number of consecutive user boot MAT areas When user boot MAT areas are consecutive, the number of areas returned is H'01.
  - Area-start address (four byte): Start address of the area • Area-last address (four byte): Last address of the area
  - There are as many groups of data representing the start and last addresses as there ar • SUM (one byte): Checksum

# (h) User MAT Information Inquiry

The boot program will return the number of user MATs and their addresses.

H'25 Command

• Command, H'25, (one byte): Inquiry regarding user MAT information

				_
Response	H'35	Size	Number of areas	
	Start ac	ldress ar	ea	Last address area
	•••			
	SUM			

• Size (one byte): The number of bytes that represents the number of areas, area-start a

- Response, H'35, (one byte): Response to the user MAT information inquiry
- and area-last address • Number of areas (one byte): The number of consecutive user MAT areas
  - When the user MAT areas are consecutive, the number of areas is H'01.
- Area-start address (four bytes): Start address of the area



Rev. 2.00 Jun. 28, 2007 Pag RENESAS REJ09

	SUM		
ponse	e, H'36,	(one byte): Response to the number	r of erased blocks and addresse

Block last address

- Resp
- Size (three bytes): The number of bytes that represents the number of blocks, block-st addresses, and block-last addresses.
  - Number of blocks (one byte): The number of erased blocks
- Block start address (four bytes): Start address of a block

Block start address

• Block last Address (four bytes): Last address of a block

There are as many groups of data representing the start and last addresses as there are SUM (one byte): Checksum

#### (i) **Programming Unit Inquiry**

The boot program will return the programming unit used to program data.

Command H'27

• Command, H'27, (one byte): Inquiry regarding programming unit

H'37 Response Size Programming unit SUM

- Response, H'37, (one byte): Response to programming unit inquiry
- Size (one byte): The number of bytes that indicate the programming unit, which is fix
  - Programming unit (two bytes): A unit for programming This is the unit for reception of programming.
- SUM (one byte): Checksum

Rev. 2.00 Jun. 28, 2007 Page 724 of 864

RENESAS

- Size (one byte): The amount of data that represents the bit rate, input frequency, nur multiplication types, and multiplication ratio • Bit rate (two bytes): New bit rate
- One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which
  - Input frequency (two bytes): Frequency of the clock input to the boot program This is valid to the hundredths place and represents the value in MHz multiplied by when the value is 20.00 MHz, it will be 2000, which is H'07D0.)
    - Number of multiplication types (one byte): The number of multiplication types to wi device can be set. • Multiplication ratio 1 (one byte): The value of multiplication or division ratios for the
    - operating frequency Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the c frequency is multiplied by four, the multiplication ratio will be H'04.) Division ratio: The inverse of the division ratio, as a negative number (e.g. when the
    - frequency is divided by two, the value of division ratio will be H'FE. H'FE = D'-2) • Multiplication ratio 2 (one byte): The value of multiplication or division ratios for the peripheral frequency Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the c frequency is multiplied by four, the multiplication ratio will be H'04.)

(Division ratio: The inverse of the division ratio, as a negative number (E.g. when the

- divided by two, the value of division ratio will be H'FE. H'FE = D'-2) SUM (one byte): Checksum

Response H'06 Response, H'06, (one byte): Response to selection of a new bit rate

When it is possible to set the bit rate, the response will be ACK.



The frequency is not within the specified range.

### (4) Receive Data Check

The methods for checking of receive data are listed below.

### 1. Input frequency

The received value of the input frequency is checked to ensure that it is within the ran minimum to maximum frequencies which matches the clock modes of the specified d When the value is out of this range, an input-frequency error is generated.

### 2. Multiplication ratio

The received value of the multiplication ratio or division ratio is checked to ensure the matches the clock modes of the specified device. When the value is out of this range, frequency error is generated.

### 3. Operating frequency error

Operating frequency is calculated from the received value of the input frequency and multiplication or division ratio. The input frequency is input to the LSI and the LSI is at the operating frequency. The expression is given below.

Operating frequency = Input frequency  $\times$  Multiplication ratio, or Operating frequency = Input frequency  $\div$  Division ratio

The calculated operating frequency should be checked to ensure that it is within the raminimum to maximum frequencies which are available with the clock modes of the specific. When it is out of this range, an operating frequency error is generated.

REJ09B0341-0200



response. The host will send an ACK with the new bit rate for confirmation and the boo will response with that rate.

# Confirmation H'06

• Confirmation, H'06, (one byte): Confirmation of a new bit rate

# Response H'06

• Response, H'06, (one byte): Response to confirmation of a new bit rate

The sequence of new bit-rate selection is shown in figure 18.26.




Figure 18.26 New Bit-Rate Selection Sequence



Rev. 2.00 Jun. 28, 2007 Pag

• Command, H'40, (one byte): Transition to programming/erasing state

Response

Response, H'06, (one byte): Response to transition to programming/erasing state The boot program will send ACK when the user MAT and user boot MAT have been by the transferred erasing program.

Error Response H'C0 H'51

H'06

- Error response, H'CO, (one byte): Error response for user boot MAT blank check
- Error code, H'51, (one byte): Erasing error An error occurred and erasure was not completed.

### (6) Command Error

A command error will occur when a command is undefined, the order of commands is inor a command is unacceptable. Issuing a clock-mode selection command before a device or an inquiry command after the transition to programming/erasing state command, are ex-

Error Response H'80 H'xx

- Error response, H'80, (one byte): Command error
- Command, H'xx, (one byte): Received command





- be made, such as the multiplication-ratio inquiry (H'22) or operating frequency inqui which are needed for a new bit-rate selection.
- 6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, a
- to the returned information on multiplication ratios and operating frequencies.
- 7. After selection of the device and clock mode, the information of the user boot MAT MAT should be made to inquire about the user boot MATs information inquiry (H'2 MATs information inquiry (H'25), erased block information inquiry (H'26), and prounit inquiry (H'27). 8. After making inquiries and selecting a new bit rate, issue the transition to
  - programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.

Rev. 2.00 Jun. 28, 2007 Pag

H'4C	User boot MAT blank check	Checks the blank data of the user
H'4D	User MAT blank check	Checks the blank data of the user
H'4C	User boot MAT blank check	Checks whether the contents of the boot MAT are blank
H'4D	User MAT blank check	Checks whether the contents of the MAT are blank
H'4F	Boot program status inquiry	Inquires into the boot program's sta

User MAT programming selection

128-byte programming

User boot MAT sum check

User MAT sum check

Erasing selection

Block erasing

Memory read

Transfers the user MAT programm

Programs 128 bytes of data

Erases a block of data

Transfers the erasing program

Reads the contents of memory

Checks the checksum of the user b

Checks the checksum of the user N

REJ09B0341-0200

H'43

H'50

H'48

H'58

H'52

H'4A

H'4B

Rev. 2.00 Jun. 28, 2007 Page 730 of 864

command represents the data programmed according to the method specified by the command. When more than 128-byte data is programmed, 128-byte commands show repeatedly be executed. Sending a 128-byte programming command with H'FFFFFF address will stop the programming. On completion of programming, the boot program wait for selection of programming or erasing.

Where the sequence of programming operations that is executed includes programm

another method or of another MAT, the procedure must be repeated from the progra selection command.

The sequence for the programming selection and 128-byte programming commands

The sequence for the programming selection and 128-byte programming commands in figure 18.27.




Figure 18.27 Programming Sequence






Figure 18.28 Erasure Sequence



Error Response	H'C2	ERROR
----------------	------	-------

- Error response: H'C2 (1 byte): Error response to user boot MAT programming selec
  - ERROR: (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complet

### (b) User MAT Programming Selection

The boot program will transfer a program for user MAT programming selection. The da programmed to the user MATs by the transferred program for programming.

H'43 Command

Command, H'43, (one byte): User-program programming selection

H'06 Response

• Response, H'06, (one byte): Response to user-program programming selection

When the programming program has been transferred, the boot program will return. Error Response H'C3 **ERROR** 

- Error response: H'C3 (1 byte): Error response to user boot MAT programming selections
- ERROR: (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complet

- Command, H'50, (one byte): 128-byte programming
  - Programming Address (four bytes): Start address for programming Multiple of the size specified in response to the programming unit inquiry (i.e. H'00, H'01, H'00, H'00 : H'01000000)
  - Program data (128 bytes): Data to be programmed The size is specified in the response to the programming unit inquiry.
  - SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to 128-byte programming On completion of programming, the boot program will return ACK.

Error Response H'D0 **ERROR** 

- Error response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code

H'11: Checksum Error

H'2A: Address error The address is not in the specified MAT.

H'53: Programming error

A programming error has occurred and programming cannot be continu

The specified address should match the unit for programming of data. For example, when programming is in 128-byte units, the lower eight bits of the address should be H'00 or H When there are less than 128 bytes of data to be programmed, the host should fill the rest H'FF.

Sending the 128-byte programming command with the address of H'FFFFFFF will stop programming operation. The boot program will interpret this as the end of the programm wait for selection of programming or erasing.

Rev. 2.00 Jun. 28, 2007 Page 734 of 864 REJ09B0341-0200

RENESAS

- Error Response, in Do, (one byte). Error response for 128-byte programming
  - ERROR: (one byte): Error code

H'11: Checksum error

H'53: Programming error

An error has occurred in programming and programming cannot be co

(d) Erasure Selection

The boot program will transfer the erasure program. User MAT data is erased by the tra erasure program.

Command H'48

• Command, H'48, (one byte): Erasure selection

Response H'06

• Response, H'06, (one byte): Response for erasure selection After the erasure program has been transferred, the boot program will return ACK.

H'C8 Error Response **ERROR** 

- Error Response, H'C8, (one byte): Error response to erasure selection
- ERROR: (one byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not comple

H'06 Response

Response, H'06, (one byte): Response to Erasure

After erasure has been completed, the boot program will return ACK.

H'D8 **ERROR** Error Response

- Error Response, H'D8, (one byte): Response to Erasure
- ERROR (one byte): Error code

H'11: Sum check error

H'29: Block number error

Block number is incorrect.

H'51: Erasure error

An error has occurred during erasure.

On receiving block number H'FF, the boot program will stop erasure and wait for a select command.

Command H'58 Size Block number SUM

- Command, H'58, (one byte): Erasure
- Size, (one byte): The number of bytes that represents the block number This is fixed to 1.
- Block number (one byte): H'FF Stop code for erasure
- SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to end of erasure (ACK) When erasure is to be performed after the block number H'FF has been sent, the process

should be executed from the erasure selection command.

Rev. 2.00 Jun. 28, 2007 Page 736 of 864 REJ09B0341-0200



An address error occurs when the area setting is incorrect.

- Read address (4 bytes): Start address to be read from
- Read size (4 bytes): Size of data to be read
- SUM (1 byte): Checksum

Response
----------

H'52	Read si	ize			
Data	•••				
SUM					

- Response: H'52 (1 byte): Response to memory read
- Read size (4 bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (1 byte): Checksum

Error Response

H'D2 ERROR

- Error response: H'D2 (1 byte): Error response to memory read
- ERROR: (1 byte): Error code

H'11: Sum check error H'2A: Address error

The read address is not in the MAT.

H'2B: Size error

The read size exceeds the MAT.

This is fixed to 4.

- Checksum of user boot program (four bytes): Checksum of user boot MATs
  The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

### (h) User-Program Sum Check

The boot program will return the byte-by-byte total of the contents of the bytes of the use program.

Command H'4B

• Command, H'4B, (one byte): Sum check for user program

Response H'5B Size Checksum of user program SUM

- Response, H'5B, (one byte): Response to the sum check of the user program
- Size (one byte): The number of bytes that represents the checksum This is fixed to 4.
- Checksum of user boot program (four bytes): Checksum of user MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

RENESAS

- Error Response, H'CC, (one byte): Response to blank check for user boot MAT
- - Error Code, H'52, (one byte): Erasure has not been completed.

11100 11102

#### **User MAT Blank Check** (i)

The boot program will check whether or not all user MATs are blank and return the resu

Command H'4D

Command, H'4D, (one byte): Blank check for user MATs

Response H'06

• Response, H'06, (one byte): Response to the blank check for user MATs If the contents of all user MATs are blank (H'FF), the boot program will return ACK

Error Response H'CD H'52

- Error Response, H'CD, (one byte): Error response to the blank check of user MATs.
- Error code, H'52, (one byte): Erasure has not been completed.

- Status (one byte): State of the boot program
- ERROR (one byte): Error status

ERROR = 0 indicates normal operation.

ERROR = 1 indicates error has occurred.

• SUM (one byte): Sum check

# **Table 18.17 Status Code**

Code	Description
H'11	Device selection wait
H'12	Clock mode selection wait
H'13	Bit rate selection wait
H'1F	Programming/erasing state transition wait (bit rate selection is completed)
H'31	Programming state for erasure
H'3F	Programming/erasing selection wait (erasure is completed)
H'4F	Program data receive wait
H'5F	Erase block specification wait (erasure is completed)

REJ09B0341-0200



H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error
H'51	Erasure error
H'52	Erasure incomplete error
H'53	Programming error
H'54	Selection processing error
H'80	Command error

Bit-rate-adjustment confirmation error

Multiplication ratio error

H'26

H'FF

3.3-V programming voltage. Use only the specified socket adapter. 5. Do not remove the chip from the PROM programmer nor input a reset signal during

power-on caused by a power failure and other factors.

- programming/erasing in which a high voltage is applied to the flash memory. Doing s damage the flash memory permanently. If a reset is input accidentally, the reset must released after the reset input period of at least 100 µs. 6. The flash memory is not accessible until FKEY is cleared after programming/erasing
- the operating mode is changed and this LSI is restarted by a reset immediately after programming/erasing has finished, secure the reset input period (period of RES = 0) of 100 µs. Transition to the reset state during programming/erasing is inhibited. If a reset accidentally, the reset must be released after the reset input period of at least 100µs. 7. At powering on or off the Vcc power supply, fix the  $\overline{RES}$  pin to low and set the flash
  - 8. In on-board programming mode or programmer mode, programming of the 128-byte programming-unit block must be performed only once. Perform programming in the where the programming-unit block is fully erased. 9. When the chip is to be reprogrammed with the programmer after execution of program

to hardware protection state. This power on/off timing must also be satisfied at a pow

- erasure in on-board programming mode, it is recommended that automatic programm performed after execution of automatic erasure.
  - 10. To program the flash memory, the program data and program must be allocated to adwhich are higher than those of the external interrupt vector table and H'FF must be wi all the system reserved areas in the exception handling vector table.
  - 11. The programming program that includes the initialization routine and the erasing program. includes the initialization routine are each 4 Kbytes or less. Accordingly, when the Cl

frequency is 35 MHz, the download for each program takes approximately 60 µs at the

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 742 of 864

maximum.

Immediately after executing the instruction to set the SCO bit to 1, dummy read of the must be executed twice.

15. The contents of general registers ER0 and ER1 are not saved during download of an program, initialization, programming, or erasure. When needed, save the general reg before a download request or before execution of initialization, programming, or era the procedure program.

Rev. 2.00 Jun. 28, 2007 Page 744 of 864

REJ09B0341-0200



This LSI supports three types of clocks: a system clock provided to the CPU and bus maperipheral module clock provided to the peripheral modules, and an external bus clock provided to the peripheral modules, and an external bus clock provided to the peripheral modules, and an external bus clock provided to the peripheral bus clock and external bus clock are lower than that of the system clock.




Figure 19.1 Block Diagram of Clock Pulse Generator

Bit	15	14	13	12	11	10	9	
Bit Name	PSTOP1	_	_	_	_	ICK2	ICK1	
Initial Value	0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	_	PCK2	PCK1	PCK0	_	BCK2	BCK1	
Initial Value	0	0	1	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PSTOP1	0	R/W	B φ Clock Output Enable
				Controls B∮ output on PA7.
				Normal operation
				0: Bφ output
				1: Fixed high
14 to 11	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.

				system clock if the frequency of the system clock than that of the two clocks.
7	_	0	R/W	Reserved
				This bit is always read as 0. The write value she always be 0.
6	PCK2	0	R/W	Peripheral Module Clock (Pφ) Select
5	PCK1	1	R/W	These bits select the frequency of the periphera
4	PCK0	0	R/W	clock. The ratio to the input clock is as follows:
				000: × 4
				001: × 2
				010: × 1

 $011: \times 1/2$ 

Reserved

always be 0.

1XX: Setting prohibited

The frequencies of the peripheral module clock external bus clock change to the same frequen

The frequency of the peripheral module clock s lower than that of the system clock. Though the can be set so as to make the frequency of the module clock higher than that of the system clo clocks will have the same frequency in reality.

This bit is always read as 0. The write value sh

0

R/W

3

The frequency of the external bus clock should be than that of the system clock. Though these bits set so as to make the frequency of the external behigher than that of the system clock, the clocks of the same frequency in reality.

Note: X: Don't care

Rev. 2.00 Jun. 28, 2007 Page 748 of 864

REJ09B0341-0200






Figure 19.2 Connection of Crystal Resonator (Example)

**Table 19.1 Damping Resistance Value** 

Frequency (MHz)	8	12	18
$R_{d}(\Omega)$	200	0	0

Figure 19.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator the characteristics shown in table 19.2.




Figure 19.3 Crystal Resonator Equivalent Circuit



Rev. 2.00 Jun. 28, 2007 Pag

input to the XTAL pin, make sure that the external clock is held high in standby mode.




Figure 19.4 External Clock Input (Examples)

For the input conditions of the external clock, refer to table 22.4 in section 22.3.1, Clock The input external clock should be from 8 to 18 MHz.

# 19.3 PLL Circuit

The PLL circuit has the function of multiplying the frequency of the clock from the oscill factor of 4. The frequency multiplication factor is fixed. The phase difference is controlled the timing of the rising edge of the internal clock is the same as that of the EXTAL pin signal.

Rev. 2.00 Jun. 28, 2007 Page 750 of 864 REJ09B0341-0200



1. The following points should be noted since the frequency of  $\phi$  (I $\phi$ : system clock, P $\phi$ peripheral module clock, Bo: external bus clock) supplied to each module changes a to the setting of SCKCR. Select a clock division ratio that is within the operation guaranteed range of clock cy

 $t_{\mbox{\tiny evc}}$  shown in the AC timing of electrical characteristics. For example, the following settings are not permitted under the conditions of 8 MHz MHz, 8 MHz  $\leq$  P $\phi$   $\leq$  35 MHz, and 8 MHz  $\leq$  B $\phi$   $\leq$  35 MHz: I $\phi$  < 8 MHz, 35 MHz < 1

MHz, 35 MHz < P $\phi$ , B $\phi$  < 8 MHz, and 35 MHz < B $\phi$ . 2. All the on-chip peripheral modules (except for the DMAC and DTC) operate on the

- Therefore, note that the time processing of modules such as a timer and SCI differs I after changing the clock division ratio. In addition, wait time for clearing software standby mode differs by changing the clearing
  - division ratio. For details, see section 20.7.3, Setting Oscillation Settling Time after Software Standby Mode.
- 3. The relationship among the system clock, peripheral module clock, and external bus  $\geq P\phi$  and  $I\phi \geq B\phi$ . In addition, the system clock setting has the highest priority. According
- PCK2 to PCK0 or BCK2 to BCK0.
- $P\phi$  or  $B\phi$  may have the frequency set by bits ICK2 to ICK0 regardless of the settings 4. Figure 19.5 shows the clock modification timing. After a value is written to SCKCR

waits for the current bus cycle to complete. After the current bus cycle completes, ea frequency will be modified within one cycle (worst case) of the external input clock Operating clock specified in SCKCR

### Figure 19.5 Clock Modification Timing

### 19.5.2 Notes on Resonator

Since various characteristics related to the resonator are closely linked to the user's board thorough evaluation is necessary on the user's part, using the resonator connection examp shown in this section as a reference. As the parameters for the resonator will depend on the floating capacitance of the resonator and the mounting circuit, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that exceeding the maximum rating is not applied to the resonator pin.

Rev. 2.00 Jun. 28, 2007 Page 752 of 864

REJ09B0341-0200






Figure 19.6 Note on Board Design for Oscillation Circuit

Figure 19.7 shows the external circuitry recommended for the PLL circuit. Separate PLI PLLVss from the other Vcc and Vss lines at the board power supply source, and be sure bypass capacitors CPB and CB close to the pins.




Figure 19.7 Recommended External Circuitry for PLL Circuit



Rev. 2.00 Jun. 28, 2007 Pag

Rev. 2.00 Jun. 28, 2007 Page 754 of 864

REJ09B0341-0200



- Module stop function
  - The functions for each peripheral modules can be stopped to make a transition to a p down state.
  - Transition function to power-down mode

Transition to a power-down mode is possible to stop the CPU, peripheral modules, a oscillator.

• Four power-down modes

Sleep mode

All-module-clock-stop mode

Software standby mode

Hardware standby mode

Table 20.1 shows conditions for making a transition to a power-down mode, states of the peripheral modules, and clearing method for each mode. After the reset state, since this operates in normal program execution state, the modules, other than the DMAC and DT stopped.

			•	-	
Other peripheral modules	Functions	Halted*1	Halted*1	Halted*	
I/O port	Functions	Retained	Retained	Hi-Z	
Notes: "Halted (retained)" in the table means that the internal register values are retained internal operations are suspended.					

Functions\*4

Halted (retained)

Halted

1. SCI enters the reset state, and other peripheral modules retain their states.


- 2. External interrupt and some internal interrupts (8-bit timer and watchdog timer)
- 3. All peripheral modules enter the reset state.

**Functions** 

8-bit timer

4. "Functions" or "Halted" is selectable through the setting of bits MSTPA11 to M MSTPCRA. However, pin output is disabled even when "Functions" is selected

Rev. 2.00 Jun. 28, 2007 Page 756 of 864



From any state except for hardware standby mode, a transition to the reset state occurs when RES is c 1. NMI, IRQ0 to IRQ11, 8-bit timer interrupts, and watchdog timer interrupts.

- The 8-bit timer is valid when bits MSTPCRA11 to MSTPCRA8 are all cleared to 0.

  NMI and IRQ0 to IRQ11. Note that IRQ is valid only when the corresponding bit in SSIER is set to 1.
- 3. The SLPIE bit is 0.

Figure 20.1 Mode Transitions

# 20.2 Register Descriptions

The registers related to the power-down modes are shown below. For details on the syst control register (SCKCR), refer to section 19.1.1, System Clock Control Register (SCKCR)

- Standby control register (SBYCR)
- Module stop control register A (MSTPCRA)
- Module stop control register B (MSTPCRB)
- Module stop control register C (MSTPCRC)



Rev. 2.00 Jun. 28, 2007 Pag

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Name	Initial Value	R/W	Description			
15	SSBY	0	R/W	Software Star	ndby		
				Specifies the instruction	transition r	node after	executing the
				0: Shifts to sle executed	eep mode a	after the SL	EEP instructi
				1: Shifts to so instruction			after the SLE
				This bit remain cleared by usinormal operate. When the WD of this bit is dimade to sleep the SLEEP installation. This bit should to 1.	ing externation is mad of is used a sabled. In of mode or a struction is	al interrupts le. For clea as the wato this case, a all-module- executed.	s and a transit ring, write 0 to chdog timer, tl a transition is clock-stop mo
14	OPE	1	R/W	Output Port E	nable		
				Specifies whe control signals retained or se standby mode	s ( $\overline{CSO}$ to $\overline{C}$	CS7, AS, R	$\overline{D}$ , $\overline{HWR}$ , and
				0: In software control sign	•	,	

REJ09B0341-0200

RENESAS

1: In software standby mode, address bus and b

control signals retain output state

Rev. 2.00 Jun. 28, 2007 Page 758 of 864

0

Initial Value

circuit settling time is necessary. Refer to table the standby time. While oscillation is being settled, the timer is co the Po clock frequency. Careful consideration is

in multi-clock mode. 00000: Reserved

00001: Reserved

00010: Reserved

00011: Reserved

00100: Reserved 00101: Standby time = 64 states

00110: Standby time = 512 states 00111: Standby time = 1024 states 01000: Standby time = 2048 states 01001: Standby time = 4096 states

01010: Standby time = 16384 states 01011: Standby time = 32768 states 01100: Standby time = 65536 states 01101: Standby time = 131072 states 01110: Standby time = 262144 states 01111: Standby time = 524288 states

RENESAS

1XXXX: Reserved

				Ternains set to 1. Writing o clears this bit.
6 to 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.

Rev. 2.00 Jun. 28, 2007 Page 760 of 864 REJ09B0341-0200



Bit	7	6	5	4	3	2	1	
Bit Name	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

# • MSTPCRB

Bit	15	14	13	12	11	10	9	
Bit Name	MSTPB15	MSTPB14	MSTPB13	MSTPB12	MSTPB11	MSTPB10	MSTPB9	
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	
Initial Value	1	1	1	1	1	1	1	
DAM	DAM	DAM	DAM	DAM	DAM	DAM	DAM	

				1: All-module-clock-stop mode enabled
14	MSTPA14	0	R/W	Reserved
13	MSTPA13	0	R/W	These bits are always read as 0. The write value always be 0.
12	MSTPA12	0	R/W	Data transfer controller (DTC)
11	MSTPA11	1	R/W	Reserved
10	MSTPA10	1	R/W	These bits are always read as 1. The write value always be 1.
9	MSTPA9	1	R/W	8-bit timer (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer (TMR_1 and TMR_0)
7	MSTPA7	1	R/W	Reserved
6	MSTPA6	1	R/W	These bits are always read as 1. The write value always be 1.
5	MSTPA5	1	R/W	D/A converter (channels 1 and 0)
4	MSTPA4	1	R/W	Reserved
				This bit is always read as 1. The write value sho always be 1.
3	MSTPA3	1	R/W	A/D converter (unit 0)

2

1

0

Reserved

always be 1.

These bits are always read as 1. The write value

16-bit timer pulse unit (TPU channels 5 to 0)

R/W

R/W

R/W



Rev. 2.00 Jun. 28, 2007 Page 762 of 864

MSTPA2

MSTPA1

MSTPA0

1

1

MSTPB9	1	R/W	Serial communication interface_1 (SCI_1)	
MSTPB8	1	R/W	Serial communication interface_0 (SCI_0)	
MSTPB7	1	R/W	Reserved	
MSTPB6	1	R/W	These bits are always read as 1. The write valu	
MSTPB5	5 1 R/W	R/W	always be 1.	
MSTPB4	1	R/W		
MSTPB3	1	R/W		
MSTPB2	1	R/W		
MSTPB1	1	R/W		
MSTPB0	1	R/W		

always be 1.

Serial communication interface\_2 (SCI\_2)

R/W

10

0

MSTPB10 1

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Bit Name	Initial Value	R/W	Module			
15	MSTPC15	1	R/W	Reserved			
14	MSTPC14	1	R/W	These bits	are always	read as 1.	The write value
13	MSTPC13	1	R/W	always be 1			
12	MSTPC12	1	R/W				
11	MSTPC11	1	R/W				
10	MSTPC10	1	R/W				
9	MSTPC9	1	R/W				
8	MSTPC8	1	R/W				
7	MSTPC7	0	R/W	Reserved			
6	MSTPC6	0	R/W	These bits are always read as 0. The			The write value
5	MSTPC5	0	R/W	always be 0			
4	MSTPC4	0	R/W				
•		U	1 1/ * *				

R/W

R/W

R/W

R/W

MSTPC3

MSTPC2

MSTPC1

MSTPC0

0

0

0

2

0

MSTPC7

0

Bit Name

Initial Value

MSTPC6

0

MSTPC5

0

MSTPC4

0

MSTPC3

0

On-chip RAM\_2 (H'FF6000 to H'FF7FFF)

On-chip RAM\_1 (H'FF8000 to H'FF9FFF)

On-chip RAM\_0 (H'FFA000 to H'FFBFFF)

MSTPC2

MSTPC1

0



# **20.4** Module Stop Function

Module stop function can be set for individual on-chip peripheral modules.

When the corresponding MSTP bit in MSTPCRA, MSTPCRB, or MSTPCRC is set to 1 operation stops at the end of the bus cycle and a transition is made to the module stop st CPU continues operating independently.

When the corresponding MSTP bit is cleared to 0, the module stop state is cleared and t starts operating at the end of the bus cycle. In the module stop state, the internal states o other than the SCI are retained.

After the reset state is cleared, all modules other than the DMAC, DTC, and on-chip RA the module stop state.

The registers of the module for which the module stop state is selected cannot be read fr written to.

# 20.5 Sleep Mode

### 20.5.1 Transition to Sleep Mode

When the SLEEP instruction is executed when the SSBY bit in SBYCR is 0, the CPU e mode. In sleep mode, CPU operation stops but the contents of the CPU's internal register retained. Other peripheral functions do not stop.



Rev. 2.00 Jun. 28, 2007 Pag

driving the  $\overline{\text{RES}}$  pin high makes the CPU start the reset exception processing.

- 3. Clearing by  $\overline{\text{STBY}}$  pin
  - When the STBY pin level is driven low, a transition is made to hardware standby modern and the standard pin level is driven low, a transition is made to hardware standby modern and the standard pin level is driven low, a transition is made to hardware standby modern and the standard pin level is driven low, a transition is made to hardware standby modern and the standard pin level is driven low, a transition is made to hardware standby modern and the standard pin level is driven low.
- 4. Clearing by reset caused by watchdog timer overflow Sleep mode is exited by an internal reset caused by a watchdog timer overflow.

Rev. 2.00 Jun. 28, 2007 Page 766 of 864

normal program execution state via the exception handling state. All-module-clock-stop not cleared if interrupts are disabled, if interrupts other than NMI are masked on the CP if the relevant interrupt is designated as a DTC activation source.

When the STBY pin is driven low, a transition is made to hardware standby mode.

Note: \* Operation or halting of the 8-bit timer can be selected by bits MSTPA11 to MMSTPCRA.

consumption to be significantly reduced.

If the WDT is used as a watchdog timer, it is impossible to make a transition to software mode. The WDT should be stopped before the SLEEP instruction execution.

#### 20.7.2 **Clearing Software Standby Mode**

Software standby mode is cleared by an external interrupt (NMI pin, or pins IRO0 to IRO by means of the RES pin or STBY pin.

#### 1. Clearing by interrupt

When an NMI or IRQ0 to IRQ11\* interrupt request signal is input, clock oscillation s after the elapse of the time set in bits STS4 to STS0 in SBYCR, stable clocks are supp the entire LSI, software standby mode is cleared, and interrupt exception handling is When clearing software standby mode with an IRO0 to IRO11\* interrupt, set the

corresponding enable bit to 1 and ensure that no interrupt with a higher priority than i IRQ0 to IRQ11\* is generated. Software standby mode cannot be cleared if the interru been masked on the CPU side or has been designated as a DTC activation source.

Note: \* By setting the SSIn bit in SSIER to 1, IRQ0 to IRQ11 can be used as a soft standby mode clearing source.

# 2. Clearing by RES pin

When the RES pin is driven low, clock oscillation is started. At the same time as cloc oscillation starts, clocks are supplied to the entire LSI. Note that the RES pin must be until clock oscillation settles. When the RES pin goes high, the CPU begins reset exce

3. Clearing by STBY pin

When the STBY pin is driven low, a transition is made to hardware standby mode.



handling.

**Table 20.2 Oscillation Settling Time Settings** 

					Standby		Pφ* [MHz]	
STS4	STS3	STS2	STS1	STS0	Time	35	25	20
0	0	0	0	0	Reserved	_	_	_
				1	Reserved	_	_	_
			1	0	Reserved	_	_	_
				1	Reserved	_	_	_
		1	0	0	Reserved	_	_	_
				1	64	1.8	2.6	3.2
			1	0	512	14.6	20.5	25.6
				1	1024	29.3	41.0	51.2
	1	0	0	0	2048	58.5	81.9	102.4
				1	4096	0.12	0.16	0.20
			1	0	16384	0.47	0.66	0.82
				1	32768	0.94	1.31	1.64
		1	0	0	65536	1.87	2.62	3.28
				1	131072	3.74	5.24	6.55
			1	0	262144	7.49	10.49	13.11
				1	524288	14.98	20.97	26.21
1	0	0	0	0	Reserved	_	_	_

: Recommended time setting when using a crystal resonator.

: Recommended time setting when using an external clock.

Note: \*  $P_{\phi}$  is the output from the peripheral module frequency divider.



Rev. 2.00 Jun. 28, 2007 Pag

				1	1024	78.8	102.4	128.0
	1	0	0	0	2048	157.5	204.8	256.0
				1	4096	0.32	0.41	0.51
			1	0	16384	1.26	1.64	2.05
				1	32765	2.52	3.28	4.10
		1	0	0	65536	5.04	6.55	8.19
				1	131072	10.08	13.11	16.38
			1	0	262144	20.16	26.21	32.77
				1	524288	40.33	52.43	65.54
1	0	0	0	0	Reserved	_	_	_

: Recommended time setting when using a crystal resonator.

: Recommended time setting when using an external clock.

Note: \*  $\phi$  is the output from the peripheral module frequency divider.

Rev. 2.00 Jun. 28, 2007 Page 770 of 864




Figure 20.2 Software Standby Mode Application Example

Rev. 2.00 Jun. 28, 2007 Pag

driving the  $\overline{STBY}$  pin low. Do not change the state of the mode pins (MD2 to MD0) whill LSI is in hardware standby mode.

# 20.8.2 Clearing Hardware Standby Mode

Hardware standby mode is cleared by means of the  $\overline{STBY}$  pin and the  $\overline{RES}$  pin. When the pin is driven high while the  $\overline{RES}$  pin is low, the reset state is entered and clock oscillation started. Ensure that the  $\overline{RES}$  pin is held low until clock oscillation settles (for details on the oscillation settling time, refer to table 20.2). When the  $\overline{RES}$  pin is subsequently driven high transition is made to the program execution state via the reset exception handling state.

### 20.8.3 Hardware Standby Mode Timing

Figure 20.3 shows an example of hardware standby mode timing.

When the  $\overline{STBY}$  pin is driven low after the  $\overline{RES}$  pin has been driven low, a transition is n hardware standby mode. Hardware standby mode is cleared by driving the  $\overline{STBY}$  pin hig waiting for the oscillation settling time, then changing the  $\overline{RES}$  pin from low to high.




Figure 20.3 Hardware Standby Mode Timing

Rev. 2.00 Jun. 28, 2007 Page 772 of 864

REJ09B0341-0200



Timing.




Figure 20.4 Timing Sequence at Power-On



Rev. 2.00 Jun. 28, 2007 Pag

Transitions to the power-down state are inhibited when sleep instruction exception handlinitiated, and the CPU immediately starts sleep instruction exception handling.

When a SLEEP instruction is executed while the SLPIE bit is cleared to 0, a transition is the power-down state. The power-down state is canceled by a canceling factor interrupt (20.5).

When a canceling factor interrupt is generated immediately before the execution of a SLI instruction, exception handling for the interrupt starts. When execution returns from the eservice routine, the SLEEP instruction is executed to enter the power-down state. In this power-down state is not canceled until the next canceling factor interrupt is generated (see 20.6).

When the SLPIE bit is set to 1 in the service routine for a canceling factor interrupt so the execution of a SLEEP instruction will produce sleep instruction exception handling, the

of the system is as shown in figure 20.7. Even if a canceling factor interrupt is generated immediately before the SLEEP instruction is executed, sleep instruction exception handli initiated by execution of the SLEEP instruction. Therefore, the CPU executes the instruct follows the SLEEP instruction after sleep instruction exception and exception service rou without shifting to the power-down state.

When the SLPIE bit is set to 1 to start sleep exception handling, clear the SSBY bit in SE to 0.




Figure 20.5 When Canceling Factor Interrupt is Generated after SLEEP Instruction Execution




Figure 20.6 When Canceling Factor Interrupt is Generated before SLEEP Instruction Execution (Sleep Instruction Exception Handling Not Init



Rev. 2.00 Jun. 28, 2007 Pag




Figure 20.7 When Canceling Factor Interrupt is Generated before SLEEP Instruction Execution (Sleep Instruction Exception Handling Initiate

Rev. 2.00 Jun. 28, 2007 Page 776 of 864

REJ09B0341-0200



Table 20.3  $B\phi$  Pin (PA7) State in Each Processing State

Register Setting Value			Normal		All- Module-	Software Standby Mode		
DDR	PSTOP1	POSEL1	Operating State	Sleep Mode	Clock- Stop Mode	OPE = 0	OPE = 1	
0	X	Х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
1	0	0	Bφ output	B∳ output	B∳ output	High	High	
1	0	1	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	
1	1	Х	High	High	High	High	High	



Rev. 2.00 Jun. 28, 2007 Pag REJ09

## 20.11.3 Module Stop of DMAC or DTC

Depending on the operating state of the DMAC and DTC, bits MSTPA13 and MSTPA12 be set to 1, respectively. The module stop state setting for the DMAC or DTC should be out only when the DMAC or DTC is not activated.

For details, refer to section 7, DMA Controller (DMAC), and section 8, Data Transfer Co (DTC).

#### **20.11.4** On-Chip Peripheral Module Interrupts

Relevant interrupt operations cannot be performed in module stop mode. Consequently, i module stop state is entered when an interrupt has been requested, it will not be possible the CPU interrupt source or the DMAC /DTC activation source. Interrupts should therefold disabled before entering the module stop state.

### 20.11.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC

MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.

Rev. 2.00 Jun. 28, 2007 Page 778 of 864

REJ09B0341-0200



- clock. For details, refer to section 6.5.4, External Bus Interface.
- Among the internal I/O register area, addresses not listed in the list of registers are u
  - or reserved addresses. Undefined and reserved addresses cannot be accessed. Do not these addresses; otherwise, the operation when accessing these bits and subsequent cannot be guaranteed. 2. Register bits
- - Bit configurations of the registers are listed in the same order as the register addresse • Reserved bits are indicated by — in the bit name column.

• For the registers of 16 or 32 bits, the MSB is listed first.

- Space in the bit name field indicates that the entire register is allocated to either the data.
- Byte configuration description order is subject to big endian.
- 3. Register states in each operating mode
- Register states are listed in the same order as the register addresses.
- For the initialized state of each bit, refer to the register description in the correspond section.
  - The register states shown here are for the basic operating modes. If there is a specific an on-chip peripheral module, refer to the section on that on-chip peripheral module

		-
Port F input buffer control register	PFICR	8
Port H register	PORTH	8
Port I register	PORTI	8
Port H data register	PHDR	8
Port I data register	PIDR	8
Port H data direction register	PHDDR	8
Port I data direction register	PIDDR	8
Port H input buffer control register	PHICR	8
Port I input buffer control register	PIICR	8
Port D pull-up MOS control register	PDPCR	8
Port E pull-up MOS control register	PEPCR	8
Port F pull-up MOS control register	PFPCR	8

Port H pull-up MOS control register PHPCR

**PDDDR** 

**PEDDR** 

**PFDDR** 

P1ICR

P2ICR

P3ICR

P5ICR

P6ICR

**PAICR** 

**PBICR** 

**PDICR** 

**PEICR** 

8

8

8

8

8

8

8

8

8

8

8

8

8

H'FFB8C

H'FFB8D

H'FFB8E

H'FFB90

H'FFB91

H'FFB92

H'FFB94

H'FFB95

H'FFB99

H'FFB9A

H'FFB9C

H'FFB9D

H'FFB9E

H'FFBA0

H'FFBA1

H'FFBA4

H'FFBA5

H'FFBA8

H'FFBA9

**H'FFBAC** 

**H'FFBAD** 

H'FFBB4

H'FFBB5

H'FFBB6

H'FFBB8

I/O ports

Port D data direction register

Port E data direction register

Port F data direction register

Port 1 input buffer control register

Port 2 input buffer control register

Port 3 input buffer control register

Port 5 input buffer control register

Port 6 input buffer control register

Port A input buffer control register

Port B input buffer control register

Port D input buffer control register

Port E input buffer control register



2P

2P

2P

2P

2P

2P 2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P

2P 2P

2P

2P

2P

2P

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

DMA block size register_0	DBSR_0	32	H'FFC10
DMA mode control register_0	DMDR_0	32	H'FFC14
DMA address control register_0	DACR_0	32	H'FFC18
DMA source address register_1	DSAR_1	32	H'FFC20
DMA destination address register_1	DDAR_1	32	H'FFC24
DMA offset register_1	DOFR_1	32	H'FFC28
DMA transfer count register_1	DTCR_1	32	H'FFC2C
DMA block size register_1	DBSR_1	32	H'FFC30
DMA mode control register_1	DMDR_1	32	H'FFC34
DMA address control register_1	DACR_1	32	H'FFC38
DMA source address register_2	DSAR_2	32	H'FFC40
DMA destination address register_2	DDAR_2	32	H'FFC44

Port function control register 6

Port function control register 7

Port function control register 9

Port function control register B

Port function control register C

Software standby release IRQ

DMA source address register\_0

DMA transfer count register\_0

DMA destination address

DMA offset register\_0

enable register

register\_0

PFCR6

PFCR7

PFCR9

**PFCRB** 

**PFCRC** 

**SSIER** 

DSAR\_0

DDAR\_0

DOFR\_0

DTCR\_0

8

8

8

8

8

16

32

32

32

32

H'FFBC6

H'FFBC7

H'FFBC9

**H'FFBCB** 

H'FFBCC

**H'FFBCE** 

H'FFC00

H'FFC04

H'FFC08

H'FFC0C

I/O ports

I/O ports

I/O ports

I/O ports

I/O ports

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_0

DMAC\_1

DMAC\_1

DMAC\_1

DMAC\_1

DMAC 1

DMAC\_1

DMAC\_1

DMAC\_2

DMAC\_2

Rev. 2.00 Jun. 28, 2007 Pag

INTC

8

8

8

8

8

8

16

16

16

16

16

16

16

16

16

16

16

16

16

16









2

2

2

2

2

2

REJ09





2



2

2

2

2

2

2

2

DMA block size register_3	DBSR_3	32	H'FFC
DMA mode control register_3	DMDR_3	32	H'FFC
DMA address control register_3	DACR_3	32	H'FFC
DMA module request select register_0	DMRSR_0	8	H'FFC
DMA module request select register_1	DMRSR_1	8	H'FFD
DMA module request select register_2	DMRSR_2	8	H'FFD
DMA module request select register_3	DMRSR_3	8	H'FFD
Interrupt priority register A	IPRA	16	H'FFD
Interrupt priority register B	IPRB	16	H'FFD
Interrupt priority register C	IPRC	16	H'FFD
Interrupt priority register E	IPRE	16	H'FFD
Interrupt priority register F	IPRF	16	H'FFD
Interrupt priority register G	IPRG	16	H'FFD
Interrupt priority register H	IPRH	16	H'FFD
Interrupt priority register I	IPRI	16	H'FFD
Interrupt priority register K	IPRK	16	H'FFD
Interrupt priority register L	IPRL	16	H'FFD
IRQ sense control register H	ISCRH	16	H'FFD
IRQ sense control register L	ISCRL	16	H'FFD

DOFR\_3

DTCR\_3



H'FFC68

H'FFC6C

32

32

DMAC\_3

DMAC\_3

DMAC\_3

DMAC\_3

DMAC\_3

DMAC\_0

DMAC 1

DMAC\_2

DMAC\_3

INTC

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

2Ιφ

rogiotor\_o

DMA offset register\_3

DMA transfer count register\_3

Burst ROM interface control register	BROMCR	16	H'FFD9A	BSC	16	21
Address/data multiplexed I/O control register	MPXCR	16	H'FFD9C	BSC	16	21
RAM emulation register	RAMER	8	H'FFD9E	BSC	16	21
Mode control register	MDCR	16	H'FFDC0	SYSTEM	16	21
System control register	SYSCR	16	H'FFDC2	SYSTEM	16	21
System clock control register	SCKCR	16	H'FFDC4	SYSTEM	16	21
Standby control register	SBYCR	16	H'FFDC6	SYSTEM	16	21
Module stop control register A	MSTPCRA	16	H'FFDC8	SYSTEM	16	21
Module stop control register B	MSTPCRB	16	H'FFDCA	SYSTEM	16	21
Module stop control register C	MSTPCRC	16	H'FFDCC	SYSTEM	16	21
Serial extended mode register_2	SEMR_2	8	H'FFE84	SCI_2	8	21
Serial mode register_4	SMR_4	8	H'FFE90	SCI_4	8	21
Bit rate register_4	BRR_4	8	H'FFE91	SCI_4	8	21
Serial control register_4	SCR_4	8	H'FFE92	SCI_4	8	21
Transmit data register_4	TDR_4	8	H'FFE93	SCI_4	8	21
Serial status register_4	SSR_4	8	H'FFE94	SCI_4	8	21
Receive data register_4	RDR_4	8	H'FFE95	SCI_4	8	21
Smart card mode register_4	SCMR_4	8	H'FFE96	SCI_4	8	21

IDLCR

BCR1

BCR2

**ENDIANCR** 

SRAMCR

16

16

8

8

16

H'FFD90

H'FFD92

H'FFD94

H'FFD95

H'FFD98

BSC

BSC

BSC

BSC

BSC

16

16

16

16

16

2 2

2

2

2 2

Idle control register

Bus control register 1

Bus control register 2

Endian control register

SRAM mode control register



Timer counter_5	TCNT_5	16	H'FFEF6	TPU_5	
Timer status register_5	TSR_5	8	H'FFEF5	TPU_5	
Timer interrupt enable register_5	TIER_5	8	H'FFEF4	TPU_5	
Timer I/O control register_5	TIOR_5	8	H'FFEF2	TPU_5	
Timer mode register_5	TMDR_5	8	H'FFEF1	TPU_5	
Timer control register_5	TCR_5	8	H'FFEF0	TPU_5	
Timer general register B_4	TGRB_4	16	H'FFEEA	TPU_4	
Timer general register A_4	TGRA_4	16	H'FFEE8	TPU_4	
Timer counter_4	TCNT_4	16	H'FFEE6	TPU_4	
Timer status register_4	TSR_4	8	H'FFEE5	TPU_4	
Timer interrupt enable register_4	TIER_4	8	H'FFEE4	TPU_4	
Timer I/O control register_4	TIOR_4	8	H'FFEE2	TPU_4	
Timer mode register_4	TMDR_4	8	H'FFEE1	TPU_4	
Timer control register_4	TCR_4	8	H'FFEE0	TPU_4	
Timer counter control register_3	TCCR_3	8	H'FFECB	TMR_3	
Timer counter control register_2	TCCR_2	8	H'FFECA	TMR_2	
Timer counter_3	TCNT_3	8	H'FFEC9	TMR_3	
Timer counter_2	TCNT_2	8	H'FFEC8	TMR_2	
Time constant register B_3	TCORB_3	8	H'FFEC7	TMR_3	
Time constant register B_2	TCORB_2	8	H'FFEC6	TMR_2	
Time constant register A_3	TCORA_3	8	H'FFEC5	TMR_3	
Time constant register A_2	TCORA_2	8	H'FFEC4	TMR_2	
Timer control/status register_3	TCSR_3	8	H'FFEC3	TMR_3	

1011\_2

TCR\_3

TCSR\_2

1111 200

H'FFEC1

H'FFEC2

8

8

TMR\_3

TMR\_2

2P

2P

2P

2P 2P

2P 2P

2P

2P 2P

2P

2P

2P 2P

2P

2P

2P 2P

2P

2P

2P

2P 2P

2P

2P

16

16

Timer control register\_z

Timer control register\_3

REJ09B0341-0200

Timer control/status register\_2



#### I/O ports PORT1 8 H'FFF40 Port 1 register I/O ports Port 2 register PORT2 8 H'FFF41 I/O ports Port 3 register PORT3 8 H'FFF42 Port 5 register PORT5 8 H'FFF44 I/O ports I/O ports Port 6 register PORT6 8 H'FFF45 I/O ports **PORTA** 8 H'FFF49 Port A register Port B register **PORTB** 8 H'FFF4A I/O ports I/O ports Port D register **PORTD** 8 H'FFF4C I/O ports Port E register **PORTE** 8 H'FFF4D Port F register **PORTF** 8 H'FFF4E I/O ports Port 1 data register P1DR H'FFF50 I/O ports 8 Port 2 data register P2DR 8 H'FFF51 I/O ports P3DR 8 H'FFF52 I/O ports Port 3 data register P6DR 8 I/O ports Port 6 data register H'FFF55 I/O ports Port A data register **PADR** 8 H'FFF59 I/O ports Port B data register **PBDR** H'FFF5A 8 Port D data register **PDDR** 8 H'FFF5C I/O ports **PEDR** 8 I/O ports Port E data register H'FFF5D I/O ports Port F data register **PFDR** 8 H'FFF5E Serial mode register\_2 SMR\_2 8 H'FFF60 SCI\_2 Bit rate register\_2 BRR 2 H'FFF61 SCI 2 8 RENESAS

DTCCR

**INTCR** 

**IER** 

ISR

**CPUPCR** 

8

8

8

16

16

H'FFF30

H'FFF32

H'FFF33

H'FFF34

H'FFF36

INTC

INTC

INTC

INTC

INTC

16

16

16

16

16

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

REJ09

DTC control register

IRQ enable register

IRQ status register

Interrupt control register

CPU priority control register



Next data register H*	NDRH	8	H'FFF7E
Next data register L*	NDRL	8	H'FFF7F
Serial mode register_0	SMR_0	8	H'FFF80
Bit rate register_0	BRR_0	8	H'FFF81
Serial control register_0	SCR_0	8	H'FFF82
Transmit data register_0	TDR_0	8	H'FFF83
Serial status register_0	SSR_0	8	H'FFF84
Receive data register_0	RDR_0	8	H'FFF85
Smart card mode register_0	SCMR_0	8	H'FFF86
Serial mode register_1	SMR_1	8	H'FFF88
Bit rate register_1	BRR_1	8	H'FFF89
Serial control register_1	SCR_1	8	H'FFF8A
Transmit data register_1	TDR_1	8	H'FFF8B
Serial status register_1	SSR_1	8	H'FFF8C
Receive data register_1	RDR_1	8	H'FFF8D
Smart card mode register_1	SCMR_1	8	H'FFF8E

Rev. 2.00 Jun. 28, 2007 Page 786 of 864

REJ09B0341-0200

D/A control register 01

PPG output control register

PPG output mode register

Next data enable register H

Next data enable register L

Output data register H

Output data register L

Next data register H\*

Next data register L\*

DACR01

PCR

PMR

**NDERH** 

**NDERL** 

**PODRH** 

**PODRL** 

**NDRH** 

**NDRL** 

8

8

8

8

8

8

8

8

8

RENESAS

H'FFF7F H'FFF80 H'FFF81

H'FFF6A

H'FFF76

H'FFF77

H'FFF78

H'FFF79

H'FFF7A

H'FFF7B

H'FFF7C

H'FFF7D

D/A

**PPG** 

PPG

PPG

PPG

PPG

PPG

**PPG** 

**PPG** 

SCI 0

SCI\_0

SCI\_0

SCI\_0

SCI 0

SCI\_1

SCI\_1

SCI\_1

SCI\_1

SCI\_1

SCI\_1

SCI\_1

PPG PPG SCI\_0 SCI\_0

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

2P

2P 2P 2P 2P

2P

2P 2P

2P

2P 2P

2P

2P

2P

2P

Time constant register A_0	TCORA_0	8	H'FFFB4
Time constant register A_1	TCORA_1	8	H'FFFB5
Time constant register B_0	TCORB_0	8	H'FFFB6
Time constant register B_1	TCORB_1	8	H'FFFB7
Timer counter_0	TCNT_0	8	H'FFFB8
Timer counter_1	TCNT_1	8	H'FFFB9
Timer counter control register_0	TCCR_0	8	H'FFFBA
Timer counter control register_1	TCCR_1	8	H'FFFBB
Timer start register	TSTR	8	H'FFFBC
Timer synchronous register	TSYR	8	H'FFFBD
Timer control register_0	TCR_0	8	H'FFFC0
Timer mode register_0	TMDR_0	8	H'FFFC1
Timer I/O control register H_0	TIORH_0	8	H'FFFC2
Timer I/O control register L_0	TIORL_0	8	H'FFFC3

ADDRH

**ADCSR** 

**ADCR** 

**TCSR** 

TCNT

**RSTCSR** 

TCR\_0

TCR\_1

TCSR\_0

TCSR\_1

16

8

8

8

8

8

8

8

8

8

H'FFF9E

H'FFFA0

H'FFFA1

H'FFFA4

H'FFFA5

H'FFFA7

H'FFFB0

H'FFFB1

H'FFFB2

H'FFFB3

A/D

A/D

A/D

WDT

WDT

WDT

TMR\_0

TMR\_1

TMR\_0

TMR\_1

TMR 0

TMR\_1

TMR\_0

TMR\_1

TMR\_0

TMR\_1

TMR\_0

TMR\_1

TPU

TPU

TPU 0

TPU\_0

TPU\_0

TPU\_0

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

REJ09

A/D data register H

A/D control register

Timer counter

A/D control/status register

Timer control/status register

Reset control/status register

Timer control/status register\_0

Timer control/status register\_1

Timer control register\_0

Timer control register\_1



Timer status register_1	TSR_1	8	H'FFFD5	TPU_1
Timer counter_1	TCNT_1	16	H'FFFD6	TPU_1
Timer general register A_1	TGRA_1	16	H'FFFD8	TPU_1
Timer general register B_1	TGRB_1	16	H'FFFDA	TPU_1
Timer control register_2	TCR_2	8	H'FFFE0	TPU_2
Timer mode register_2	TMDR_2	8	H'FFFE1	TPU_2
Timer I/O control register_2	TIOR_2	8	H'FFFE2	TPU_2
Timer interrupt enable register_2	TIER_2	8	H'FFFE4	TPU_2
Timer status register_2	TSR_2	8	H'FFFE5	TPU_2
Timer counter_2	TCNT_2	16	H'FFFE6	TPU_2
Timer general register A_2	TGRA_2	16	H'FFFE8	TPU_2
Timer general register B_2	TGRB_2	16	H'FFFEA	TPU_2
Timer control register_3	TCR_3	8	H'FFFF0	TPU_3
Timer mode register_3	TMDR_3	8	H'FFFF1	TPU_3
Timer I/O control register H_3	TIORH_3	8	H'FFFF2	TPU_3
Timer I/O control register L_3	TIORL_3	8	H'FFFF3	TPU_3
Timer interrupt enable register_3	TIER_3	8	H'FFFF4	TPU_3
Timer status register_3	TSR_3	8	H'FFFF5	TPU_3
Timer counter_3	TCNT_3	16	H'FFFF6	TPU_3

TCR\_1

TMDR\_1

TIOR\_1

TIER\_1

8

8

8

8

H'FFFD0

H'FFFD1

H'FFFD2

H'FFFD4

TPU\_1

TPU\_1

TPU\_1

TPU\_1

16

16

16

16

16

16

16

16

16

16 16

16

16 16

16

16

16 16

16

16 16

16 16 2P

2P

2P

2P

2P

2P

2P 2P

2P

2P

2P 2P

2P

2P

2P

2P 2P

2P

2P 2P

2P 2P


2P

Timer control register\_1

Timer mode register\_1

Timer I/O control register\_1

Timer interrupt enable register\_1





triggers are specified, the NDRL addresses for pulse output groups 0 and 1 arand H'FFF7D, respectively.



P6ICR
PAICR
PBICR
PDICR
PEICR
PFICR
PORTH
PORTI
PHDR
PIDR
PHDDR
PIDDR
PHICR
PIICR
PDPCR
PEPCR

P6DDR

**PADDR** 

**PBDDR** 

**PDDDR** 

**PEDDR** 

**PFDDR** 

P1ICR

P2ICR

P3ICR

P5ICR

PA7DDR

PD7DDR

PE7DDR

PF7DDR

P17ICR

P27ICR

P37ICR

P57ICR

PA7ICR

PD7ICR

PE7ICR

PH7DDR

PI7DDR

PH7ICR

PI7ICR

PD7PCR

PE7PCR

Rev. 2.00 Jun. 28, 2007 Page 790 of 864

REJ09B0341-0200

PA6DDR

PD6DDR

PE6DDR

PF6DDR

P16ICR

P26ICR

P36ICR

P56ICR

PA6ICR

PD6ICR

PE6ICR

PH6DDR

PI6DDR

PH6ICR

PI6ICR

PD6PCR

PE6PCR

PF7ICR PF6ICR PF5ICR PF4ICR PF3ICR PH7 PH<sub>6</sub> PH<sub>5</sub> PH4 PH3 PI7 PI6 PI5 PI4 PI3 PH7DR PH6DR PH5DR PH4DR PH3DR PI7DR PI6DR PI5DR PI4DR PI3DR

PH5DDR

PI5DDR

PH5ICR

PI5ICR

PD5PCR

PE6PCR

P65DDR

PA5DDR

PD5DDR

PE5DDR

PF5DDR

P15ICR

P25ICR

P35ICR

P55ICR

P65ICR

PA5ICR

PD5ICR

PE5ICR

P64DDR

PA4DDR

PD4DDR

PE4DDR

PF4DDR

P14ICR

P24ICR

P34ICR

P54ICR

P64ICR

PA4ICR

PD4ICR

PE4ICR

PH4DDR

PI4DDR

PH4ICR

PI4ICR

PD4PCR

PE4PCR

P63DDR

**PA3DDR** 

PB3DDR

PD3DDR

PE3DDR

PF3DDR

P13ICR

P23ICR

P33ICR

P53ICR

P63ICR

PA3ICR

PB3ICR

PD3ICR

PE3ICR

PH3DDR

PI3DDR

PH3ICR

PI3ICR

PD3PCR

PE3PCR

P62DDR

PA2DDR

PB2DDR

PD2DDR

PE2DDR

PF2DDR

P12ICR

P22ICR

P32ICR

P52ICR

P62ICR

PA2ICR

PB2ICR

PD2ICR

PE2ICR

PF2ICR

PH2DR

PI2DR

PH2DDR

PI2DDR

PH2ICR

PI2ICR

PD2PCR

PE2PCR

PH<sub>2</sub>

PI2

P61DDR

PA1DDR

PB1DDR

PD1DDR

PE1DDR

PF1DDR

P11ICR

P21ICR

P31ICR

P51ICR

P61ICR

PA1ICR

PB1ICR

PD1ICR

PE1ICR

PF1ICR

PH<sub>1</sub>

PI1

PH1DR

PI1DR

PH1DDR

PI1DDR

PH1ICR

PI1ICR

PD1PCR

PE1PCR

P60DDR

PA0DDR

PB0DDR

PD0DDR

PE0DDR

PF0DDR

P10ICR

P20ICR

P30ICR

P50ICR

P60ICR

PA0ICR

PB0ICR

PD0ICR

PE0ICR

PF0ICR

PH<sub>0</sub>

PI0

PH0DR

**PIODR** 

PH0DDR

**PIODDR** 

PH0ICR

**PIOICR** 

PD0PCR

PE0PCR



RENESAS

PFCRB	_	_	_	_	ITS11	ITS10	ITS9	ITS8
PFCRC	ITS7	ITS6	ITS5	ITS4	ITS3	ITS2	ITS1	ITS0
SSIER	_	_	_	_	SSI11	SSI10	SSI9	SSI8
	SSI7	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	SSI0
DSAR_0								
DDAR_0								
DOFR_0								
DTCR_0								

TPUMS5 TPUMS4 TPUMS3A TPUMS3B TPUMS2

LHWROE -



BKSZH3

**TCLKS** 

DMAS3A DMAS3B DMAS2A DMAS2B DMAS1A DMAS1B DMAS0A DMAS0B

BKSZH4

BKSZH2

BKSZH10 BKSZH9

BKSZH1

Rev. 2.00 Jun. 28, 2007 Pag

BKSZH1

**BKSZH8** 

**BKSZH**(

REJ09

TPUMS1 TPUMS0A TPUMS0

BKSZH6

BKSZH5

BKSZH7

PFCR6

PFCR7

PFCR9

DDAR_1								
DOFR_1								
DTCR_1								
DBSR_1	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH
	BKSZH15	BKSZH14	BKSZH13	BKSZH12	BKSZH11	BKSZH10	BKSZH9	BKSZH
	BKSZH7	BKSZH6	BKSZH5	BKSZH4	BKSZH3	BKSZH2	BKSZH1	BKSZH
DMDR_1	DTE	DACKE	TENDE	_	DREQS	NRD	_	_
	ACT	_	_	_	ERRF	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE
	DTF1	DTF0	DTA	_		DMAP2	DMAP1	DMAP0
DACR_1	AMS	DIRS		_		RPTIE	ARS1	ARS0
		_	SAT1	SAT0	_	_	DAT1	DAT0
	SARIE			SARA4	SARA3	SARA2	SARA1	SARA0

RENESAS

DARA4

DARA3

DARA2

DARA1

DARA0

DARIE

Rev. 2.00 Jun. 28, 2007 Page 792 of 864

DBSR_2	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH2
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH1
	BKSZH15	BKSZH14	BKSZH13	BKSZH12	BKSZH11	BKSZH10	BKSZH9	BKSZH8
	BKSZH7	BKSZH6	BKSZH5	BKSZH4	BKSZH3	BKSZH2	BKSZH1	BKSZH0
DMDR_2	DTE	DACKE	TENDE	_	DREQS	NRD	_	_
	ACT	_	_	_	ERRF	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE
	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	DMAP0
DACR_2	AMS	DIRS	_	_	_	RPTIE	ARS1	ARS0
	_	_	SAT1	SAT0	_	_	DAT1	DAT0
	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SARA0
	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA0
DSAR_3								
DDAR_3								

DTCR\_2



Rev. 2.00 Jun. 28, 2007 Pag

	BKSZH7	BKSZH6	BKSZH5	BKSZH4	BKSZH3
DMDR_3	DTE	DACKE	TENDE	_	DREQS
	ACT	_	_	_	ERRF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE
	DTF1	DTF0	DTA	_	_
DACR_3	AMS	DIRS	_	_	_
	_	_	SAT1	SAT0	_
	SARIE	_	_	SARA4	SARA3
	DARIE	_	_	DARA4	DARA3
DMRSR_0					
DMRSR_1					
DMRSR_2					
DMRSR_3					
IPRA	_	IPRA14	IPRA13	IPRA12	_
	_	IPRA6	IPRA5	IPRA4	_
IPRB	_	IPRB14	IPRB13	IPRB12	_
	_	IPRB6	IPRB5	IPRB4	_
IPRC	_	IPRC14	IPRC13	IPRC12	_
	_	IPRC6	IPRC5	IPRC4	_
IPRE					
	_	_	_	_	_
IPRF	_	_	_	_	_

IPRF6

IPRF5

IPRF4



BKSZH23

BKSZH15

BKSZH22

BKSZH14

BKSZH21

BKSZH13

BKSZH20

BKSZH12

BKSZH19

BKSZH11

BKSZH18

BKSZH10

BKSZH2

DMAP2

**RPTIE** 

SARA2

DARA2

IPRA<sub>10</sub>

IPRA2

IPRB10

IPRB2

IPRC10

IPRC2

IPRE10

IPRF10

IPRF2

NRD

BKSZH17

BKSZH9

BKSZH1

**ESIF** 

**ESIE** 

DMAP1

ARS1

DAT1

SARA1

DARA1

IPRA9

IPRA1

**IPRB9** 

IPRB1

IPRC9

IPRC1

IPRE9

IPRF9

IPRF1

BKSZH16 BKSZH8

BKSZH0

DTIF

DTIE

DMAP0

ARS0

DAT0

SARA0

DARA0

IPRA8

IPRA0

**IPRB8** 

IPRB0

IPRC8

IPRC0

**IPRE8** 

**IPRF8** 

IPRF0

	IRQ11SR	IRQ11SF	IRQ10SR	IRQ10SF	IRQ9SR	IRQ9SF	IRQ8SR
ISCRL	IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR
	IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR
DTCVBR							
ABWCR	ABWH7	ABWH6	ABWH5	ABWH4	ABWH3	ABWH2	ABWH1
	ABWL7	ABWL6	ABWL5	ABWL4	ABWL3	ABWL2	ABWL1
ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1
WTCRA		W72	W71	W70		W62	W61
		W52	W51	W50		W42	W41
WTCRB		W32	W31	W30		W22	W21
	_	W12	W11	W10	_	W02	W01
RDNCR	RDN7	RDN6	RDN5	RDN4	RDN3	RDN2	RDN1
	_	_	_	_	_	_	_
CSACR	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3	CSXH2	CSXH1
	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2	CSXT1
IDLCR	IDLS3	IDLS2	IDLS1	IDLS0	IDLCB1	IDLCB0	IDLCA1
	IDLSEL7	IDLSEL6	IDLSEL5	IDLSEL4	IDLSEL3	IDLSEL2	IDLSEL1
BCR1	BRLE	BREQOE	_	_	=	_	WDBE
	DKC	_	_	_	_	_	_
BCR2	_	_		IBCCS		_	_

IPRL4

IPRL5

IPRL6

**ISCRH** 





Rev. 2.00 Jun. 28, 2007 Pag

IRQ8SF IRQ4SF

ABWH0 ABWL0 AST0

W60 W40 W20 W00 RDN0

IDLCA0
IDLSEL0
WAITE

**PWDBE** 

	_	PCK2	PCK1	PCK0	_	BCK2	BCK1
SBYCR	SSBY	OPE	_	STS4	STS3	STS2	STS1
	SLPIE	_	_	_	_	_	_
MSTPCRA	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1
MSTPCRB	MSTPB15	MSTPB14	MSTPB13	MSTPB12	MSTPB11	MSTPB10	MSTPB9
	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1
MSTPCRC	MSTPC15	MSTPC14	MSTPC13	MSTPC12	MSTPC11	MSTPC10	MSTPC9
	MSTPC7	MSTPC5	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1
SEMR_2	_	_	_	_	ABCS	ACS2	ACS1
SMR_4*	C/A (GM)	CHR (BLK)	PE (PE)	O/E (O/E)	STOP (BCP1)	MP (BCP0)	CKS1
BRR_4							
SCR_4*	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
TDR_4							
SSR_4*	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB
RDR_4							
SCMR_4	_	_	_	_	SDIR	SINV	_
FCCS	_	_	_	FLER	_	_	_
FPCS	_	_	_	_	_	_	_
FECS	_	_	_	_	_	_	_
FKEY	K7	K6	K5	K4	K3	K2	K1

MACS



FETCHMD -

ICK2

**EXPE** 

ICK1

DTCMD

RAME

ICK0

BCK0

STS0

MSTPA8

MSTPA0





**PPVS EPVB** 

K0















PSTOP1

**SYSCR** 

			ĺ	RENE	SAS	Rev. 2.00	) Jun. 28,	2007 Pag REJ09
TGRB_5								
IGHA_5								
TGRA_5								
TCNT_5	-							
TSR_5	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TIER_5	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TIOR_5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TMDR_5	_	_	_	_	MD3	MD2	MD1	MD0
TCR_5	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TGRB_4								
TGITA_4								
TGRA_4								
TCNT_4								
TSR_4	TCFD		TCFU	TCFV			TGFB	TGFA
TIER_4	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TIOR_4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TMDR_4	_	_	_	_	MD3	MD2	MD1	MD0
TCR_4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TCCR_3	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TCCR_2	_	_		_	TMRIS	_	ICKS1	ICKS0
TCNT_3								
TCNT_2								

TCORB\_3

CPUPCR	CPUPCE	DTCP2	DTCP1	DTCP0	IPSETE
IER	_	_	_	_	IRQ11E
	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E
ISR	_	_	_	_	IRQ11F
	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F
PORT1	P17	P16	P15	P14	P13
PORT2	P27	P26	P25	P24	P23
PORT3	P37	P36	P35	P34	P33
PORT5	P57	P56	P55	P54	P53
PORT6	_	_	P65	P64	P63
PORTA	PA7	PA6	PA5	PA4	PA3
PORTB	_	_	=	_	PB3
PORTD	PD7	PD6	PD5	PD4	PD3
PORTE	PE7	PE6	PE5	PE4	PE3
PORTF	PF7	PF6	PF5	PF4	PF3
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR
P3DR	P37DR	P36DR	P35DR	P34DR	P33DR
P6DR	_	_	P65DR	P64DR	P63DR
PADR	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR
PBDR	_	_	_	_	PB3DR
PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR
PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR
PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR

RRS

**INTMO** 

INTM1

**RCHNE** 

**NMIEG** 

CPUP2

IRQ10E

IRQ2E

IRQ10F

IRQ2F

P12

P22

P32

P52

P62

PA2

PB2

PD2

PE2

PF2

P12DR

P22DR

P32DR

P62DR

PA2DR

PB2DR

PD2DR

PE2DR

PF2DR

CPUP1

IRQ9E

IRQ1E

IRQ9F

IRQ1F

P11

P21

P31

P51

P61

PA1

PB1

PD1

PE1

PF1

P11DR

P21DR

P31DR

P61DR

PA1DR

PB1DR

PD1DR

PE1DR

PF1DR

**ERR** 

CPUP0

IRQ8E

IRQ0E

IRQ8F

IRQ0F

P10

P20

P30

P50

P60

PA0

PB0

PD0

PE0

PF0

P10DR

P20DR

P30DR

P60DR

PA0DR

PA0DR

PD0DR

PE0DR

PF0DR



**DTCCR** 

INTCR

DACR01	DAOE1	DAOE0	DAE					
PCR	G3CMS1	G3CMS0	G2CMS1	G2CMS0	G1CMS1	G1CMS0	G0CMS1	G0CMS
PMR	G3INV	G2INV	G1INV	G0INV	G3NOV	G2NOV	G1NOV	G0NOV
NDERH	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8
NDERL	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0
PODRH	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8
PODRL	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0
NDRH*2	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8
NDRL*2	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0
NDRH*2					NDR11	NDR10	NDR9	NDR8
NDRL*2					NDR3	NDR2	NDR1	NDR0
SMR_0*1	C/A (GM)	CHR (BLK)	PE (PE)	O/E (O/E)	STOP (BCP1	MP (BCP0)	CKS1	CKS0
BRR_0								
SCR_0*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_0								
SSR_0*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
RDR_0								
SCMR_0		_			SDIR	SINV		SMIF
SMR_1*1	C/A (GM)	CHR (BLK)	PE (PE)	O/E (O/E)	STOP (BCP1)	MP (BCP0)	CKS1	CKS0
BRR_1								
SCR_1*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_1								
SSR_1*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB	MPBT
RDR_1								
SCMR_1	_	_	_	_	SDIR	SINV	_	SMIF

DADR1



ADDRF								
ADDRG								
ADDRH								
ADCSR	ADF	ADIE	ADST	_	CH3	CH2	CH1	CH0
ADCR	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0		_
TCSR	OVF	WT/IT	TME	_		CKS2	CKS1	CKS0
TCNT								
RSTCSR	WOVF	RSTE		_				_
TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCR_1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSR_0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
TCSR_1	CMFB	CMFA	OVF		OS3	OS2	OS1	OS0
TCORA_0								
TCORA_1								
TCORB_0								
TCORB_1								
TCNT_0								
TCNT_1								
TCCR_0	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TCCR_1	_	_	_	_	TMRIS	_	ICKS1	ICKS0
TCR_1 TCSR_0 TCSR_1 TCORA_0 TCORA_1 TCORB_0 TCORB_1 TCNT_0 TCNT_1 TCCR_0	CMIEB CMFB	CMIEA CMFA	OVIE OVF	CCLR1	OS3 OS3 TMRIS	CKS2 OS2	CKS1 OS1 OS1 ICKS1	CKS0 OS0 OS0

Rev. 2.00 Jun. 28, 2007 Page 800 of 864 REJ09B0341-0200

**TSTR** 

**TSYR** 



CST4

SYNC4

CST3

SYNC3

CST2

SYNC2

CST1

SYNC1

CST0

SYNC0

CST5

SYNC5

TGRB_0								
TGRC_0								
TGRD_0								
TCR_1		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_1	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_1	TTGE	_	TCIEU	TCIEV	_		TGIEB	TGIEA
TSR_1	TCFD		TCFU	TCFV			TGFB	TGFA
TCNT_1								
<u>-</u>								
TGRA_1								
<u>-</u>								
TGRB_1								
	<u>-</u>							
TCR_2		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_2					MD3	MD2	MD1	MD0
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_2	TTGE		TCIEU	TCIEV	_		TGIEB	TGIEA
TSR_2	TCFD		TCFU	TCFV			TGFB	TGFA
TCNT_2								

Rev. 2.00 Jun. 28, 2007 Pag

TCNT_3	
TGRA_3	
TGRB_3	
TGRC_3	
TGRD_3	
Notes: 1	Parts of the bit functions differ in normal mode and the smart card interface.
2	When the same output trigger is specified for pulse output groups 2 and 3 by t setting, the NDRH address is H'FFF7C. When different output triggers are spe NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C, respectively. Similarly, When the same output trigger is specified for pulse out groups 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When difference is the same output trigger is specified for pulse out groups 0 and 1 by the PCR setting, the NDRL address is H'FFF7D.

H'FFF7F and H'FFF7D, respectively.

**TCFV** 

**TGFD** 

**TGFC** 

**TGFB** 

**TGFA** 

TSR 3

RENESAS

output triggers are specified, the NDRL addresses for pulse output groups 0 a

REJ09B0341-0200

Rev. 2.00 Jun. 28, 2007 Page 802 of 864

P1ICR	Initialized	_	_	_	_	Initialized
P2ICR	Initialized	_	_	_	_	Initialized
P3ICR	Initialized	_	_	_	_	Initialized
P5ICR	Initialized	_	_	_	_	Initialized
P6ICR	Initialized	_	_	_	_	Initialized
PAICR	Initialized	_	_	_	_	Initialized
PBICR	Initialized	_	_	_	_	Initialized
PDICR	Initialized	_	_	_	_	Initialized
PEICR	Initialized	_	_	_	_	Initialized
PFICR	Initialized	_	_	_	_	Initialized
PORTH	_	_	_	_	_	_
PORTI	_	_	_	_	_	_
PHDR	Initialized	_	_	_	_	Initialized
PIDR	Initialized	_	_	_	_	Initialized
PHDDR	Initialized	_	_	_	_	Initialized
PIDDR	Initialized	_	_	_	_	Initialized
PHICR	Initialized	_	_	_	_	Initialized
PIICR	Initialized	_	_	_	_	Initialized
PDPCR	Initialized	_	_	_	_	Initialized
PEPCR	Initialized	_	_	_		Initialized
PFPCR	Initialized	_	_	_	_	Initialized
PHPCR	Initialized					Initialized

PEDDR

**PFDDR** 

**PIPCR** 

Initialized

Initialized

Initialized



Initialized

Initialized

PFCRC	Initialized	_	_	_	
SSIER	Initialized	_	_	_	
DSAR_0	Initialized	_	_	_	
DDAR_0	Initialized	_	_	_	
DOFR_0	Initialized	_	_	_	
DTCR_0	Initialized	_	_	_	
DBSR_0	Initialized	_	_	_	
DMDR_0	Initialized	_	_	_	
DACR_0	Initialized	_	_	_	
DSAR_1	Initialized	_	_	_	
DDAR_1	Initialized	_	_	_	
DOFR_1	Initialized	_	_	_	
DTCR_1	Initialized	_	_	_	
DBSR_1	Initialized	_	_	_	
DMDR_1	Initialized	_	_	_	
DACR_1	Initialized	_	_	_	
DSAR_2	Initialized	_	_	_	
DDAR_2	Initialized	_	_	_	
DOFR_2	Initialized	_	_	_	
DTCR_2	Initialized	_	_	_	
DBSR_2	Initialized	_	_	_	
DMDR_2	Initialized	_	_	_	
DACR_2	Initialized	_	_	_	



Initialized

Initialized

Initialized Initialized

Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized

Initialized Initialized Initialized Initialized Initialized Initialized Initialized

Initialized Initialized Initialized Initialized Initialized Initialized DI

DI

DI

PFCR9

**PFCRB** 

Initialized

DMRSR_3	Initialized	_	_	_	
IPRA	Initialized	_		_	
IPRB	Initialized	_	_	_	
IPRC	Initialized	_	_	_	
IPRE	Initialized	_	_	_	
IPRF	Initialized	_	_	_	
IPRG	Initialized	_	_	_	
IPRH	Initialized	_	_	_	
IPRI	Initialized	_	_	_	
IPRK	Initialized	_	_	_	
IPRL	Initialized	_	_	_	
ISCRH	Initialized	_	_	_	
ISCRL	Initialized	_	_	_	
DTCVBR	Initialized	_	_	_	
ABWCR	Initialized	_	_	_	
ASTCR	Initialized				
WTCRA	Initialized	_	_		
WTCRB	Initialized	_	_	_	
RDNCR	Initialized	_	_	_	
CSACR	Initialized	_	_	_	
IDLCR	Initialized	_	_	_	
BCR1	Initialized				
BCR2	Initialized				
=======================================					

DMRSR\_1

DMRSR\_2

**ENDIANCR** 

Initialized

Initialized

Initialized



Initialized

REJ09

Initialized

Initialized

Initialized

Initialized [

MSTPCRB	Initialized	_	_	_	_	Initialized
MSTPCRC	Initialized	_	_	_	_	Initialized
SEMR_2	Initialized	_	_	_	_	Initialized
SMR_4	Initialized	_	_	_	_	Initialized
BRR_4	Initialized	_	_	_	_	Initialized
SCR_4	Initialized	_	_	_	_	Initialized
TDR_4	Initialized	Initialized	_	Initialized	Initialized	Initialized
SSR_4	Initialized	Initialized	_	Initialized	Initialized	Initialized
RDR_4	Initialized	Initialized	_	Initialized	Initialized	Initialized
SCMR_4	Initialized	_	_	_	_	Initialized
FCCS	Initialized	_	_	_	_	Initialized
FPCS	Initialized	_	_	_		Initialized
FECS	Initialized	_	_	_	_	Initialized
FKEY	Initialized	_	_	_	_	Initialized
FMATS	Initialized	_	_	_	_	Initialized
FTDAR	Initialized	_	_	_	_	Initialized
TCR_2	Initialized	_	_	_	_	Initialized
TCR_3	Initialized	_	_	_	_	Initialized
TCSR_2	Initialized	_	_	_	_	Initialized
TCSR_3	Initialized	_	_	_	_	Initialized
TCORA_2	Initialized	_	_	_	_	Initialized
TCORA_3	Initialized	_	_	_	_	Initialized
TCORB_2	Initialized	_	_	_	_	Initialized
TCORB_3	Initialized	_	_	_	_	Initialized



Initialized

S

TI TI TI TI TI T TI TI

**MSTPCRA** 

Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_	_	_	Initialized
Initialized	_	_		_	Initialized
	Initialized	Initialized —	Initialized —	Initialized   —   —   —	Initialized

TSR\_4

TCNT\_4

TGRA\_4

TGRB\_4

Initialized

Initialized

Initialized

Initialized



REJ09

Initialized

Initialized

Initialized

PORTE	_	_	_	_	_	_	
PORTF	_	_	_	_	_	_	_
P1DR	Initialized	_	_	_	_	Initialized	_
P2DR	Initialized	_	_	_	_	Initialized	_
P3DR	Initialized	_	_	_	_	Initialized	
P6DR	Initialized	_	_	_	_	Initialized	
PADR	Initialized	_	_	_	_	Initialized	
PBDR	Initialized	_	_	_	_	Initialized	_
PDDR	Initialized	_	_	_	_	Initialized	
PEDR	Initialized	_	_	_	_	Initialized	
PFDR	Initialized	_	_	_	_	Initialized	_
SMR_2	Initialized	_	_	_	_	Initialized	SC
BRR_2	Initialized	_	_	_	_	Initialized	
SCR_2	Initialized	_	_	_	_	Initialized	_
TDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized	
SSR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized	
RDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized	
SCMR_2	Initialized	_	_	_	_	Initialized	
DADR0	Initialized			_		Initialized	D/

DADR1

DACR01

Initialized

Initialized

Rev. 2.00 Jun. 28, 2007 Page 808 of 864

Initialized

BRR_0	Initialized	_	_	_	_	Initialized
SCR_0	Initialized	_	_	_	_	Initialized
TDR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized
SSR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized
RDR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized
SCMR_0	Initialized	_	_	_	_	Initialized
SMR_1	Initialized	_	_	_	_	Initialized
BRR_1	Initialized	_	_	_	_	Initialized
SCR_1	Initialized	_	_	_	_	Initialized
TDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized
SSR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized
RDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized
SCMR_1	Initialized	_	_	_	_	Initialized
ADDRA	Initialized	_	_	_	_	Initialized
ADDRB	Initialized	_	_	_	_	Initialized
ADDRC	Initialized	_	_	_	_	Initialized
ADDRD	Initialized	_	_	_	_	Initialized
ADDRE	Initialized	_	_	_	_	Initialized
ADDRF	Initialized	_	_	_	_	Initialized
ADDRG	Initialized	_	_	_	_	Initialized
ADDRH	Initialized	_	_	_	_	Initialized
ADCSR	Initialized	_	_	_	_	Initialized
ADCR	Initialized	_	_	_	_	Initialized

SMR\_0

Initialized



TCORA_1	Initialized	_	_			Initialized	TN
TCORB_0	Initialized	_	_	_	_	Initialized	TN
TCORB_1	Initialized	_	_	_	_	Initialized	TN
TCNT_0	Initialized	_	_	_	_	Initialized	TN
TCNT_1	Initialized	_	_	_	_	Initialized	TN
TCCR_0	Initialized	_	_	_	_	Initialized	TN
TCCR_1	Initialized	_	_	_	_	Initialized	TN
TSTR	Initialized	_	_	_	_	Initialized	TF
TSYR	Initialized	_	_	_	_	Initialized	
TCR_0	Initialized	_	_	_	_	Initialized	TF
TMDR_0	Initialized	_	_	_	_	Initialized	
TIORH_0	Initialized	_	_	_	_	Initialized	
TIORL_0	Initialized	_	_	_	_	Initialized	
TIER_0	Initialized	_	_	_	_	Initialized	_
TSR_0	Initialized	_	_	_	_	Initialized	
TCNT_0	Initialized	_	_	_	_	Initialized	
TGRA_0	Initialized	_	_	_	_	Initialized	
TGRB_0	Initialized	_	_	_	_	Initialized	_



Initialized

Initialized

Rev. 2.00 Jun. 28, 2007 Page 810 of 864

Initialized

Initialized

TGRC\_0

TGRD\_0

TGRB_2	Initialized	_	_	_	_	Initialized
TCR_3	Initialized	_	_	_	_	Initialized
TMDR_3	Initialized	_	_	_	_	Initialized
TIORH_3	Initialized	_	_	_	_	Initialized
TIORL_3	Initialized	_	_	_	_	Initialized
TIER_3	Initialized	_	_	_	_	Initialized
TSR_3	Initialized	_	_	_	_	Initialized
TCNT_3	Initialized	_	_	_	_	Initialized
TGRA_3	Initialized	_	_	_	_	Initialized
TGRB_3	Initialized	_	_	_	_	Initialized
TGRC_3	Initialized	_	_	_	_	Initialized
TGRD_3	Initialized		_	_	_	Initialized
TGITE_0	midalized					milanzoa

TCR\_2

TMDR\_2

TIOR\_2

TIER\_2

TSR\_2

TCNT\_2

TGRA\_2

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized



REJ09

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Rev. 2.00 Jun. 28, 2007 Page 812 of 864

REJ09B0341-0200



Analog power supply voltage	$AV_cc$	-0.3 to +4.6
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>cc</sub> +0.3
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75*
		Wide-range specifications: –40 to +85*
Storage temperature	T <sub>stg</sub>	-55 to +125
Caution: Permanent damage to the LS	SI may result if a	bsolute maximum ratings are exc

 $V_{\text{in}}$ 

 $\boldsymbol{V}_{\text{ref}}$ 

–0.3 to AV  $_{\rm cc}$  +0.3

-0.3 to AV<sub>cc</sub> +0.3

Note: The operating temperature range during programming/erasing of the flash me 0°C to +75°C for regular specifications and 0°C to +85°C for wide-range specifications

Input voltage (port 5)

Reference power supply voltage

Rev. 2.00 Jun. 28, 2007 Pag

Scrimit	IHQ input pin,	VI	V <sub>CC</sub> × U.Z			V
trigger input	TPU input pin,	VT⁺	<u> </u>		$V_{\text{cc}} \times 0.7$	V
Voltage	TMR input pin, port 2, port 3	VT⁺ – VT⁻	$V_{cc} \times 0.06$			V
	Port 5*2	VT <sup>-</sup>	$AV_{cc} \times 0.2$		_	V
		VT⁺	_	_	$AV_{cc} \times 0.7$	V
		$\overline{VT^{+} - VT^{-}}$	AV <sub>cc</sub> × 0.06	<del></del>		V
voltage	MD, RES, STBY, EMLE, NMI	V <sub>IH</sub>	V <sub>cc</sub> × 0.9		V <sub>cc</sub> + 0.3	V
	EXTAL	=	$V_{cc} \times 0.7$		V <sub>cc</sub> + 0.3	٧
trigger input	Other input pins	-	$V_{cc} \times 0.7$		V <sub>cc</sub> + 0.3	V
	Port 5	-	$AV_{cc} \times 0.7$		AV <sub>cc</sub> + 0.3	V
Input low voltage	$\begin{array}{c} \text{MD, } \overline{\text{RES, }} \overline{\text{STBY}}, \\ \text{EMLE} \end{array}$	V <sub>IL</sub>	-0.3		V <sub>cc</sub> × 0.1	V
	EXTAL, NMI	-	-0.3		V <sub>cc</sub> × 0.2	V
trigger input pin)	Other pins	-	-0.3		V <sub>cc</sub> × 0.2	V
Output high	All output pins	V <sub>OH</sub>	V <sub>cc</sub> - 0.5	_	_	V
voltage			V <sub>cc</sub> - 1.0	_	_	_
Output low	All output pins	V <sub>OL</sub>			0.4	V
voltage	Port 3	<u>-</u>	_		1.0	_
Input high voltage (except Schmitt trigger input pin) Input low voltage (except Schmitt trigger input pin) Output high voltage Output low voltage Input leakage current	RES	I <sub>in</sub>	_	_	10.0	μА
	MD, STBY, EMLE, NMI	-	_		1.0	_
	Port 5	-	_	_	1.0	=
					1.0	
		$\overline{}$	CENES!	^<		

current						
Input capacita	All input pins ance	C <sub>in</sub>	_		15	pF
Current consumption	Normal operation	n l <sub>cc</sub> *5	_	35 (3.3 V)	45	mA
	Sleep mode	<del></del>		30 (3.3 V)	37	<del></del>
	Standby mode*4	<del></del>		0.15	0.5	<del></del>
			_	_	3.0	
	All-module-clock stop mode*6	<del>-</del>	_	15	25	
Analog power supply current	During A/D and D/A conversion	Al <sub>cc</sub>	_	1.0 (3.0 V)	2.0	mA
	Standby for A/D and D/A conversion	_	_	1.0	20	μА
Referen	ce During A/D and D/A conversion	$Al_cc$	_	1.5 (3.0 V)	3.0	mA
supply current	Standby for A/D and D/A conversion		_	0.4	5.0	μА
RAM sta	andby voltage	$V_{\scriptscriptstyle{RAM}}$	2.5	_	_	V
Vcc star	t voltage*7	V <sub>CCSTART</sub>			0.8	V
Vcc risir	ng gradient* <sup>7</sup>	$\mathrm{SV}_{\mathrm{cc}}$		_	20	ms/\

10

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

















300



f = '

T<sub>a</sub> = f = 3

50°

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{cc}$ ,

 $V_{ss} = AV_{ss} = 0 V^*,$ 

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40$ °C to +85°C (wide-range specifications)

Iten	n	Symbol	Min.	Тур.	Max.
Permissible output low current (per pin)	Output pins except port 3	I <sub>OL</sub>	_	_	2.0
Permissible output low current (per pin)	Port 3	I <sub>OL</sub>	_	_	10
Permissible output low current (total)	Total of all output pins	$\Sigma I_{OL}$	_	_	80
Permissible output high current (per pin)	All output pins	<b>-I</b> <sub>OH</sub>	_	_	2.0
Permissible output high current (total)	Total of all output pins	$\Sigma$ – $I_{OH}$	_	_	40

Caution: To protect the LSI's reliability, do not exceed the output current values in table

Note: \* When the A/D and D/A converters are not used, the AV<sub>cc</sub>, V<sub>rel</sub>, and AV<sub>ss</sub> pins sl
be open. Connect the AV<sub>cc</sub> and V<sub>rel</sub> pins to V<sub>cc</sub>, and the AV<sub>ss</sub> pin to V<sub>ss</sub>.

REJ09B0341-0200






Figure 22.1 Output Load Circuit

Clock cycle time	t <sub>cyc</sub>	28.0	125	ns	Figure 2
Clock high pulse width	t <sub>ch</sub>	5	_	ns	
Clock low pulse width	t <sub>cl</sub>	5	_	ns	<del></del>
Clock rising time	t <sub>cr</sub>	_	5	ns	<del></del>
Clock falling time	t <sub>cf</sub>	_	5	ns	<del></del>
Oscillation settling time after reset (crystal)	t <sub>osc1</sub>	10	_	ms	Figure 2
Oscillation settling time after leaving software standby mode (crystal)	t <sub>osc2</sub>	10	_	ms	Figure 2
External clock output delay settling time	t <sub>DEXT</sub>	1	_	ms	Figure 2
External clock input low pulse width	T <sub>EXL</sub>	27.7	_	ns	Figure 2
External clock input high pulse width	$T_{EXH}$	27.7	_	ns	<del>_</del>
External clock rising time	$T_{EXr}$	_	5	ns	<del></del>
External clock falling time	T <sub>EXf</sub>	_	5	ns	<del></del>
	اسا	t <sub>cyc</sub>			



Figure 22.2 External Bus Clock Timing

Rev. 2.00 Jun. 28, 2007 Page 818 of 864




Figure 22.3 Oscillation Settling Timing after Software Standby Mode




Figure 22.4 Oscillation Settling Timing




Figure 22.5 External Input Clock Timing

RES pulse width	t <sub>resw</sub>	20	_	t <sub>cyc</sub>	_
NMI setup time	t <sub>nmis</sub>	150	_	ns	Figure 22
NMI hold time	t <sub>nmih</sub>	10	_	ns	_
NMI pulse width (after leaving software standby mode)	t <sub>nmiw</sub>	200	_	ns	_
IRQ setup time	t <sub>IRQS</sub>	150	_	ns	_
IRQ hold time	t <sub>IRQH</sub>	10	_	ns	_
IRQ pulse width (after leaving software standby mode)	t <sub>IRQW</sub>	200	_	ns	_




Figure 22.6 Reset Input Timing

Rev. 2.00 Jun. 28, 2007 Page 820 of 864

(level input)

Note: \* SSIER must be set to cancel software standby mode.

## Figure 22.7 Interrupt Input Timing

## 22.3.3 Bus Timing

## Table 22.6 Bus Timing (1)

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{cc}$ ,

 $V_{ss} = AV_{ss} = 0 \text{ V}, B\phi = 8 \text{ MHz to } 35 \text{ MHz},$   $T_a = -20^{\circ}\text{C to } +75^{\circ}\text{C (regular specifications)},$  $T_a = -40^{\circ}\text{C to } +85^{\circ}\text{C (wide-range specifications)}$ 

Item	Symbol	Min.	Max.	Unit	Test Cond
Address delay time	$t_{_{AD}}$	_	15	ns	Figure
Address setup time 1	t <sub>AS1</sub>	$0.5  imes t_{\text{cyc}} - 8$	_	ns	22.20
Address setup time 2	t <sub>AS2</sub>	$1.0 \times t_{\text{cyc}} - 8$	_	ns	
Address setup time 3	t <sub>AS3</sub>	$1.5 \times t_{\text{cyc}} - 8$	_	ns	_
Address setup time 4	t <sub>AS4</sub>	$2.0  imes t_{\scriptscriptstyle  ext{cyc}} - 8$	_	ns	_
Address hold time 1	t <sub>ah1</sub>	$0.5  imes t_{\text{cyc}} - 8$		ns	
Address hold time 2	t <sub>AH2</sub>	$1.0 \times t_{\text{cyc}} - 8$	_	ns	_
Address hold time 3	t <sub>ah3</sub>	$1.5 \times t_{\text{cyc}} - 8$	_	ns	_
CS delay time 1	t <sub>CSD1</sub>	_	15	ns	_
AS delay time	t <sub>ASD</sub>	_	15	ns	_



Rev. 2.00 Jun. 28, 2007 Pag

ricad data access time +	AC4		Z.5 × t <sub>cyc</sub> ZO 113
Read data access time 5	t <sub>AC5</sub>	_	$1.0 \times t_{cyc} - 20$ ns
Read data access time 6	t <sub>AC6</sub>	—	$2.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 1	t <sub>AA1</sub>	_	$1.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 2	t <sub>AA2</sub>	_	$1.5 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 3	t <sub>AA3</sub>	_	$2.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 4	t <sub>AA4</sub>		$2.5 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 5	t <sub>AA5</sub>	_	$3.0  imes t_{ m cyc} - 20$ ns

Rev. 2.00 Jun. 28, 2007 Page 822 of 864

Write data hold time 1	$t_{_{\mathrm{WDH1}}}$	$0.5 \times t_{cyc} - 8$	_
Write data hold time 3	t <sub>wdh3</sub>	$1.5 \times t_{\text{cyc}} - 8$	_
Byte control delay time	t <sub>UBD</sub>	_	15
Byte control pulse width 1	t <sub>ubw1</sub>	_	$1.0 \times t_{cyc} - 15$
Byte control pulse width 2	$t_{_{UBW2}}$	_	$2.0 \times t_{\text{cyc}} - 15$
Multiplexed address delay time 1	t <sub>mad1</sub>	_	15
Multiplexed address hold time	t <sub>mah</sub>	$1.0 \times t_{\text{cyc}} - 15$	_
Multiplexed address setup time 1	t <sub>mas1</sub>	$0.5 \times t_{\text{cyc}} - 15$	_
Multiplexed address setup time 2	t <sub>mas2</sub>	$1.5 \times t_{\text{cyc}} - 15$	_
Address hold delay time	t <sub>AHD</sub>	_	15
Address hold pulse width 1	t <sub>AHW1</sub>	$1.0 \times t_{\text{cyc}} - 15$	_
Address hold pulse width 2	t <sub>AHW2</sub>	$2.0 \times t_{\text{cyc}} - 15$	_
WAIT setup time	$\mathbf{t}_{wts}$	15	_
WAIT hold time	t <sub>wth</sub>	5.0	_
BREQ setup time	t <sub>BREQS</sub>	20	_
BACK delay time	t <sub>BACD</sub>	_	15
Bus floating time	t <sub>BZD</sub>	_	30
BREQO delay time	t <sub>BRQOD</sub>		15
BS delay time	T <sub>BSD</sub>	1.0	15
RD/WR delay time	T <sub>RWD</sub>	_	15

 $t_{_{W\underline{S}\underline{W2}}}$ 

 $t_{_{WD\underline{D}}}$ 

 $t_{\text{WDS1}}$ 

 $\mathbf{t}_{_{\text{WDS2}}}$ 

 $\mathbf{t}_{\text{WDS3}}$ 

 $1.5 \times t_{\scriptscriptstyle cyc} - 13$ 

 $0.5 \times t_{\scriptscriptstyle cyc} - 13$ 

 $1.0 \times t_{\text{cyc}} - 13$ 

 $1.5 \times t_{\text{cyc}} - 13$ 

20

WR pulse width 2

Write data delay time

Write data setup time 1

Write data setup time 2

Write data setup time 3







22.14

REJ09

Figure

22.18

Figur



ns

ns

ns

ns

ns ns ns

ns

ns

ns ns ns ns ns

ns

ns

ns ns

ns

ns

Rev. 2.00 Jun. 28, 2007 Pag





Figur

22.14

Figur




Figure 22.8 Basic Bus Timing: 2-State Access

Rev. 2.00 Jun. 28, 2007 Page 824 of 864 REJ09B0341-0200

RENESAS




Figure 22.9 Basic Bus Timing: 3-State Access

RENESAS

Rev. 2.00 Jun. 28, 2007 Pag




Figure 22.10 Basic Bus Timing: Three-State Access, One Wait




Figure 22.11 Basic Bus Timing: 2-State Access (CS Assertion Period Extend




Figure 22.12 Basic Bus Timing: 3-State Access (CS Assertion Period Extende

Rev. 2.00 Jun. 28, 2007 Page 828 of 864 REJ09B0341-0200

RENESAS




Figure 22.13 Byte Control SRAM: 2-State Read/Write Access




Figure 22.14 Byte Control SRAM: 3-State Read/Write Access

REJ09B0341-0200






Figure 22.15 Burst ROM Access Timing: 1-State Burst Access




Figure 22.16 Burst ROM Access Timing: 2-State Burst Access

REJ09B0341-0200






Figure 22.17 Address/Data Multiplexed Access Timing (No Wait) (Basic, 4-State




Figure 22.18 Address/Data Multiplexed Access Timing (Wait Control) (Address Cycle Program Wait  $\times$  1 + Data Cycle Program Wait  $\times$  1 + Data Cycle Pin Wait  $\times$  1)

Rev. 2.00 Jun. 28, 2007 Page 834 of 864

REJ09B0341-0200






Figure 22.19 External Bus Release Timing




Figure 22.20 External Bus Request Output Timing

DREQ hold time	t <sub>DRQH</sub>	5	_	ns	
TEND delay time	$\mathbf{t}_{\scriptscriptstyleTED}$	_	15	ns	Figure 22
DACK delay time 1	t <sub>DACD1</sub>	_	15	ns	Figures 22
DACK delay time 2	t <sub>DACD2</sub>	_	15	ns	22.24




Figure 22.21 DMAC (DREQ) Input Timing




Figure 22.22 DMAC (TEND) Output Timing

Rev. 2.00 Jun. 28, 2007 Page 836 of 864




Figure 22.23 DMAC Single-Address Transfer Timing: 2-State Access

Rev. 2.00 Jun. 28, 2007 Pag




Figure 22.24 DMAC Single-Address Transfer Timing: 3-State Access

REJ09B0341-0200



							_
	Input data ho	ıld time	t <sub>prh</sub>	25		ns	
TPU	Timer output	delay time	t <sub>TOCD</sub>		40	ns	Figure
	Timer input s	etup time	t <sub>TICS</sub>	25		ns	
	Timer clock in	nput setup time	t <sub>rcks</sub>	25		ns	Figure
	Timer clock pulse width	Single-edge setting	t <sub>TCKWH</sub>	1.5	_	t <sub>cyc</sub>	
		Both-edge setting	t <sub>TCKWL</sub>	2.5		t <sub>cyc</sub>	
PPG	Pulse output	Pulse output delay time			40	ns	Figure
8-bit	Timer output	delay time	t <sub>POD</sub>		40	ns	Figure
timer	Timer reset in	Timer reset input setup time		25		ns	Figure
	Timer clock in	nput setup time	t <sub>TMRS</sub>	25		ns	Figure
	Timer clock pulse width	Single-edge setting	t <sub>mcwh</sub>	1.5	_	t <sub>cyc</sub>	
		Both-edge setting	t <sub>TMCWL</sub>	2.5		t <sub>cyc</sub>	
WDT	Overflow out	put delay time	t <sub>wovd</sub>		40	ns	Figure
SCI	Input clock	Asynchronous	t <sub>Scyc</sub>	4		t <sub>cyc</sub>	Figure
	cycle	Clocked synchronous		6			

 $\mathbf{t}_{\text{sckw}}$ 

 $t_{\underline{\text{SCKr}}}$ 

 $\mathbf{t}_{_{\text{SCKf}}}$ 

 $\mathbf{t}_{\text{\tiny PRS}}$ 

Input data setup time

Input clock pulse width

Input clock rise time

Input clock fall time



0.4

25

0.6

 $t_{\text{Scyc}}$ 

 $\mathbf{t}_{_{\mathrm{cyc}}}$ 

 $\mathbf{t}_{_{\mathrm{cyc}}}$ 

Rev. 2.00 Jun. 28, 2007 Pag

ns

REJ09




Figure 22.25 I/O Port Input/Output Timing




Figure 22.26 TPU Input/Output Timing




Figure 22.27 TPU Clock Input Timing

Rev. 2.00 Jun. 28, 2007 Page 840 of 864

REJ09B0341-0200



## Figure 22.29 8-Bit Timer Output Timing




Figure 22.30 8-Bit Timer Reset Input Timing




Figure 22.31 8-Bit Timer Clock Input Timing




Figure 22.32 WDT Output Timing

REJ09



Figure 22.34 SCI Input/Output Timing: Clocked Synchronous Mode




Figure 22.35 A/D Converter External Trigger Input Timing

Conversion time	7.4	_	_
Analog input capacitance	_	_	20
Permissible signal source impedance	_	_	10
Nonlinearity error	_	_	±7.5
Offset error	_	_	±7.5
Full-scale error	_	_	±7.5
Quantization error	_	±0.5	_
Absolute accuracy	_	_	±8.0

#### 22.5 **D/A Conversion Characteristics**

### Table 22.10 D/A Conversion Characteristics

 $V_{ss} = AV_{ss} = 0 \text{ V}, P\phi = 8 \text{ MHz to } 35 \text{ MHz},$ 

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40$ °C to +85°C (wide-range specifications)

Conditions:  $V_{cc} = 3.0 \text{ V}$  to 3.6 V,  $AV_{cc} = 3.0 \text{ V}$  to 3.6 V,  $V_{ref} = 3.0 \text{ V}$  to  $AV_{cc}$ 

Item	Min.	Тур.	Max.	Unit	Test Condi
Resolution	8	8	8	Bit	
Conversion time	_	_	10	μS	20-pF capad
Absolute accuracy	_	±2.0	±3.0	LSB	2-MΩ resist
		_	±2.0	LSB	4-MΩ resist



Rev. 2.00 Jun. 28, 2007 Pag REJ09

μS рF kΩ LS LS

LS

Item	Symbol	Min.	Тур.	Max.	Unit	Cond
Programming time*1, *2, *4	t <sub>P</sub>	_	1	10	ms/128 bytes	
Erasure time* <sup>1,</sup> * <sup>2,</sup> * <sup>4</sup>	t <sub>E</sub>	_	250	1500	ms/4-Kbyte block	
		_	500	4000	ms/32-Kbyte block	
		_	750	6500	ms/64-Kbyte block	
Programming time (total)*1. **2. **4	$\Sigma_{\rm tP}$	_	6	18	s/768 Kbytes	$T_a = 2$
Erasure time (total)*1, *2, *4	$\Sigma_{\rm tE}$	_	10	30	s/768 Kbytes	$T_a = 2$
Programming, Erasure time (total)*1, *2, *4	$\Sigma_{\mathrm{tPE}}$	_	16	48	s/768 Kbytes	$T_a = 2$
Overwrite count	N <sub>wec</sub>	100*3	_	_	times	
Data save time*5	T <sub>DRP</sub>	10	_	_	years	

**Test** 

Notes: 1. Programming time and erase time depend on data in the flash memory.

- 2. Programming time and erase time do not include time for data transfer.
- Programming time and erase time do not include time for data transfer.
   All the characteristics after programming are guaranteed within this value (gua
- value is from 1 to Min. value).
- 4. Characteristics when programming is performed within the Min. value

			_	500	4000	ms/32-Kbyte block	
			_	750	6500	ms/64-Kbyte block	
Programming time (total)*1, *2, *4		$\boldsymbol{\Sigma}_{\text{tP}}$	_	4	12	s/512 Kbytes	T <sub>a</sub> =
Erasure time (total)*1, *2, *4		$\Sigma_{\rm tE}$	_	10	30	s/512 Kbytes	T <sub>a</sub> =
Programming, Erasure time (total)*1, *2, *4		$\Sigma_{\rm tPE}$	_	14	42	s/512 Kbytes	T <sub>a</sub> =
Overwrite	Overwrite count		100* <sup>3</sup>	_	_	times	
Data rete	Data retention time*4		10	_	_	years	
Notes: 1	. Programming til	me and er	asure time	e depend	on the da	ta in the flash me	emory.
2	. Programming til	me and er	asure time	e do not i	nclude tim	e for data transfe	er.
3	. All the characte value is from 1 to			ming are	guarante	ed within this valu	ue (gu
4	. Characteristics	when proc	ramming	is perfori	med within	the Min. value	

t<sub>F</sub>

1

250

10

1500

ms/128 bytes

Rev. 2.00 Jun. 28, 2007 Pag

REJ09

ms/4-Kbyte block

Programming time\*<sup>1,</sup> \*<sup>2,</sup> \*<sup>4</sup>

Erasure time\*1, \*2, \*4



Rev. 2.00 Jun. 28, 2007 Page 846 of 864

REJ09B0341-0200



DA1/				
IRQ7-B				[DAOE1 = 0]
				Hi-Z
P65 to P60	All	Hi-Z	Hi-Z	Keep
PA0/ BREQO/ BS-A	All	Hi-Z	Hi-Z	[BREQO output] Hi-Z [BS output] Keep [Other than above]
				Keep

Port 2

Part3

R55 to

P50

P56/

AN6/

DA0/

P57/

AN7/

ĪRQ6-B

ΑII

ΑII

ΑII

ΑII

ΑII

Hi-Z

Keep

Keep

Hi-Z

Keep

Hi-Z

Keep

[DAOE0 = 1]

[DAOE0 = 0]

[DAOE1 = 1]

Keep

Keep

Hi-Z

Keep

Hi-Z

Keep

Hi-Z

Keep

[BREQO

[BS output]

Other than

above]

Keep

Rev. 2.00 Jun. 28, 2007 Pag

output]

Hi-Z

Hi-Z

[DAOE0 = 1]

[DAOE0 = 0]

[DAOE1 = 1]

[DAOE1 = 0]

Kee

Kee

Kee

Kee

Kee

Kee

 $\overline{\mathsf{BR}}$ 

[BS

Hi-2

[Ot

abo

Kee

REJ09

BREQ/ WAIT				Hi-Z	Hi-Z	Hi-Z
WALL				[WAIT input]	[WAIT input]	[WAI
				Hi-Z	Hi-Z	Hi-Z
				[Other than above]	[Other than above]	
				Keep	Keep	
PA3/ LLWR/	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep
LLB	External extended mode (EXPE = 1)	Н	Hi-Z	Н	Hi-Z	Hi-Z
PA4/ LHWR/	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep
LUB	External extended mode (EXPE = 1)	Н	Hi-Z	[LHWR, LUB output]	[LHWR, LUB output]	[LHV outpu
				Н	Hi-Z	Hi-Z
				[Other than above]	[Other than above]	[Othe
				Keep	Keep	Keep
PA5/RD	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep
	External extended mode (EXPE = 1)	Н	Hi-Z	Н	Hi-Z	Hi-Z

Hi-Z

[BREQ input]

[BRE

[BREQ input]

Rev. 2.00 Jun. 28, 2007 Page 848 of 864

Hi-Z

REJ09B0341-0200

All

PA2/

	External extended mode (EXPE = 1)	Clock output	Hi-Z	[Other than above]
				Keep
PB0/ CS0/	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	[CS output]
CS0/ CS4/				_H
CS5-B	External extended mode (EXPE = 1)	Н		[Other than above]
				Keep
PB1/	All	Hi-Z	Hi-Z	[CS output]
CS1/ CS2-B/				Н
CS2-B/ CS5-A/ CS6-B/				[Other than above]
CS7-B				Keep
PB2/	All	Hi-Z	Hi-Z	[CS output]
CS2-A/				Н
CS6-A				[Other than above]
				Keep
PB3/	All	Hi-Z	Hi-Z	$[\overline{\text{CS}} \text{ output}]$
CS3/ CS7-A				Н
C57-A				[Other than above]
				Keep
				Rev.
				1100.

Hi-Z

[Clock output]

Н

PA7/Bφ

Single-chip mode

(EXPE = 0)

abo

Kee

REJ09

[Other than

Rev. 2.00 Jun. 28, 2007 Pag

[Clock output]

Other than

[CS output]

Other than above]

[CS output]

[Other than

 $[\overline{CS} \text{ output}]$ 

above]

Keep

Hi-Z

Hi-Z

above]

Keep

above]

Keep

Hi-Z

Keep

Hi-Z

Н

[Clo

Clo [Ot

abo Kee

[CS

Hi-2 [Ot

abo

Kee

[CS

Hi-2

[Ot

abo

Kee [CS

	ROM enabled extended mode	Hi-Z	Hi-Z	Keep
	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep
PF7 to PF0	External extended mode (EXPE = 1)	L/ Hi-Z*	Hi-Z	Keep
	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep
Port H	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep
	External extended mode (EXPE = 1)	Hi-Z	Hi-Z	Hi-Z

Hi-Z

Hi-Z

Hi-Z

Keep

Keep

Keep

Hi-Z

[Address

Other than

output]

above]

Keep

Keep

[Address

Other than

output]

above]

Keep

Keep

Keep

Hi-Z

Hi-Z

Hi-Z

Keep

Hi-Z

[Add

outp

Hi-Z

[Oth

abov

Keep

Keep

[Add

outp

Hi-Z

[Oth

abov

Keep

Keep

Keep

Hi-Z

Single-chip mode

External extended

mode (EXPE = 1)

(EXPE = 0)

Port E



Rev. 2.00 Jun. 28, 2007 Page 850 of 864

#### 32-bit Hi-Z Hi-Z bus

mode

High level

Low level

High impedance

[Legend] H:

L:

Keep:

Hi-Z:

Input ports become high-impedance, and output ports retain the state.

Hi-Z

Hi-Z

Hi-Z

REJ09

Rev. 2.00 Jun. 28, 2007 Page 852 of 864 REJ09B0341-0200

RENESAS




Figure C.1 Package Dimensions (TFP-120V)



Rev. 2.00 Jun. 28, 2007 Pag REJ09

	. ,
NMI	$\bullet$ Connect to $V_{\scriptscriptstyle CC}$ via a pull-up resistor.
EXTAL	(Always used as a clock pin)
XTAL	Leave the pin unconnected.
WDTOVF	Leave the pin unconnected.
Port 1	- Connect each pin to $V_{\rm cc}$ via a pull-up resistor or to $V_{\rm ss}$ via a pull-or
Port 2	resistor.
Port 3	
Port 6	
PA2 to PA0	
PB3 to PB1	
PF7 to PF5	
Port 5	• Connect each pin to $AV_{cc}$ via a pull-up resistor or to $AV_{ss}$ via a pull-up resistor or $AV_{ss}$ via $AV_{ss}$ vi

| MD2, MD1, MD0 | (Always used as mode pins)

Rev. 2.00 Jun. 28, 2007 Page 854 of 864

RENESAS

resistor.

	the pin unconnected.
PB0	Since this is the CS0 output in its initial state, leave the pin unconnected.
Port D	Since this is the address output in
Port E	its initial state, leave the pin
PF4 to PF0	unconnected.
Port H	(Used as a data bus)
Port I	(Used as a data bus) Since this is a general-purpose input port in its initial state, connect each pin to $V_{\rm cc}$ via a pull-up resistor or connect each pin to $V_{\rm ss}$ via a pull-down resistor.
V	- Connect to AV

V<sub>ref</sub> • Connect to AV<sub>cc</sub>.

Notes: 1. Do not change the initial value (input buffer disabled) of PnICR corresponding unused pin.

 When changing the pin function from its initial state, use a pull-up or pull-dow as needed.

Rev. 2.00 Jun. 28, 2007 Page 856 of 864

REJ09B0341-0200



(2) Programming Procedure in User Program Mode		<ol> <li>After initializing VBR to H'00000000, set the to 1 to execute download. To set the SCC of the following conditions must be satisfied.</li> </ol>						
		:						
			he values nd ER1 ar	_	_			r t
18.13 Standard Serial Communication Interface Specifications for Boot Mode	721	Modified						
		Command, H	22, (one byte): Inq	uiry regardin	g multiplication	ratio		
		Response	H'32	Size	Number of			
(3) Inquiry and Selection States					multiplica-			
(e) Multiplication Ratio Inquiry					tion types			
			Number of	Multipli-	-			
			multiplication	cation				
			ratios	ratio				
			SUM					
		• Response, H'3	32, (one byte): Re	sponse to the	multiplication r	atio inqu	iiry	
		Size (one byte)	e): The amount of	data that rep	resents the num	ber of m	nultiplica	ation
		multiplication i	ratios and the mul	tiplication rati	os			
		Number of mu	Itiplication types (	one byte): Th	e number of mu	ıltiplicati	on type	s to
		can be set.						
		:						
		Multiplication	ratio (one byte)					
		•	ratio: The value of			when the	e clock-	freq
		four, the value	of multiplication r	atio will be H	'04.)			
			The inverse of the		-		r (e.g. v	vhe
		-	, the value of divis					
			f multiplication rati					ultip
		as many group	os of data are retu	med as mere	are munipicati	лі types		
	_	<b>&gt;</b>		Hev. 2.0	00 Jun. 28	3, 200	)7 P	aç

Note Modified

689

18.8.2 User Program Mode



Rev. 2.00 Jun. 28, 2007 Pag REJ09

	can be set.		
743	Modified		
	15. The contents of general registers ER0 and not saved during download of an on-chip p initialization, programming, or erasure. Wh needed, save the general registers before download request or before execution of initialization, programming, or erasure usin procedure program.		
751	Deleted		
	4. Note that the frequency of \$\phi\$ will be changed middle of a bus cycle when setting SCKCR executing the external bus cycle with the wrbuffer function.		

• Number of multiplication types (one byte): The number of multiplication types to w

Rev. 2.00 Jun. 28, 2007 Page 858 of 864

Λ
A/D conversion accuracy
A/D converter
Absolute accuracy637
Address error
Address map
Address modes 259
Address/data multiplexed
I/O interface
All-module-clock-stop mode 756, 767
Area 0
Area 1
Area 2
Area 3
Area 4
Area 5
Area 6
Area 7
Area division
Asynchronous mode

Average transfer rate generator...... 552

Available output signals and settings

B

Cascaded connection..... Cascaded operation ..... Chain transfer

Bus aroltration..... Bus configuration..... Bus controller (BSC)..... Bus cycle division..... Bus modes..... Bus width ..... Bus-released state..... Byte control SRAM interface .....

Chip select signals..... Clock pulse generator .....

 $\mathbf{C}$ 

Clock synchronization cycle (Tsy Clocked synchronous mode ......

Communications protocol..... Compare match A ..... Compare match B .....

Compare match count mode ...... Compare match signal..... CPU priority control function

over DTC and DMAC..... Crystal resonator..... Cycle stealing mode.....

Rev. 2.00 Jun. 28, 2007 Pag

		General registers
E		•
Endian and data alignment	. 172	
Endian format	. 164	Н
Error protection	. 707	Hardware protection
Error signal	. 608	Hardware standby mode
Exception handling	75	·
Exception handling vector table	76	
Exception-handling state	61	I
Extended repeat area	. 257	I/O ports
Extended repeat area function	. 270	ID code
Extension of chip select $(\overline{CS})$		Idle cycle
assertion period		Illegal instruction
External access bus		Input buffer control register
External bus	. 158	Internal block diagram
External bus clock (Bφ)154	, 745	Internal interrupts
External bus interface	. 163	Internal peripheral bus
External clock	. 750	Internal system bus
External interrupts	. 107	Interrupt
		Interrupt control mode 0
		Interrupt control mode 2
F		Interrupt controller
Flash erase block select parameter	. 679	Interrupt exception handling seque
Flash memory	. 651	Interrupt exception handling
Flash multipurpose address		vector table
area parameter	. 677	Interrupt response times
		Interrupt sources
Rev. 2.00 Jun. 28, 2007 Page 860 of 864		



G

General illegal instructions .....

M	
Mark state 583, 62	0
MCU operating modes6	3 <b>P</b>
Memory MAT configuration 65	5 Package dimensions
Mode 16	- · · · · · · · · · · · · · · · · · · ·
Mode 26	8 Periodic count operation
Mode 46	8 Peripheral module clock (Pφ)
Mode 56	8 Pin assignments
Mode 66	9 Pin functions
Mode 76	9 PLL circuit
Mode pin6	3 Port function controller
Module stop function	
Multi-clock function	
Multiprocessor bit	4 Procedure program
Multiprocessor communication	Processing states
function	4 Product lineup
	Program execution state
	Program stop state
N	Programmable pulse generator (P
NMI interrupt	Programmer mode
Nonlinearity error	Duo anomanin a/anasin a intanfa aa
Non-overlapping pulse output	Duoii/
Normal transfer mode	i i f
Number of access evales 16	Drogramming/

Number of access cycles......165



Rev. 2.00 Jun. 28, 2007 Pag

REJ09

erasing interface register ..... Protection..... Pull-up MOS control register......

Output trigger..... Overflow .....

1 1D 11 CIC			
ADCR	631, 787, 800, 809	FPCS	
ADCSR	629, 787, 800, 809	FPEFEQ	
	628, 787, 800, 809	FPFR	
	134, 783, 795, 805	FTDAR	
	145, 783, 795, 805	ICR	355, 780,
	147, 783, 795, 805	IDLCR	143, 783
	150, 783, 796, 806	IER	99, 785,
	574, 786, 799, 809	INTCR	94, 785
	29	IPR	97, 782
	95, 785, 798, 807	ISCRH	101, 782
		ISCRL	101, 782
	314	ISR	105, 785
	141, 783, 795, 805	MAC	
	252, 781, 792, 804	MDCR	
	645, 786, 799, 808	MPXCR	
	644, 786, 799, 808	MRA	
	644, 786, 799, 808	MRB	
		MSTPCRA	
	242, 781, 791, 804	MSTPCRB	
	239, 781, 791, 804	MSTPCRC	
	353, 780, 790, 803	NDERH	
	243, 781, 792, 804	NDERL	
	243, 781, 792, 804	NDRH	
	240, 781, 791, 804	NDRL	
		ODR	
	354, 780, 790, 803	PC	
		PCR (I/O ports)	
		PCR (PPG)	
DICCK	316, 785, 798, 807	1 011 (11 0)	, , , , , ,
Rev. 2.00 Jun. 28, 20	07 Page 862 of 864		
Rev. 2.00 Jun. 28, 20	07 Page 862 of 864	545	

ABWCR ......133, 783, 795, 805

FMPDR.....

~		S
	31	Sample-and-hold circuit
SBYCR	758, 783, 796, 806	Scan mode
SCKCR	746, 783, 796, 806	Serial communication interface (S
SCMR	573, 786, 799, 809	Short address mode
SCR	560, 786, 799, 809	Single address mode
SEMR	581, 783, 796, 806	Single mode
SMR	557, 786, 799, 809	Sleep mode
SRAMCR	149, 783, 796, 806	Slot illegal instruction
SSIER	106, 781, 791, 804	Smart card interface
SSR	564, 786, 799, 809	Software protection
SYSCR	66, 783, 796, 806	Software standby mode
	519, 787, 800, 810	Space state
	516, 787, 800, 810	Stack status after exception handl
` /	442, 788, 801, 810	Standard serial communication
` ′	540, 787, 800, 810	interface specifications for boot n
* *	516, 787, 800, 810	Start bit
	517, 787, 800, 810	State transitions
	517, 787, 800, 810	Stop bit
` ′	412, 787, 801, 810	Strobe assert/negate timing
	521, 787, 800, 810	Synchronous clearing
	541, 787, 800, 810	Synchronous presetting
100 ()		Synchronous presenting

PODRL ...... 495, 786, 799, 809

PORT...... 354, 785, 798, 808

RAMER...... 680, 783, 796, 806

RDNCR ...... 140, 783, 795, 805

RDR......556, 786, 799, 809

RSR...... 555 RSTCSR ..... 542, 787, 800, 810 

WTCRB ...... 135, 78

Repeat transfer mode .....

Reset .....

Reset state .....

Resolution .....

REJ09

Rev. 2.00 Jun. 28, 2007 Pag

Vatchdog timer (WDT) Vatchdog timer mode Vrite data buffer function
e e
Vrite data buffer function
or external data bus
Vrite data buffer function
or peripheral modules

## Renesas 32-Bit CISC Microcomputer Hardware Manual H8SX/1657 Group

Publication Date: Rev.1.00, Sep. 25, 2006

Rev.2.00, Jun. 28, 2007

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.
Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2007. Renesas Technology Corp., All rights reserved. Printed in Japan.



#### **RENESAS SALES OFFICES**

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -866 (21) 5877-1818, Fax: -865 (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655 &213-0200, Fax: <655 &278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 × (2) 796-3115, Fax: <82 × (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Ammourp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tel: <603> 7955-9390, Fax: <603> 7955-9510

# H8SX/1657 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600\_USB\_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF