

Fm+ parallel bus to I<sup>2</sup>C-bus controller Rev. 4 — 29 September 2011

#### **General description** 1.

The PCA9665/PCA9665A serves as an interface between most standard parallel-bus microcontrollers/microprocessors and the serial I<sup>2</sup>C-bus and allows the parallel bus system to communicate bidirectionally with the I<sup>2</sup>C-bus. The PCA9665/PCA9665A can operate as a master or a slave and can be a transmitter or receiver. Communication with the I<sup>2</sup>C-bus is carried out on a Byte or Buffered mode using interrupt or polled handshake. The PCA9665/PCA9665A controls all the l<sup>2</sup>C-bus specific sequences, protocol, arbitration and timing with no external timing element required.

The PCA9665 and PCA9665A have the same footprint as the PCA9564 with additional features:

- 1 MHz transmission speeds
- Up to 25 mA drive capability on SCL/SDA
- 68-byte buffer
- I<sup>2</sup>C-bus General Call
- Software reset on the parallel bus

#### Features and benefits 2.

- Parallel-bus to I<sup>2</sup>C-bus protocol converter and interface
- Both master and slave functions
- Multi-master capability
- Internal oscillator trimmed to 15 % accuracy reduces external components
- 1 Mbit/s and up to 25 mA SCL/SDA I<sub>OL</sub> (Fast-mode Plus (Fm+)) capability
- I<sup>2</sup>C-bus General Call capability
- Software reset on parallel bus
- 68-byte data buffer
- Operating supply voltage: 2.3 V to 3.6 V
- 5 V tolerant I/Os
- Standard-mode and Fast-mode I<sup>2</sup>C-bus capable and compatible with SMBus
- PCA9665A 'glitch-free' restart is suitable for use with buffer drivers
- ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Packages offered:
  - PCA9665: SO20, TSSOP20, HVQFN20
  - PCA9665A: TSSOP20



## 3. Applications

- Add I<sup>2</sup>C-bus port to controllers/processors that do not have one
- Add additional I<sup>2</sup>C-bus ports to controllers/processors that need multiple I<sup>2</sup>C-bus ports
- Converts 8 bits of parallel data to serial data stream to prevent having to run a large number of traces across the entire printed-circuit board


### 4. Ordering information

## Table 1.Ordering information $T_{amb} = -40$ °C to +85 °C.

Type number	Topside	Package					
	mark	Name	Description				
PCA9665BS	9665	HVQFN20	plastic thermal enhanced very thin quad flat package; no leads; 20 terminals; body 5 $\times$ 5 $\times$ 0.85 mm	SOT662-1			
PCA9665D	PCA9665D	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1			
PCA9665PW	PCA9665	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1			
PCA9665APW	CA9665A	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1			

Fm+ parallel bus to I<sup>2</sup>C-bus controller

### 5. Block diagram




Product data sheet

Fm+ parallel bus to I<sup>2</sup>C-bus controller

### 6. Pinning information

### 6.1 Pinning



### Fm+ parallel bus to I<sup>2</sup>C-bus controller

### 6.2 Pin description

Table 2.	Pin descri	ption						
Symbol	Pin		Туре	Description				
	SO20, TSSOP20	HVQFN20						
D0	1	18	I/O	Data bus: Bidirectional 3-state data bus used to				
D1	2	19	I/O	<ul> <li>transfer commands, data and status between the bus</li> <li>controller and the CPU. D0 is the least significant bit.</li> </ul>				
D2	3	20	I/O					
D3	4	1	I/O					
D4	5	2	I/O					
D5	6	3	I/O					
D6	7	4	I/O					
D7	8	5	I/O					
i.c.	9	6	-	<b>internally connected:</b> must be left floating (pulled LOW internally)				
V <sub>SS</sub>	10	7 <u>[1]</u>	power	Supply ground				
WR	11	8	I	Write strobe: When LOW and $\overline{CE}$ is also LOW, the content of the data bus is loaded into the addressed register. Data are latched on the rising edge of either WR or CE.				
RD	12	9	I	<b>Read strobe:</b> When LOW and $\overline{CE}$ is also LOW, causes the contents of the addressed register to be presented on the data bus. The read cycle begins on the falling edge of RD.				
CE	13	10	I	<b>Chip Enable:</b> Active LOW input signal. When LOW, data transfers between the CPU and the bus controller are enabled on D0 to D7 as controlled by the WR, RD and A0 to A1 inputs. When HIGH, places the D0 to D7 lines in the 3-state condition.				
				Data are written into the addressed register on rising edge of either CE or WR.				
A0	14	11	I	Address inputs: Selects the bus controller's internal				
A1	15	12	l	registers and ports for read/write operations.				
INT	16	13	0	Interrupt request: Active LOW, open-drain, output. This pin requires a pull-up device.				
RESET	17	14	I	<b>Reset:</b> Active LOW input. A LOW level clears internal registers and resets the I <sup>2</sup> C-bus state machine.				
SCL	18	15	I/O	l <sup>2</sup> C-bus serial clock input/output (open-drain). This pin requires a pull-up device.				
SDA	19	16	I/O	I <sup>2</sup> C-bus serial data input/output (open-drain). This pin requires a pull-up device.				
V <sub>DD</sub>	20	17	power	Power supply: 2.3 V to 3.6 V				

[1] HVQFN20 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

### 7. Functional description

### 7.1 General

The PCA9665/PCA9665A acts as an interface device between standard high-speed parallel buses and the serial I<sup>2</sup>C-bus. On the I<sup>2</sup>C-bus, it can act either as a master or slave. Bidirectional data transfer between the I<sup>2</sup>C-bus and the parallel-bus microcontroller is carried out on a byte or buffered basis, using either an interrupt or polled handshake.

### 7.2 Internal oscillator

The PCA9665/PCA9665A contains an internal oscillator which is used for all l<sup>2</sup>C-bus timing. Typical oscillator frequency is 28.5 MHz for the PCA9665 and 32 MHz for the PCA9665A. The oscillator requires up to 550  $\mu$ s to start-up after ENSIO bit is set to '1'.

### 7.3 Registers

The PCA9665/PCA9665A contains eleven registers which are used to configure the operation of the device as well as to send and receive serial data. There are four registers that can be accessed directly and seven registers that are accessed indirectly by setting a register pointer.

The four direct registers are selected by setting pins A0 and A1 to the appropriate logic levels before a read or write operation is executed on the parallel bus.

The seven indirect registers require that the INDPTR (indirect register pointer, one of the four direct registers described above) is initially loaded with the address of the register in the indirect address space before a read or write is performed to the INDIRECT data field.

For example, in order to write to the indirectly addressed I2CSCLL register, the INDPTR register should be loaded with 02h by performing a write to the direct INDPTR register (A1 = 0, A0 = 0). Then the I2CSCLL register can be programmed by writing to the INDIRECT data field (A1 = 1, A0 = 0) in the direct address space. Register mapping is described in Table 3, Table 4 and Figure 5.

**Remark:** Do not write to any I<sup>2</sup>C-bus registers while the I<sup>2</sup>C-bus is busy and the PCA9665/PCA9665A is in master or addressed slave mode.

Register name	Register function	A1	A0	Read/Write	Default
I2CSTA	status	0	0	R	F8h
INDPTR	indirect register pointer	0	0	W	00h
I2CDAT	data	0	1	R/W	00h
I2CCON	control	1	1	R/W	00h <sup>[1]</sup>
INDIRECT	indirect data field access	1	0	R/W	00h


#### Table 3. Direct register selection by setting A0 and A1

[1] See Section 8.10 "Power-on reset" for more detail.

Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### Table 4. Indirect register selection by setting A1 = 1 and A0 = 0

	•	0		
Register name	Register function	INDPTR	Read/Write	Default
I2CCOUNT	byte count	00h	R/W	01h
I2CADR	own address	01h	R/W	E0h
I2CSCLL	SCL LOW period	02h	R/W	9Dh
I2CSCLH	SCL HIGH period	03h	R/W	86h
I2CTO	time-out	04h	R/W	FFh
I2CPRESET	parallel software reset	05h	W	00h
I2CMODE	I <sup>2</sup> C-bus mode	06h	R/W	00h



All information provided in this document is subject to legal disclaimers

#### 7.3.1 Direct registers

1:0

#### 7.3.1.1 The Status register, I2CSTA (A1 = 0, A0 = 0)

I2CSTA is an 8-bit read-only register. The two least significant bits are always zero. The six most significant bits contain the status code. There are 30 possible status codes. When I2CSTA contains F8h, it indicates the idle state and therefore no serial interrupt is requested. All other I2CSTA values correspond to defined states. When each of these states is entered, a serial interrupt is requested (SI = 1 and  $\overline{INT}$  asserted LOW).

**Remark:** Data in I2CSTA is valid only when a serial interrupt occurs (SI = 1 and  $\overline{INT}$  asserted LOW). Reading the register when SI = 0 and  $\overline{INT}$  is HIGH may cause wrong values to be read.

7	6	5	4	3	2	1	0	
ST5	ST4	ST3	ST2	ST1	ST0	0	0	
Table 6.       I2CSTA - Status register (A1 = 0, A0 = 0) bit description								
Bit	Symbol	Descrip	tion					
	eynise.	Descrip						

#### Table 5. I2CSTA - Status register (A1 = 0, A0 = 0) bit allocation

always at zero

#### 7.3.1.2 The Indirect Pointer register, INDPTR (A1 = 0, A0 = 0)

Table 7.	<b>INDPTR - Indirect Register Pointer (A1 = 0, A0 = 0) bit allocation</b>	
----------	---	--

7	6	5	4	3	2	1	0
-	-	-	-	-	IP2	IP1	IP0

#### Table 8. INDPTR - Indirect Pointer register (A1 = 0, A0 = 0) bit description

Bit	Symbol	Description
7:3	-	reserved; must be written with zeroes
2:0	IP2 to IP0	address of the indirect register

INDPTR is an 8-bit write-only register. It contains a pointer to a register in the indirect address space (IP[2:0]). The value in the register will determine what indirect register will be accessed when the INDIRECT register is read or written, as defined in <u>Table 4</u>.

#### 7.3.1.3 The $l^2$ C-bus Data register, $l^2$ CDAT (A1 = 0, A0 = 1)

I2CDAT is an 8-bit read/write register. It contains a byte of serial data to be transmitted or a byte which has just been received. In master mode, this includes the slave address that the master wants to send out on the I<sup>2</sup>C-bus, with the most significant bit of the slave address in the SD7 bit position and the Read/Write bit in the SD0 bit position. The CPU can read from and write to this 8-bit register while the PCA9665/PCA9665A is not in the process of shifting a byte. This occurs when PCA9665/PCA9665A is in a defined state and the serial interrupt flag is set. Data in I2CDAT remains stable as long as SI is set. Whenever the PCA9665/PCA9665A generates an interrupt, the I2CDAT register contains the data byte that was just transferred on the I<sup>2</sup>C-bus.

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Ω

In Byte mode, the CPU can read or write a single byte at a time. In Buffered mode, the CPU can read or write up to 68 bytes at a time. See <u>Section 8.1 "Configuration modes"</u> for more detail.

**Remark:** The I2CDAT register will capture the serial address as data when addressed via the serial bus.

**Remark:** In Byte mode only, the data register will capture data from the serial bus during 38h (arbitration lost in slave address + R/W or data bytes causing this data in I2CDAT to be changed), so the I2CDAT register will need to be reloaded when the bus becomes free.

In Buffered mode, the data is not written in the data register when arbitration is lost, which keeps the buffer intact.

Table 9.	I2CDAI - D	ata register (	A1 = 0, A0 =	= 1) bit alloc	ation	
7	6	5	Λ	3	2	1

....

	-	-		-			-
SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0

#### Table 10. I2CDAT - Data register (A1 = 0, A0 = 1) bit description

Bit	Symbol	Description
7:0	SD[7:0]	Eight bits to be transmitted or just received. A logic 1 in I2CDAT corresponds to a HIGH level on the I <sup>2</sup> C-bus. A logic 0 corresponds to a LOW level on the bus.

#### 7.3.1.4 The Control register, I2CCON (A1 = 1, A0 = 1)

I2CCON is an 8-bit read/write register. Two bits are affected by the bus controller hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the I<sup>2</sup>C-bus. A Write to the I2CCON register via the parallel interface automatically clears the SI bit, which causes the Serial Interrupt line to be de-asserted and the next clock pulse on the SCL line to be generated.

**Remark:** Since none of the registers should be written to via the parallel interface once the Serial Interrupt line has been de-asserted, all the other registers that need to be modified should be written to before the content of the I2CCON register is modified.

#### Table 11. I2CCON - Control register (A1 = 1, A0 = 1) bit allocation

7	6	5	4	3	2	1	0
AA	ENSIO	STA	STO	SI	-	-	MODE

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### Table 12. I2CCON - Control register (A1 = 1, A0 = 1) bit description

Table	∋12. I2C	CON - Control register (A1 = 1, A0 = 1) bit description
Bit	Symbol	Description
7	AA	The Assert Acknowledge flag.
		AA = 1: If the AA flag is set, an acknowledge (LOW level on SDA) will be returned during the acknowledge clock pulse on the SCL line when:
		• 'Own slave address' has been received (as defined in I2CADR register).
		<ul> <li>A data byte has been received while the bus controller is in the Master Receiver mode.</li> </ul>
		• A data byte has been received while the bus controller is in the addressed Slave Receiver mode.
		AA = 0: if the AA flag is reset, a not acknowledge (HIGH level on SDA) will be returned during the acknowledge clock pulse on SCL when:
		• 'Own slave address' has been received (as defined in I2CADR register).
		<ul> <li>A data byte has been received while the PCA9665/PCA9665A is in the Master Receiver mode.</li> </ul>
		<ul> <li>A data byte has been received while the PCA9665/PCA9665A is in the addressed Slave Receiver mode.</li> </ul>
		When the bus controller is in the addressed Slave Transmitter mode, state C8h will be entered after the last data byte is transmitted and an ACK is received from the Master Receiver (see Figure 9 and Figure 13). When SI is cleared, the PCA9665/PCA9665A enters the not addressed Slave Receiver mode, and the SDA line remains at a HIGH level. In state C8h, the AA flag can be set again for future address recognition.
		When the PCA9665/PCA9665A is in the not addressed slave mode, its own slav address is ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus, the bus controller can be temporarily released from the I <sup>2</sup> C-bus while the bus status is monitored. While the bus controller is released from the bus, START and STOP conditions are detected, and serial dat is shifted in. Address recognition can be resumed at any time by setting the AA flag.
6	ENSIO	The bus controller enable bit.
		ENSIO = 0: When ENSIO is '0', the SDA and SCL outputs are in a high-impedance state. SDA and SCL input signals are ignored, the PCA9665/PCA9665A is in the 'not addressed' slave state. Internal oscillator is o
		ENSIO = 1: When ENSIO is '1', the PCA9665/PCA9665A is enabled.
		After the ENSIO bit is set to '1', it takes 550 $\mu$ s enable time for the internal oscillator to start up and the serial interface to initialize. The PCA9665/PCA9665. will enter either the master or the slave mode after this time. ENSIO should not b used to temporarily release the PCA9665/PCA9665A from the I <sup>2</sup> C-bus since, when ENSIO is reset, the I <sup>2</sup> C-bus status is lost. The AA flag should be used instead (see description of the AA flag above).
		In the following text, it is accumed that ENSIG: (1) for Normal made exercision

In the following text, it is assumed that ENSIO = '1' for Normal mode operation. For power-up behavior, please refer to <u>Section 8.10 "Power-on reset"</u>.

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Table 12. I2CCON - Control register (A1 = 1, A0 = 1) bit description ... continued

Bit	Symbol	Description
5	STA	The START flag.
		STA = 1: When the STA bit is set to enter a master mode, the bus controller hardware checks the status of the l <sup>2</sup> C-bus and generates a START condition if the bus is free. If the bus is not free, then the bus controller waits for a STOP condition (which will free the bus) and generates a START condition after the minimum buffer time ( $t_{BUF}$ ) has elapsed.
		If STA is set while the bus controller is already in a master mode and one or more bytes are transmitted or received, the bus controller transmits a repeated START condition. STA may be set at any time. STA may also be set when the bus controller is an addressed slave. A START condition will then be generated after a STOP condition and the minimum buffer time ( $t_{BUF}$ ) has elapsed.
		STA = 0: When the STA bit is reset, no START condition or repeated START condition will be generated.
4	STO	The STOP flag.
		STO = 1: When the STO bit is set while the bus controller is in a master mode, a STOP condition is transmitted on the $I^2$ C-bus. When a STOP condition is detected on the bus, the hardware clears the STO flag.
		If the STA and STO bits are both set and the PCA9665/PCA9665A is in master mode, then a STOP condition is transmitted on the $I^2$ C-bus. The bus controller then transmits a START condition after the minimum buffer time ( $t_{BUF}$ ) has elapsed.
		STO = 0 : When the STO bit is reset, no STOP condition will be generated.
3	SI	The Serial Interrupt flag.
		SI = 1: When the SI flag is set, and, if the ENSIO bit is also set, a serial interrupt is requested. SI is set by hardware when one of 29 of the 30 possible states of the bus controller states is entered. The only state that does not cause SI to be set is state F8h, which indicates that no relevant state information is available.
		While SI is set, the LOW period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A HIGH level on the SCL line is unaffected by the serial interrupt flag. SI is automatically cleared when the I2CCON register is written. The SI bit cannot be set by the user.
		SI = 0: When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.
2:1	-	Reserved. When I2CCON is read, zeroes are read. Must be written with zeroes.
0	MODE	The Mode flag.
		MODE = 0; Byte mode. See <u>Section 8.1.1 "Byte mode"</u> for more detail.
		MODE = 1; buffered mode. See <u>Section 8.1.2 "Buffered mode"</u> for more detail.

Remark: ENSIO bit value must be changed only when the I<sup>2</sup>C-bus is idle.

#### 7.3.1.5 The indirect data field access register, INDIRECT (A1 = 1, A0 = 0)

The registers in the indirect address space can be accessed using the INDIRECT data field. Before writing or reading such a register, the INDPTR register should be written with the address of the indirect register that needs to be accessed. Once the INDPTR register contains the appropriate value, reads and writes to the INDIRECT data field will actually read and write the selected indirect register.

#### 7.3.2 Indirect registers

#### 7.3.2.1 The Byte Count register, I2CCOUNT (indirect address 00h)

The I2CCOUNT register is an 8-bit read/write register. It contains the number of bytes that have been stored in Master/Slave Buffered Receiver mode, and the number of bytes to be sent in Master/Slave Buffered Transmitter mode. Bit 7 is the last byte control bit and applies to the Master/Slave Buffered Receiver mode only. The data in the I2CCOUNT register is relevant only in Buffered mode (MODE = 1) and should not be used (read or written) in Byte mode (MODE = 0).

#### Table 13. I2CCOUNT - Byte Count register (indirect address 00h) bit allocation

7	6	5	4	3	2	1	0
LB	BC6	BC5	BC4	BC3	BC2	BC1	BC0

#### Table 14. I2CCOUNT - Byte Count register (indirect address 00h) bit description

Bit	Symbol	Description
7	LB	Last Byte control bit. Master/Slave Buffered Receiver mode only.
		LB = 1: PCA9665/PCA9665A does not acknowledge the last received byte.
		LB = 0: PCA9665/PCA9665A acknowledges the last received byte. A future bus transaction must complete the read sequence by not acknowledging the last byte.
6:0	BC[6:0]	Number of bytes to be read or written (up to 68 bytes). If BC[6:0] is equal to 0 or greater than 68 (44h), no bytes will be read or written and an interrupt is immediately generated after writing to the I2CCON register (in Buffered mode only).

#### 7.3.2.2 The Own Address register, I2CADR (indirect address 01h)

I2CADR is an 8-bit read/write register. It is not affected by the bus controller hardware. The content of this register is unused when the controller is in a master mode. A master should never transmit its own slave address. In the slave modes, the seven most significant bits must be loaded with the microcontroller's own slave address and the least significant bit determines if the General Call address will be recognized or not.

**Remark:** AD[7:1] must be different from the General Call address (000 0000) for proper device operation.

Remark: The I2CADR default value is E0h.

Table 15.	I2CADR - A	ddress regis	ster (indirec	t address 0 <sup>4</sup>	1h) bit alloc	ation	
7	6	5	4	3	2	1	0
AD7	AD6	AD5	AD4	AD3	AD2	AD1	GC

#### Table 16. I2CADR - Address register (indirect address 01h) bit description

Bit	Symbol	Description
7:1	AD[7:1]	Own slave address. The most significant bit corresponds to the first bit received from the I <sup>2</sup> C-bus after a START condition. A logic 1 in I2CADR corresponds to a HIGH level on the I <sup>2</sup> C-bus, and a logic 0 corresponds to a LOW level on the bus.
0	GC	General Call. GC = 1: General Call address (00h) is recognized. GC = 0: General Call address (00h) is ignored.

#### 7.3.2.3 The Clock Rate registers, I2CSCLL and I2CSCLH (indirect addresses 02h and 03h)

I2CSCLL and I2CSCLH are 8-bit read/write registers. They define the data rate for the PCA9665/PCA9665A when used as a bus master. The actual frequency is determined by  $t_{HIGH}$  (time where SCL is HIGH),  $t_{LOW}$  (time where SCL is LOW),  $t_r$  (rise time),  $t_f$  (fall time) and  $t_d$  (delay time) values.

 $t_{HIGH}$  and  $t_{LOW}$  are calculated based on the values that are programmed into I2CSCLH and I2CSCLL registers and the internal oscillator frequency.  $t_r$  and  $t_f$  are system/application dependent.  $t_d$  for the PCA9665 is approximately 175 ns and the PCA9665A is approximately 300 ns.

$$f_{SCL} = \frac{1}{T_{osc}(I2CSCLL + I2CSCLH) + t_r + t_f + t_d}$$
(1)

with  $T_{osc}$  = internal oscillator period = 35 ns  $\pm$  5 ns for the PCA9665 and 33 ns  $\pm$  5 ns for the PCA9665A

The delay time 't<sub>d</sub>' is the sum of the time between the oscillator edge of the SCLL terminal count until the SCL is up to  $0.3V_{DD}$  and the oscillator edge of the SCLH terminal count until the SCL is down to  $0.7V_{DD}$ .

**Remark:** The I2CMODE register needs to be programmed before programming the I2CSCLL and I2CSCLH registers in order to know which I<sup>2</sup>C-bus mode is selected. See <u>Section 7.3.2.6 "The I<sup>2</sup>C-bus mode register, I2CMODE (indirect address 06h)"</u> for more detail.

Standard-mode is the default selected mode at power-up or after reset.

#### Table 17. I2CSCLL - Clock Rate Low register (indirect address 02h) bit allocation

7	6	5	4	3	2	1	0
L7	L6	L5	L4	L3	L2	L1	LO

#### Table 18. I2CSCLL - Clock Rate Low register (indirect address 02h) bit description

Bit	Symbol	Description
7:0	L[7:0]	Eight bits defining the LOW state of SCL.

#### Table 19. I2CSCLH - Clock Rate High register (indirect address 03h) bit allocation

7	6	5	4	3	2	1	0
H7	H6	H5	H4	H3	H2	H1	H0
-							

Table 20.	I2CSCLH - CI	ock Rate High register (indirect address 03h) bit description
Bit	Symbol	Description
7.0	H[7·0]	Fight hits defining the HIGH state of SCI

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### 7.3.2.4 The Time-out register, I2CTO (indirect address 04h)

I2CTO is an 8-bit read/write register. It is used to determine the maximum time that SCL is allowed to be in a LOW logic state before the I<sup>2</sup>C-bus state machine is reset or the PCA9665/PCA9665A initiates a forced action on the I<sup>2</sup>C-bus.

When the I<sup>2</sup>C-bus interface is operating, I2CTO is loaded in the time-out counter at every LOW SCL transition.

					.,		
7	6	5	4	3	2	1	0
TE	TO6	TO5	TO4	TO3	TO2	TO1	TO0

### Table 21. I2CTO - Time-out register (indirect register 04h) bit allocation

Table 22.	I2CTO - Tin	2CTO - Time-out register (indirect register 04h) bit description			
Bit	Symbol	Description			
7	TE	Time-out enable/disable			
		TE = 1: Time-out function enabled			
		TE = 0: Time-out function disabled			
6:0	TO[6:0]	Time-out value. The time-out value may vary some, and is an approximate value.			
		PCA9665 typical time-out period = (I2CTO[6:0] + 1) $\times$ 143 $\mu$ s.			
		PCA9665A typical time-out period = (I2CTO[6:0] + 1) $\times$ 134 $\mu$ s.			

The Time-out register can be used in the following cases:

- When the bus controller, in the master mode, wants to send a START condition and the SCL line is held LOW by some other device. Then the bus controller waits a time period equivalent to the time-out value for the SCL to be released. In case it is not released, the bus controller concludes that there is a bus error, loads 78h in the I2CSTA register, generates an interrupt signal and releases the SCL and SDA lines. After the microcontroller reads the status register, it needs to send a reset in order to reset the bus controller.
- In the master mode, the time-out feature starts every time the SCL goes LOW. If SCL stays LOW for a time period equal to or greater than the time-out value, the bus controller concludes there is a bus error and behaves in the manner described above. When the I<sup>2</sup>C-bus interface is operating, I2CTO is loaded in the time-out counter at every SCL transition. See Section 8.11 "Reset" for more information.
- In case of a forced access to the I<sup>2</sup>C-bus. (See more details in <u>Section 8.9.3 "Forced</u> access to the I<sup>2</sup>C-bus".)

#### 7.3.2.5 The Parallel Software Reset register, I2CPRESET (indirect address 05h)

I2CPRESET is an 8-bit write-only register. Programming the I2CPRESET register allows the user to reset the PCA9665/PCA9665A under software control. The software reset is achieved by writing two consecutive bytes to this register. The first byte must be A5h while the second byte must be 5Ah. The writes must be consecutive and the values must match A5h and 5Ah. If this sequence is not followed as described, the reset is aborted.

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### 7.3.2.6 The I<sup>2</sup>C-bus mode register, I2CMODE (indirect address 06h)

I2CMODE is an 8-bit read/write register. It contains the control bits that select the correct timing parameters when the device is used in master mode (AC[1:0]). Timing parameters involved with AC[1:0] are  $t_{BUF}$ ,  $t_{HD;STA}$ ,  $t_{SU;STA}$ ,  $t_{SU;STO}$ ,  $t_{HIGH}$ ,  $t_{LOW}$ .

 Table 23.
 I2CMODE - I<sup>2</sup>C-bus Mode register (indirect address 06h) bit allocation

Table 24. I2CMODE - I<sup>2</sup>C-bus Mode register (indirect address 06h) bit description

			• •				
7	6	5	4	3	2	1	0
-	-	-	-	-	-	AC1	AC0

		· · · · · · · · · · · · · · · · · · ·
Bit	Symbol	Description
7:2	-	Reserved. When I2CMODE is read, zeroes are read. Must be written with zeroes.
1:0	AC[1:0]	$I^2$ C-bus mode selection to ensure proper timing parameters (see <u>Table 25</u> and <u>Table 51</u> ).
		AC[1:0] = 00: Standard-mode AC parameters selected.
		AC[1:0] = 01: Fast-mode AC parameters selected.
		AC[1:0] = 10: Fast-mode Plus AC parameters selected.
		AC[1:0] = 11: Turbo mode. In this mode, the user is not limited to a maximum frequency of 1 MHz.

**Remark:** Change from an I<sup>2</sup>C-bus mode to a slower one (Fast-mode to Standard-mode, for example) will cause the HIGH and LOW timings of SCL to be violated. It is then required to program the I2CSCLL and I2CSCLH registers with values in accordance with the selected mode.

#### Table 25. I<sup>2</sup>C-bus mode selection example<sup>[1]</sup>

I2CSCLL	I2CSCLH	I <sup>2</sup> C-bus frequ	ency (kHz)	AC[1:0]	Mode
(hexadecimal)	(hexadecimal)	PCA9665 <sup>[2]</sup>	A9665 <sup>[2]</sup> PCA9665A <sup>[3]</sup>		
9D	86	98.0	103.3	00	Standard
2C	14	371.1	371.4	01	Fast
11	09	836.8	788.6	10	Fast-mode Plus
0E	05	1015	932.8	11	Turbo mode

 I2CSCLL and I2CSCLH values in the table also represents the minimum values that can be used for the corresponding I<sup>2</sup>C-bus mode. Use of lower values will cause the minimum values to be loaded.

[2] Using the formula 
$$f_{SCL} = \frac{l}{T_{osc}(I2CSCLL + I2CSCLH) + t_r + t_f + t_d}$$
 with  $T_{osc}$  at 30 ns

(minimum pulse width),  $t_{d}$  = 175 ns, and  $t_{f}$  and  $t_{f}$  at maximum data sheet values for the mode.

[3] Using the formula  $f_{SCL} = \frac{1}{T_{osc}(I2CSCLL + I2CSCLH) + t_r + t_f + t_d}$  with  $T_{osc}$  at 28 ns

(minimum pulse width),  $t_d$  = 300 ns, and  $t_r$  and  $t_f$  at maximum data sheet values for the mode.

### 8. PCA9665/PCA9665A modes

#### 8.1 Configuration modes

Byte mode and Buffered mode are selected using the MODE bit in I2CCON register:

MODE = 0: Byte mode

MODE = 1: Buffered mode

#### 8.1.1 Byte mode

The Byte mode allows communication on a single command basis. Only one specific command is executed at a time and the Status Register is updated once this single command has been performed. A command can be a START, a STOP, a Byte Write, a Byte Read, and so on.

#### 8.1.2 Buffered mode

The Buffered mode allows several instructions to be executed before an Interrupt is generated and before the I2CSTA register is updated. This allows the microcontroller to request a sequence, up to 68 bytes in a single transmission and lets the PCA9665/PCA9665A perform it without having to access the Status Register and the Control Register each time a single command is performed. The microcontroller can then perform other tasks while the PCA9665/PCA9665A performs the requested sequence.

The number of bytes that needs to be sent from the internal buffer (Transmitter mode) or received into the internal buffer (Receiver mode) is defined in the indirectly addressed I2CCOUNT Register (BC[6:0]). Up to 68 bytes can be sent or received.

### 8.2 Operating modes

The four operating modes are:

- Master Transmitter
- Master Receiver
- Slave Receiver
- Slave Transmitter

Each mode can be used on a byte basis (Byte mode) or in an up to 68-byte buffer basis (Buffered mode).

Data transfers in each mode of operation are shown in <u>Figure 6</u> through <u>Figure 9</u>. These figures contain the following abbreviations:

**S** — START condition

- SLA 7-bit slave address
- R Read bit (HIGH level at SDA)
- W Write bit (LOW level at SDA)
- A Acknowledge bit (LOW level at SDA)
- $\overline{\mathbf{A}}$  Not acknowledge bit (HIGH level at SDA)
- Data 8-bit data byte

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### **P** — STOP condition

In Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12 and Figure 13, circles are used to indicate when the serial interrupt flag is set. A serial interrupt is not generated when I2CSTA = F8h. This happens on a STOP condition or when an external reset is generated (at power-up, when RESET pin is going LOW or during a software reset on the parallel bus). The numbers in the circles show the status code held in the I2CSTA register. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When a serial interrupt routine is entered, the status code in I2CSTA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in <u>Table 27</u>, <u>Table 28</u>, <u>Table 31</u>, <u>Table 32</u>, <u>Table 35</u>, <u>Table 36</u>, <u>Table 40</u>, and <u>Table 41</u>.

### 8.3 Byte mode

Value

#### 8.3.1 Master Transmitter Byte mode

In the Master Transmitter Byte mode, a number of data bytes are transmitted to a slave receiver (see <u>Figure 6</u>). Before the Master Transmitter Byte mode can be entered, I2CCON must be initialized as shown in Table 26.

Table 26.	12CCON INI	tialization	(Byte mod	le)			
Bit	7	6	5	4	3	2	1
Symbol	AA	ENSIO	STA	STO	SI	reserved	reserved

0

### Table 26. I2CCON initialization (Byte mode)

1

Х

ENSIO must be set to logic 1 to enable the PCA9665/PCA9665A. If the AA bit is reset, the PCA9665/PCA9665A will not acknowledge its own slave address in the event of another device becoming master of the bus. (In other words, if AA is reset, PCA9665/PCA9665A cannot enter a slave mode.) STA, STO, and SI must be reset. Once ENSIO has been set to 1, it takes about 550  $\mu$ s for the oscillator to start up.

0

0

Х

Х

The Master Transmitter Byte mode may now be entered by setting the STA bit. The I<sup>2</sup>C-bus state machine will first test the I<sup>2</sup>C-bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, the Interrupt line (INT) goes LOW and the status code in the status register (I2CSTA) will be 08h. This status code must be used to vector to an interrupt service routine that loads I2CDAT with the slave address and the data direction bit (SLA+W). A write to I2CCON resets the SI bit, clears the Interrupt (INT goes HIGH) and allows the serial transfer to continue.

When the slave address with the direction bit have been transmitted, the Serial Interrupt flag (SI) is set again, the Interrupt line ( $\overline{INT}$ ) goes LOW again and I2CSTA is loaded with the following possible codes:

- 18h if an acknowledgment bit (ACK) has been received
- 20h if an no acknowledgment bit (NACK) has been received
- 38h if the PCA9665/PCA9665A lost the arbitration

PCA9665 PCA9665A

0

MODE

0

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

- B0h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave transmitter (slave mode enabled with AA = 1)
- 68h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver (slave mode enabled with AA = 1)
- D8h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver during a General Call sequence (slave mode enabled with AA = 1 and General Call address enabled with GC = 1 in I2CADR register)


The appropriate action to be taken for each of these status codes is detailed in <u>Table 27</u>. ENSIO is not affected by the serial transfer and is not referred to in <u>Table 27</u>.

After a repeated START condition (state 10h), the PCA9665/PCA9665A may switch to the Master Receiver mode by loading I2CDAT with SLA+R.

**Remark:** A master should not transmit its own slave address.

## PCA9665; PCA9665A

Fm+ parallel bus to I<sup>2</sup>C-bus controller



## PCA9665; PCA9665A

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Status	Status of the	Application softw	vare re	espons	se			Next action taken by the
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To I2	CCON				PCA9665/PCA9665A
(1200177)			STA	STO	SI	AA	MODE	
)8h	A START condition has been transmitted	Load SLA+W	Х	Х	0	Х	0	SLA+W will be transmitted; ACK/NACK will be received
			V	V	0	V	0	
0h	A repeated START condition has been	Load SLA+W or	Х	Х	0	Х	0	SLA+W will be transmitted; ACK/NACK will be received
	transmitted	Load SLA+R	Х	Х	0	Х	0	SLA+R will be transmitted;
								PCA9665/PCA9665A will be switched to Master Receiver Byte mode
l8h	SLA+W has been transmitted; ACK has	Load data byte or	0	0	0	Х	0	Data byte will be transmitted; ACK/NACK will be received
	been received	no I2CDAT action or	1	0	0	Х	0	Repeated START will be transmitte
		no I2CDAT action or	0	1	0	Х	0	STOP condition will be transmitted; STO flag will be reset
		no I2CDAT action	1	1	0	Х	0	STOP condition followed by a START condition will be transmitted STO flag will be reset
20h	SLA+W has been transmitted; NACK	Load data byte or	0	0	0	Х	0	Data byte will be transmitted; ACK/NACK will be received
	has been received	no I2CDAT action or	1	0	0	Х	0	Repeated START will be transmitte
		no I2CDAT action or	0	1	0	Х	0	STOP condition will be transmitted; STO flag will be reset
		no I2CDAT action	1	1	0	Х	0	STOP condition followed by a START condition will be transmitted STO flag will be reset
28h	Data byte in I2CDAT has been transmitted;	Load data byte or	0	0	0	Х	0	Data byte will be transmitted; ACK/NACK will be received
	ACK has been received	no I2CDAT action or	1	0	0	Х	0	Repeated START will be transmitte
		no I2CDAT action or	0	1	0	Х	0	STOP condition will be transmitted; STO flag will be reset
		no I2CDAT action	1	1	0	Х	0	STOP condition followed by a START condition will be transmitted STO flag will be reset

#### Table 27. Master Transmitter Byte mode (MODE = 0)

# PCA9665; PCA9665A

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Status	Status of the	Application softw	are re	espons	se			Next action taken by the
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To I2	CCON				PCA9665/PCA9665A
(12031A)	r CA9003/03A		STA	STO	SI	AA	MODE	-
-	Data byte in I2CDAT	Load data byte or	0	0	0	Х	0	Data byte will be transmitted;
	has been transmitted;							ACK/NACK will be received
NACK has been received		no I2CDAT action or	1	0	0	Х	0	Repeated START will be transmitted;
		no I2CDAT action	0	1	0	Х	0	STOP condition will be transmitted;
		or						STO flag will be reset
		no I2CDAT action	1	1	0	Х	0	STOP condition followed by a START condition will be transmitted;
								STO flag will be reset
38h	Arbitration lost in	No I2CDAT	0	0	0	0	0	I <sup>2</sup> C-bus will be released;
	SLA+W or Data bytes	action or						PCA9665/PCA9665A will enter Slave mode.
		No I2CDAT	0	0	0	1	0	I <sup>2</sup> C-bus will be released;
		action or						PCA9665/PCA9665A will enter the Slave mode.
		No I2CDAT action	1	0	0	Х	0	A START condition will be transmitted when the bus becomes free

#### Table 27. Master Transmitter Byte mode (MODE = 0) ...continued

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### 8.3.2 Master Receiver Byte mode

In the Master Receiver Byte mode, a number of data bytes are received from a slave transmitter one byte at a time (see <u>Figure 7</u>). The transfer is initialized as in the Master Transmitter Byte mode.

The Master Receiver Byte mode may now be entered by setting the STA bit. The I<sup>2</sup>C-bus state machine will first test the I<sup>2</sup>C-bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the Serial Interrupt flag (SI) is set, the Interrupt line (INT) goes LOW and the status code in the status register (I2CSTA) will be 08h. This status code must be used to vector to an interrupt service routine that loads I2CDAT with the slave address and the data direction bit (SLA+R). A write to I2CCON resets the SI bit, clears the Interrupt (INT goes HIGH) and allows the serial transfer to continue.

When the slave address and the data direction bit have been transmitted, the serial interrupt flag (SI) is set again, the Interrupt line ( $\overline{INT}$ ) goes LOW again and I2CSTA is loaded with the following possible codes:

- 40h if an acknowledgment bit (ACK) has been received for the slave address with direction bit
- 48h if a no acknowledgment bit (NACK) has been received for the slave address with direction bit
- 38h if the PCA9665/PCA9665A lost the arbitration
- B0h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave transmitter (slave mode enabled with AA = 1)
- 68h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver (slave mode enabled with AA = 1)
- D8h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver during a General Call sequence (slave mode enabled with AA = 1 and General Call address enabled with GC = 1 in I2CADR register).


The appropriate action to be taken for each of these status codes is detailed in <u>Table 28</u>. ENSIO is not affected by the serial transfer and is not referred to in <u>Table 28</u>.

After a repeated START condition (state 10h), the PCA9665/PCA9665A may switch to the Master Transmitter mode by loading I2CDAT with SLA+W.

Remark: A master should not transmit its own slave address.

## PCA9665; PCA9665A

Fm+ parallel bus to I<sup>2</sup>C-bus controller



### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Status	Status of the	Application softwa	are res	spons	е			Next action taken by the PCA9665/PCA9665A
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To I2	CCON	l.			
(12001A)	I CASOOSOSA		STA	STO	SI	AA	MODE	-
08h	A START condition has been transmitted	Load SLA+R	Х	Х	0	Х	0	SLA+R will be transmitted; ACK/NACK bit will be received
10h	A repeated START condition has been	Load SLA+R or	Х	Х	0	Х	0	SLA+R will be transmitted; ACK/NACK bit will be received
	transmitted	Load SLA+W	Х	Х	0	Х	0	SLA+W will be transmitted; PCA9665/PCA9665A will be switched to Master Transmitter Byte mode
38h	Arbitration lost in NACK bit	No I2CDAT action or	0	0	0	Х	0	I <sup>2</sup> C-bus will be released; PCA9665/PCA9665A will enter a slave mode
		no I2CDAT action	1	0	0	Х	0	A START condition will be transmitted when the bus becomes free
40h	SLA+R has been	No I2CDAT action	0	0	0	0	0	Data byte will be received;
	transmitted; ACK has been received	or						NACK bit will be returned
	has been received	no I2CDAT action	0	0	0	1	0	Data byte will be received; ACK bit will be returned
48h	SLA+R has been transmitted; NACK	No I2CDAT action or	1	0	0	Х	0	Repeated START condition will be transmitted
	has been received	no I2CDAT action or	0	1	0	Х	0	STOP condition will be transmitted; STO flag will be reset
		no I2CDAT action	1	1	0	Х	0	STOP condition followed by a START condition will be transmitted STO flag will be reset
50h	Data byte has been received; ACK has	Read data byte or	0	0	0	0	0	Data byte will be received; NACK bit will be returned
	been returned	read data byte	0	0	0	1	0	Data byte will be received; ACK bit will be returned
58h	Data byte has been received; NACK has	Read data byte or	1	0	0	Х	0	Repeated START condition will be transmitted
	been returned	read data byte or	0	1	0	Х	0	STOP condition will be transmitted; STO flag will be reset
		read data byte	1	1	0	Х	0	STOP condition followed by a START condition will be transmitted STO flag will be reset

#### Table 28. Master Receiver Byte mode (MODE = 0)

PCA9665\_PCA9665A

Product data sheet

#### 8.3.3 Slave Receiver Byte mode

In the Slave Receiver Byte mode, a number of data bytes are received from a master transmitter one byte at a time (see Figure 8). To initiate the Slave Receiver mode, I2CADR and I2CCON must be loaded as shown in Table 29 and Table 30.

#### Table 29. I2CADR initialization

Bit	7	6	5	4	3	2	1	0
Symbol	AD7	AD6	AD5	AD4	AD3	AD2	AD1	GC
Value			own slave address					

The upper 7 bits are the I<sup>2</sup>C-bus address to which PCA9665/PCA9665A will respond when addressed by a master. GC is the control bit that allows the PCA9665/PCA9665A to respond or not to the General Call address (00h).

When programmed to logic 1, the PCA9665/PCA9665A will acknowledge the General Call address.

When programmed to logic 0, the PCA9665/PCA9665A will not acknowledge the General Call address.

#### Table 30.I2CCON initialization

Bit	7	6	5	4	3	2	1	0
Symbol	AA	ENSIO	STA	STO	SI	-	-	MODE
Value	1	1	0	0	0	Х	Х	0

ENSIO must be set to logic 1 to enable the I<sup>2</sup>C-bus interface. The AA bit must be set to enable PCA9665/PCA9665A to acknowledge its own slave address, STA, STO, and SI must be reset.

When I2CADR and I2CCON have been initialized, the PCA9665/PCA9665A waits until it is addressed by its own slave address followed by the data direction bit which must be '0' (W) to operate in the Slave Receiver mode. After its own slave address and the W bit have been received, the Serial Interrupt flag (SI) is set, the Interrupt line (INT) goes LOW, and I2CSTA is loaded with 60h. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken is detailed in Table 31.


The Slave Receiver Buffered mode may also be entered when:

- The arbitration is lost while the PCA9665/PCA9665A is in the master mode. See status 68h and D8h.
- The General Call Address (00h) has been received (General Call address enabled with GC = 1). See status D0h.

If the AA bit is reset during a transfer, the PCA9665/PCA9665A will return a not acknowledge (logic 1) on SDA after the next received data byte. While AA is reset, the I<sup>2</sup>C-bus state machine does not respond to its own slave address. However, the I<sup>2</sup>C-bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate PCA9665/PCA9665A from the I<sup>2</sup>C-bus.

## PCA9665; PCA9665A

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller



### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Status	Status of the	Application softw	are res	spons	e			Next action taken by the
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT		CCON				PCA9665/PCA9665A
			STA	STO		AA	MODE	
60h	Own SLA+W has been received; ACK	No I2CDAT action or	Х	Х	0	0	0	Data byte will be received and NACK will be returned
	has been returned	no I2CDAT action	Х	Х	0	1	0	Data byte will be received and ACI will be returned
68h	Arbitration lost in SLA+R/W as	No I2CDAT action or	х	Х	0	0	0	Data byte will be received and NACK will be returned
	master; Own SLA+W has been received, ACK has been returned	no I2CDAT action	Х	Х	0	1	0	Data byte will be received and ACI will be returned
D0h	General Call address (00h) has	No I2CDAT action or	Х	Х	0	0	0	Data byte will be received and NACK will be returned.
	been received; ACK has been returned.	no I2CDAT action	Х	Х	0	1	0	Data byte will be received and AC will be returned.
D8h	Arbitration lost in SLA = R/W as	No I2CDAT action or	Х	Х	0	0	0	Data byte will be received and NACK will be returned.
	master; General Call address has been received; ACK bit has been returned.	no I2CDAT action	Х	Х	0	1	0	Data byte will be received and AC will be returned.
80h	Previously addressed with own	Read data byte or	Х	Х	0	0	0	Data byte will be received and NACK will be returned
	slave address; DATA has been received; ACK has been returned	read data byte	Х	Х	0	1	0	Data byte will be received and AC will be returned
88h	Previously addressed with own slave address; DATA	Read data byte or	0	Х	0	0	0	Switched to not addressed slave mode; no recognition of own SLA of General Call address
	byte has been received; NACK has been returned	read data byte or	0	Х	0	1	0	Switched to not addressed slave mode; Own slave address will be recognized; General Call address will be recognized if GC = 1.
		read data byte or	1	Х	0	0	0	Switched to not addressed slave mode; no recognition of own slave address or General Call address. START condition will be transmitte when the bus becomes free
		read data byte	1	X	0	1	0	Switched to not addressed slave mode; Own slave address will be recognized; General Call will be recognized if $GC = 1$ . A START condition will be transmitted when the bus becomes free.

#### Table 31. Slave Receiver Byte mode (MODE = 0)

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Status	Status of the	Application softwa	are res	spons	е			Next action taken by the
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To I2	CCON				PCA9665/PCA9665A
(12001A)	I CASOOJIOJA		STA	STO	SI	AA	MODE	*
E0h	Previously addressed with	Read data byte or	Х	Х	0	0	0	Data byte will be received and NACK will be returned.
	General Call; Data has been received; ACK has been returned	read data byte	х	х	0	1	0	Data byte will be received and ACK will be returned.
E8h	Previously addressed with General Call; Data	Read data byte or	0	Х	0	0	0	Switched to not addressed slave mode; no recognition of own slave address or General Call address.
	has been received; NACK has been returned	read data byte or	0	Х	0	1	0	Switched to not addressed slave mode; own slave address will be recognized; General Call address will be recognized if GC = 1.
		read data byte or	1	0	0	0	0	Switched to not addressed slave mode; no recognition of own slave address or General Call address. A START condition will be transmitted when the bus becomes free.
		read data byte	1	0	0	1	0	Switched to not addressed slave mode; own slave address will be recognized; General Call address will be recognized if GC = 1. A START condition will be transmitted when the bus becomes free.
A0h	A STOP condition or repeated START condition has been	No I2CDAT action or	0	Х	0	0	0	Switched to not addressed slave mode; no recognition of own slave address or General Call address.
	received while still addressed as Slave Receiver	No I2CDAT action or	0	Х	0	1	0	Switched to not addressed slave mode; Own slave address will be recognized; General Call will be recognized if GC = 1.
		No I2CDAT action or	1	Х	0	0	0	Switched to not addressed slave mode; no recognition of own slave address or General Call. A START condition will be transmitted when the bus becomes free
		No I2CDAT action	1	X	0	1	0	Switched to not addressed slave mode; Own slave address will be recognized; General Call will be recognized if $GC = 1$ . A START condition will be transmitted when the bus becomes free.

#### Table 31. Slave Receiver Byte mode (MODE = 0) ... continued


#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### 8.3.4 Slave Transmitter Byte mode

In the Slave Transmitter Byte mode, a number of data bytes are transmitted to a master receiver one byte at a time (see Figure 9). Data transfer is initialized as in the Slave Receiver Byte mode. When I2CADR and I2CCON have been initialized, the PCA9665/PCA9665A waits until it is addressed by its own slave address followed by the data direction bit which must be '1' (R) for the PCA9665/PCA9665A to operate in the Slave Transmitter mode. After its own slave address and the R bit have been received, the Serial Interrupt flag (SI) is set, the Interrupt line (INT) goes LOW and I2CSTA is loaded with A8h. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken is detailed in Table 32.

The Slave Transmitter Byte mode may also be entered if arbitration is lost while the PCA9665/PCA9665A is in the master mode. See state B0h and appropriate actions in Table 32.

If the AA bit is reset during a transfer, the PCA9665/PCA9665A will transmit the last byte of the transfer and enter state C8h. The PCA9665/PCA9665A is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all '1's as serial data. While AA is reset, the PCA9665/PCA9665A does not respond to its own slave address. However, the I<sup>2</sup>C-bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO from the I<sup>2</sup>C-bus.



### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Status	Status of the	Application soft	ware r	espon	se			Next action taken by
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To I2	CCON				PCA9665/PCA9665A
(1203TA)	FCA9003/03A		STA	STO	SI	AA	MODE	
A8h	Own SLA+R has been received; ACK	Load data byte or	Х	Х	0	0	0	Last data byte will be transmitted and ACK/NACK bit will be received
	has been returned	load data byte	Х	Х	0	1	0	Data byte will be transmitted; ACK/NACK will be received
30h	Arbitration lost in SLA+R/W as	Load data byte or	Х	Х	0	0	0	Last data byte will be transmitted and ACK/NACK bit will be received
	master; Own SLA+R has been received, ACK has been returned	load data byte	Х	Х	0	1	0	Data byte will be transmitted; ACK bit will be received
B8h	Data byte in I2CDAT has been	Load data byte or	Х	Х	0	0	0	Last data byte will be transmitted and ACK/NACK bit will be received
	transmitted; ACK has been received	load data byte	Х	Х	0	1	0	Data byte will be transmitted; ACK/NACK bit will be received
C0h	Data byte in I2CDAT has been transmitted; NACK has been received	No I2CDAT action or	0	Х	0	0	0	Switched to not addressed slave mode no recognition of own slave address. General Call address recognized if GC = 1.
	no I2CDAT action or	0	Х	0	1	0	Switched to slave mode; Own slave address will be recognized. General Call address recognized if GC = 1.	
		no I2CDAT action or	1	Х	0	0	0	Switched to not addressed slave mode no recognition of own slave address. General Call address recognized if GC = 1. A START condition will be transmitted when the bus becomes fre
		no I2CDAT action	1	Х	0	1	0	Switched to slave mode; Own slave address will be recognized. General Call address recognized if $GC = 1$ . A START condition will be transmitted when the bus becomes free.
C8h	Last data byte in I2CDAT has been transmitted (AA = 0); ACK has been	No I2CDAT action or	0	Х	0	0	0	Switched to not addressed slave mode no recognition of own slave address. General Call address recognized if GC = 1.
	received	no I2CDAT action or	0	Х	0	1	0	Switched to slave mode; Own slave address will be recognized. General Call address recognized if GC = 1.
		no I2CDAT action or	1	X	0	0	0	Switched to not addressed slave mode no recognition of own slave address. General Call address recognized if GC = 1. A START condition will be transmitted when the bus becomes free
		no I2CDAT action	1	X	0	1	0	Switched to slave mode; Own slave address will be recognized. General Call address recognized if $GC = 1$ . A START condition will be transmitted when the bus becomes free.

#### Table 32. Slave Transmitter Byte mode (MODE = 0)

### 8.4 Buffered mode

#### 8.4.1 Master Transmitter Buffered mode

In the Master Transmitter Buffered mode, a number of data bytes are transmitted to a slave receiver several bytes at a time (see <u>Figure 10</u>). Before the Master Transmitter Buffered mode can be entered, I2CCON must be initialized as shown in <u>Table 33</u>.

#### Table 33. I2CCON initialization (Buffered mode)

				,				
Bit	7	6	5	4	3	2	1	0
Symbol	AA	ENSIO	STA	STO	SI	reserved	reserved	MODE
Value	Х	1	0	0	0	Х	Х	1

#### Table 34. I2CCOUNT programming

Bit	7	6	5	4	3	2	1	0		
Symbol	LB	BC6	BC5	BC4	BC3	BC2	BC1	BC0		
Value	Х	number of bytes received in a single sequence (1 byte to 68 bytes								

ENSIO must be set to logic 1 to enable the PCA9665/PCA9665A. If the AA bit is reset, the PCA9665/PCA9665A will not acknowledge its own slave address in the event of another device becoming master of the bus (in other words, if AA is reset, the PCA9665/PCA9665A cannot enter a slave mode). STA, STO, and SI must be reset. Once ENSIO has been set to logic 1, it takes about 550 µs for the oscillator to start up.

The Master Transmitter Buffered mode may now be entered by setting the STA bit. The I<sup>2</sup>C-bus state machine will first test the I<sup>2</sup>C-bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the Serial Interrupt flag (SI) is set, the Interrupt line (INT) goes LOW and the status code in the status register (I2CSTA) will be 08h. This status code must be used to vector to an interrupt service routine that loads I2CDAT with the slave address and the data direction bit (SLA+W) followed by the number of data bytes to be sent. The byte count register (I2CCOUNT) has been previously programmed with the number of bytes that need to be sent in a single sequence (BC[6:0]) as shown in Table 34. LB bit is only used for the Receiver Buffered modes and can be programmed to either logic 0 or logic 1. The total number of bytes loaded in I2CDAT (slave address with direction bit plus data bytes) must be equal to the value programmed in I2CCOUNT. A write to I2CCON resets the SI bit, clears the Interrupt (INT goes HIGH) and allows the serial transfer to continue.

When the slave address with the direction bit and part of or all the following bytes have been transmitted, the Serial Interrupt flag (SI) is set again, the Interrupt line ( $\overline{INT}$ ) goes LOW again and I2CSTA is loaded with the following possible codes:

- 18h if an acknowledgment bit (ACK) has been received for the slave address with direction bit (happens only if I2CCOUNT = 1; no data bytes have been sent).
- 20h if a no acknowledgment bit (NACK) has been received for the slave address with direction bit (no data bytes have been sent).
- 28h if the slave address with direction bit and all the data bytes have been transmitted and an acknowledgement bit has been received for each of them (number of bytes sent is equal to value in I2CCOUNT).

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

- 30h if the slave address with direction bit has been successfully sent and no acknowledgement (NACK) has been received while transmitting the data bytes (number of total bytes sent is lower than or equal to value in I2CCOUNT).
- 38h if the PCA9665/PCA9665A lost the arbitration when sending the slave address with the direction bit or when sending data bytes.
- B0h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave transmitter (slave mode enabled with AA = 1).
- 68h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver (slave mode enabled with AA = 1).
- D8h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver during a General Call sequence (slave mode enabled with AA = 1 and General Call address enabled with GC = 1 in I2CADR register).


The appropriate action to be taken for each of these status codes is detailed in <u>Table 35</u>. ENSIO is not affected by the serial transfer and is not referred to in <u>Table 35</u>.

After a repeated START condition (state 10h), the PCA9665/PCA9665A may switch to the Master Receiver mode by loading I2CDAT with SLA+R).

Remark: A master should not transmit its own slave address.

## PCA9665; PCA9665A

Fm+ parallel bus to I<sup>2</sup>C-bus controller



ń D D	Status	Status of the	Application softw	are	response						Next action take
°CA9665_PCA9665A	code (I2CSTA)	I <sup>2</sup> C-bus and the	To/from I2CDAT	To l	2CCOUNT	To I2CCON					_
		PCA9665/65A		LB BC[6:0]		STA STO		SI AA I		MODE	
	08h	A START condition has been transmitted	Load SLA+W and the data bytes	Х	Total number of bytes to be transmitted (= SLA+W + number of data bytes)	Х	Х	0	Х	1	SLA+W will be tr data bytes will be have been sent a for each of them
All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved	10h	A repeated START condition has been transmitted	Load SLA+W and the data bytes or	Х	Total number of bytes to be transmitted (= SLA+W + number of data bytes)	Х	Х	0	x	1	SLA+W will be tr data bytes will be have been sent a for each of them
			Load SLA+R	Х	Total number of bytes to be received	Х	Х	0	Х	1	SLA+R will be tra PCA9665/PCA96 Receiver Buffere
	18h	SLA+W has been transmitted; ACK has been received	Load the data bytes or	Х	Total number of data bytes to be transmitted	0	0	0	X	1	Up to BC[6:0] dat all of them have been received fo bit is received).
			no I2CDAT action or	Х	Х	1	0	0	Х	1	Repeated STAR
			no I2CDAT action or	Х	Х	0	1	0	Х	1	STOP condition STO flag will be
			no I2CDAT action	Х	X	1	1	0	Х	1	STOP condition t will be transmitte STO flag will be
	20h	SLA+W has been transmitted; NACK has been received	Load the data bytes or	0	Total number of data bytes to be transmitted	0	0	0	Х	1	Up to BC[6:0] data all of them have been received fo bit is received).
			no I2CDAT action or	1	Х	1	0	0	Х	1	Repeated STAR
			no I2CDAT action or	0	Х	0	1	0	Х	1	STOP condition STO flag will be
			no I2CDAT action	1	X	1	1	0	Х	1	STOP condition t will be transmitte STO flag will be

### Table 35. Master Transmitter Buffered mode (MODE = 1) ...continued

CA9665_PCA9665A	Status	Status of the I <sup>2</sup> C-bus and the PCA9665/65A	Application softw	Next action take							
	code		To/from I2CDAT	To I2CCOUNT To I2			CCON	I	-		
	(I2CSTA)	PCA9005/05A		LB BC[6:0]		STA STO SI			AA MODE		
	transmitted; ACK	I2CDAT have been transmitted; ACK has been received	Load the data bytes or	Х	Total number of data bytes to be transmitted	0	0	0	х	1	Up to BC[6:0] dat all of them have b been received for bit is received).
			no I2CDAT action or	х	Х	1	0	0	Х	1	Repeated START
			no I2CDAT action or	Х	X	0	1	0	Х	1	STOP condition v STO flag will be r
All informatic			no I2CDAT action	Х	x	1	1	0	Х	1	TOP condition fol will be transmitted STO flag will be r
All information provided in this document is subject to legal disclaimers		Up to BC[6:0] bytes in I2CDAT have been transmitted; NACK has been received for the last byte	Load the data bytes or	Х	Total number of data bytes to be transmitted	0	0	0	Х	1	Up to BC[6:0] data all of them have b been received for bit is received).
			no I2CDAT action or	х	Х	1	0	0	Х	1	Repeated START
			no I2CDAT action or	Х	Х	0	1	0	Х	1	STOP condition v STO flag will be r
disclaimers.			no I2CDAT action	Х	x	1	1	0	Х	1	STOP condition f will be transmitted STO flag will be r
© NXP	38h	Arbitration lost in SLA+W or Data bytes	No I2CDAT action or	Х	Х	0	0	0	0	1	I <sup>2</sup> C-bus will be re will enter the not
			No I2CDAT action or	Х	Х	0	0	0	1	1	I <sup>2</sup> C-bus will be re will enter the slav
			No I2CDAT action	х	Х	1	0	0	Х	1	A START condition

XP B.V. 2011. All rights reserved. 35 of 92

#### 8.4.2 Master Receiver Buffered mode

In the Master Receiver Buffered mode, a number of data bytes are received from a slave transmitter several bytes at a time (see <u>Figure 11</u>). The transfer is initialized as in the Master Transmitter Byte mode.

The Master Receiver Buffered mode may now be entered by setting the STA bit. The I<sup>2</sup>C-bus state machine will first test the I<sup>2</sup>C-bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the Serial Interrupt flag (SI) is set, the Interrupt line (INT) goes LOW and the status code in the status register (I2CSTA) will be 08h. This status code must be used to vector to an interrupt service routine that loads I2CDAT with the slave address and the data direction bit (SLA+R). The byte count register (I2CCOUNT) needs to be programmed with the number of bytes that need to be received in a single sequence (BC[6:0]). LB bit is programmed with logic 0 if the last received byte needs to be not acknowledged (read operation ends so the PCA9665/PCA9665A can issue a STOP or Re-START condition). A write to I2CCON resets the SI bit, clears the Interrupt (INT goes HIGH) and allows the serial transfer to continue.

When the slave address and the data direction bit have been transmitted and all the data bytes have been received, the Serial Interrupt flag (SI) is set again, the Interrupt line ( $\overline{INT}$ ) goes LOW again and I2CSTA is loaded with the following possible codes:

- 48h if a no acknowledgment bit (NACK) has been received for the slave address with direction bit
- 50h when all the bytes have been received and an acknowledgement bit (ACK) has been returned for all the bytes
- 58h when all the bytes have been received and an acknowledgement bit (ACK) has been returned for all the bytes except the last one
- 38h if the PCA9665/PCA9665A lost the arbitration
- B0h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave transmitter (slave mode enabled with AA = 1)
- 68h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver (slave mode enabled with AA = 1)
- D8h if the PCA9665/PCA9665A lost the arbitration and is addressed as a slave receiver during a General Call sequence (slave mode enabled with AA = 1 and General Call address enabled with GC = 1 in I2CADR register).

The appropriate action to be taken for each of these status codes is detailed in <u>Table 36</u>. ENSIO is not affected by the serial transfer and is not referred to in <u>Table 36</u>.


After a repeated START condition (state 10h), the PCA9665 may switch to the Master Transmitter mode by loading I2CDAT with SLA+W.

Remark: A master should not transmit its own slave address.

#### **NXP Semiconductors**

### PCA9665; PCA9665A

Fm+ parallel bus to I<sup>2</sup>C-bus controller



35_P(	Status	Status of the	Application softw	are r	esponse						Next action ta
PCA9665_PCA9665/	code	I <sup>2</sup> C-bus and the	To/from I2CDAT		rom I2CCOUNT	To I2	CCON	I			PCA9665/PC
Þ	(I2CSTA)	PCA9665/65A		LB	BC[6:0]	STA	STO	SI	AA	MODE	-
	08h	A START condition has been transmitted	Load SLA+R	0	Total number of bytes to be received	х	х	0	Х	1	SLA+R will be If ACK bit rece received, ACk them.
	10h	A repeated START condition has been		1	Total number of bytes to be received	X	Х	0	Х	1	SLA+R will be If ACK bit rece received, ACK them, except f will be returne
All information provided in this document is subject to legal disclaimers	10h		Load SLA+R or	0	Total number of bytes to be received	Х	Х	0	Х	1	SLA+R will be If ACK bit rece received, ACk them.
				1	Total number of bytes to be received	X	Х	0	Х	1	SLA+R will be If ACK bit rece received, ACK them, except f will be returne
			Load SLA+W and the data bytes	Х	Total number of bytes to be transmitted (= SLA+W + number of data bytes)	Х	Х	0	X	1	SLA+W will be PCA9665/PC/ Master Transr
	38h	Arbitration lost in NACK bit	No I2CDAT action or	Х	Х	0	0	0	Х	1	I <sup>2</sup> C-bus will be PCA9665/PC/
			No I2CDAT action	Х	Х	1	0	0	Х	1	A START cond the bus becon
	48h	SLA+R has been transmitted;	No I2CDAT action or	Х	Х	1	0	0	Х	1	Repeated STA transmitted.
© NXP B.V. 2011. All rights reserved		NACK has been received	No I2CDAT action or	Х	Х	0	1	0	Х	1	STOP condition
			No I2CDAT action	х	Х	1	1	0	Х	1	STOP condition condition will b STO flag will b

Status	Status of the	Application softw	/are r	response						Next action ta PCA9665/PCA
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To/f	rom I2CCOUNT	To I2	CCON	I			
(12C3TA)	FCA9003/03A		LB	BC[6:0]	STA	STO	SI	AA	MODE	
50h	BC[6:0] data bytes have been received;	Read data bytes or	0	Total number of bytes to be received	0	0	0	Х	1	BC[6:0] data b will be returne
	ACK has been returned for all the bytes	Read data bytes or	1	Total number of bytes to be received	0	0	0	Х	1	BC[6:0] data b will be returne last one where
58h	BC[6:0] data bytes have been received;	Read data bytes or	Х	Х	1	0	0	Х	1	Repeated STA
	ACK has been returned for all the	Read data bytes	Х	Х	0	1	0	Х	1	STOP condition
	bytes, except for the	or								STO flag will b
	last one where NACK bit has been returned	Read data bytes	Х	Х	1	1	0	Х	1	STOP condition condition will be
										STO flag will b

#### 8.4.3 Slave Receiver Buffered mode

In the Slave Receiver Buffered mode, a number of data bytes are received from a master transmitter several bytes at a time (see Figure 12). To initiate the Slave Receiver Byte mode, I2CADR and I2CCON must be loaded as shown in Table 37 and Table 38.

#### Table 37. I2CADR initialization

Bit	7	6	5	4	3	2	1	0
Symbol	AD7	AD6	AD5	AD4	AD3	AD2	AD1	GC
Value			own	slave add	ress			Х

The upper 7 bits are the I<sup>2</sup>C-bus address to which PCA9665/PCA9665A will respond when addressed by a master. GC is the control bit that allows the PCA9665/PCA9665A to respond or not to the General Call address (00h).

When programmed to logic 1, the PCA9665/PCA9665A will acknowledge the General Call address.

When programmed to logic 0, the PCA9665/PCA9665A will not acknowledge the General Call address.

#### Table 38. I2CCON initialization

Bit	7	6	5	4	3	2	1	0
Symbol	AA	ENSIO	STA	STO	SI	-	-	MODE
Value	1	1	0	0	0	Х	Х	1

#### Table 39. I2CCOUNT programming

Bit	7	6	5	4	3	2	1	0
Symbol	LB	BC6	BC5	BC4	BC3	BC2	BC1	BC0
Value	Х	numbe	r of bytes i	eceived in	a single se	equence (1	byte to 68	bytes)

ENSIO must be set to logic 1 to enable the I<sup>2</sup>C-bus interface. The AA bit must be set to enable the PCA9665/PCA9665A to acknowledge its own slave address; STA, STO, and SI must be reset.

When I2CADR and I2CCON have been initialized, the PCA9665/PCA9665A waits until it is addressed by its own slave address followed by the data direction bit which must be '0' (W) to operate in the Slave Receiver mode. After its own slave address and the W bit have been received, the Serial Interrupt flag (SI) is set, the Interrupt line (INT) goes LOW and I2CSTA is loaded with 60h. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken is detailed in <u>Table 40</u>.

The Slave Receiver Buffered mode may also be entered when:

- The arbitration is lost while the PCA9665/PCA9665A is in the master mode. See status 68h and D8h.
- The General Call Address (00h) has been received (General Call address enabled with GC = 1). See status D0h.


Appropriate actions to be taken from these status codes are also detailed in Table 40.

The byte count register (I2CCOUNT) is programmed with the number of bytes that need to be sent in a single sequence (BC[6:0]) as shown in <u>Table 39</u>.

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

If the LB bit is reset (logic 0), the PCA9665/PCA9665A will return an acknowledge for all the bytes that will be received. The maximum number of bytes that are received in a single sequence is defined by BC[6:0] in I2CCOUNT register as shown in Table 39.

If the LB bit is set (logic 1) during a transfer, the PCA9665/PCA9665A will return a not acknowledge (logic 1) on SDA after receiving the last byte. If the AA bit is reset, the I<sup>2</sup>C-bus state machine does not respond to its own slave address. However, the I<sup>2</sup>C-bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate the PCA9665/PCA9665A from the I<sup>2</sup>C-bus.



5 D C	Status	Status of the	Application softw	are r	esponse						Next action taken
PCAGES PCAGES	code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To/f	rom I2CCOUNT	To I2	CCON	1			-
Þ	(1203TA)	PCA9003/03A		LB	BC[6:0]	STA	STO	SI	AA	MODE	_
	60h	Own SLA+W has been received; ACK has been	No I2CDAT action or	0	Total number of bytes to be received	х	Х	0	Х	1	Up to BC[6:0] data will be returned for
		returned	No I2CDAT action	1	Total number of bytes to be received	X	Х	0	X	1	Up to BC[6:0] data will be returned for one where NACK master transmitter START condition b
A III :- 6	68h	Arbitration lost in SLA+R/W as master; Own SLA+W has	No I2CDAT action or	0	Total number of bytes to be received	Х	Х	0	Х	1	Up to BC[6:0] data will be returned for
All information provided in this deciment is achieve to least diadaiment		been received; ACK has been returned D0h General Call address	No I2CDAT action	1	Total number of bytes to be received	X	Х	0	Х	1	Up to BC[6:0] data will be returned for one where NACK master transmitter START condition b
	D0h General Call addre (00h) has been received;	(00h) has been	No I2CDAT action or	0	Total number of bytes to be received	Х	Х	0	Х	1	Up to BC[6:0] data will be returned for
		ACK has been returned.	No I2CDAT action	1	Total number of bytes to be received	x	Х	0	Х	1	Up to BC[6:0] data will be returned for one where NACK master transmitter START condition b
© NXP B.V. 2011. All	D8h	Arbitration lost in SLA = R/W as master;	No I2CDAT action or	0	Total number of bytes to be received	Х	Х	0	Х	1	Up to BC[6:0] data will be returned for
		master; General Call address has been received; ACK bit has been returned.	No I2CDAT action	1	Total number of bytes to be received	X	х	0	Х	1	Up to BC[6:0] data will be returned for one where NACK master transmitter START condition b

. All rights reserved. 42 of 92

#### **Table 40.** Slave Receiver Buffered mode (MODE = 1) ... continued

odu	9665	Status	Status of the	Application softw	/are r	esponse						Next action taken	
ct d	CA9665 PCA96654	code	I <sup>2</sup> C-bus and the	To/from I2CDAT	To/f	rom I2CCOUNT	To I2		J			_	
roduct data sheet	65A	(I2CSTA)	PCA9665/65A		LB	BC[6:0]	STA	STO	SI	AA	MODE	-	
heet		80h	Previously addressed with own slave address;	Read data bytes or	0	Total number of bytes to be received	Х	Х	0	Х	1	Up to BC[6:0] data will be returned for	
			BC[6:0] data bytes have been received; ACK has been returned for all the bytes	Read data bytes	1	Total number of bytes to be received	x	Х	0	Х	1	Up to BC[6:0] data will be returned for one where NACK to master transmitter START condition b	
	All inforn	wi ac B( ha A( re by la:	Previously addressed with own slave address;	Read data bytes or	Х	X	0	Х	0	0	1	Switched to not ad No recognition of c Call address will be	
Rev. 4 –	nation provided ir		BC[6:0] data bytes have been received; ACK has been returned for all the bytes, except for the last one where NACK bit has been returned	Read data bytes or	Х	Х	0	Х	0	1	1	Switched to not ad Own slave address General Call addre	
Rev. 4 — 29 September 2011	this document is subject to			Read data bytes or	Х	X	1	Х	0	0	1	Switched to not ad No recognition of c Call address will be A START condition bus becomes free.	
2011	o legal disclaimers.			Read data bytes	Х	X	1	Х	0	1	1	Switched to not ad Own slave address General Call addre A START condition bus becomes free.	
		E0h	Previously addressed with General Call; BC[6:0] data bytes	Read data bytes or	0	Total number of bytes to be received	Х	Х	0	Х	1	BC[6:0] data bytes be returned for all	
	© NXP B.V. 2011		have been received; ACK has been returned for all the bytes	Read data bytes	1	Total number of bytes to be received	Х	Х	0	X	1	BC[6:0] data bytes be returned for all of where NACK bit wittransmitter sends a condition before).	

2011. All rights reserved. 43 of 92

#### **Table 40.** Slave Receiver Buffered mode (MODE = 1) ...continued

rod	Status	Status of the	Application softw	are r	esnonse						Next action taken	
roduct data	code	I <sup>2</sup> C-bus and the	To/from I2CDAT	-	rom I2CCOUNT	To I2	CCON	1				
A9665_PCA9665A	(I2CSTA)	PCA9665/65A		LB	BC[6:0]				AA	MODE	-	
sheet	E8h	Previously addressed with General Call; BC[6:0] data bytes	Read data bytes or	Х	х	0	х	0	0	1	Switched to not ad No recognition of c General Call addre	
		have been received; ACK has been returned for all the bytes, except for the	Read data bytes or	Х	Х	0	Х	0	1	1	Switched to not ad Own slave address General Call addre	
All infor		Iast one where NACKbit has been returnedA0hA STOP condition or	Read data bytes or	Х	X	1	X	0	0	1	Switched to not ad No recognition of c General Call addre A START condition bus becomes free.	
All information provided in this document is subject to legal disclaimers Rev. 4 — 29 September 2011			Read data bytes	Х	X	1	Х	0	1	1	Switched to not ad Own slave address General Call addre A START condition bus becomes free.	
this document is subject to legal to 29 September 2011	A0h	A STOP condition or repeated START condition has been received while still addressed as slave receiver	No I2CDAT action or	Х	Х	0	Х	0	0	1	Switched to not ad No recognition of c General Call addre	
2011			No I2CDAT action or	Х	Х	0	Х	0	1	1	Switched to not ad Own slave address General Call addre	
3			No I2CDAT action or	Х	x	1	X	0	0	1	Switched to not ad No recognition of c General Call addre A START condition bus becomes free.	
© NXP B.V. 201			No I2CDAT action	X	X	1	Х	0	1	1	Switched to not ad Own slave address General Call addre A START condition bus becomes free.	

. 2011. All rights reserved. 44 of 92

Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### 8.4.4 Slave Transmitter Buffered mode

In the Slave Transmitter Buffered mode, a number of data bytes are transmitted to a master receiver several bytes at a time (see Figure 13). Data transfer is initialized as in the Slave Receiver Buffered mode. When I2CADR and I2CCON have been initialized, the PCA9665/PCA9665A waits until it is addressed by its own slave address followed by the data direction bit which must be '1' (R) for the PCA9665/PCA9665A to operate in the Slave Transmitter mode. After its own slave address and the R bit have been received, the Serial Interrupt flag (SI) is set, the Interrupt line (INT) goes LOW and I2CSTA is loaded with A8h. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken is detailed in Table 41.

The Slave Transmitter Buffered mode may also be entered if arbitration is lost while the PCA9665/PCA9665A is in the master mode. See state B0h and appropriate actions in Table 41.

The byte count register (I2CCOUNT) is programmed with the number of bytes that need to be sent in a single sequence (BC[6:0]) as shown in <u>Table 39</u>. LB bit is only used for the Receiver Buffered modes and can be programmed to either logic 0 or logic 1.

If the AA bit is reset during a transfer, the PCA9665/PCA9665A will transmit all the bytes of the transfer (values defined by BC[6:0]) and enter state C8h. The PCA9665/PCA9665A is switched to the not addressed slave mode and will ignore the master receiver if it continues the transfer. Thus the master receiver receives all '1's as serial data. While AA is reset, the PCA9665/PCA9665A does not respond to its own slave address. However, the I<sup>2</sup>C-bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate the PCA9665/PCA9665A from the I<sup>2</sup>C-bus.

#### **NXP Semiconductors**

### PCA9665; PCA9665A

Fm+ parallel bus to I<sup>2</sup>C-bus controller




Fig 13. Format and states in the Slave Transmitter Buffered mode (MODE = 1)

- T
0
ō
_

able 41.	Slave Transmitter	Buffered	mode	(MODE = 1)	)

Status	Status of the	Application softw	are r	esponse						Next action
code (I2CSTA)	I <sup>2</sup> C-bus and the PCA9665/65A	To/from I2CDAT	To/f	rom I2CCOUNT	To I2	CCON	I			PCA9665/PC
(12001A)	r CA3003/03A		LB	BC[6:0]	STA	STO	SI	AA	MODE	
A8h	Own SLA+R has been received; ACK has been returned	Load data bytes or	Х	Total number of data bytes to be transmitted	Х	Х	0	0	1	Up to BC[6:0 PCA9665/PC addressed m been transmi
		Load data bytes	Х	Total number of data bytes to be transmitted	Х	Х	0	1	1	Up to BC[6:0]
B0h	SLA+R/W as master; Own SLA+R has been received, ACK has been returned	Load data bytes or	Х	Total number of data bytes to be transmitted	Х	Х	0	0	1	Up to BC[6:0 PCA9665/PC addressed m been transmi
		Load data bytes	Х	Total number of data bytes to be transmitted	Х	Х	0	1	1	Up to BC[6:0]
B8h	,	Load data bytes or	Х	Total number of data bytes to be transmitted	Х	Х	0	0	1	Up to BC[6:0 PCA9665/PC addressed m been transmi
received	Load data bytes	Х	Total number of data bytes to be transmitted	Х	Х	0	1	1	Up to BC[6:0]	
C0h Up to BC[6:0] bytes in I2CDAT have been transmitted;	No I2CDAT action or	Х	X	0	Х	0	0	1	Switched to n No recognitio General Call	
	NACK has been received	No I2CDAT action or	Х	X	0	Х	0	1	1	Switched to s will be recogr recognized if
		No I2CDAT action or	Х	X	1	Х	0	0	1	Switched to n No recognitio General Call GC = 1; A ST transmitted w
		No I2CDAT action	Х	X	1	Х	0	1	1	Switched to s will be recogr be recognized will be transm free

of 92

#### **y** | **b** Table 41. Slave Transmitter Buffered mode (MODE = 1) ...continued

7											
A9665_PC	Status	Status of the	Application softw	are r	esponse						Next action ta
	CODE	I <sup>2</sup> C-bus and the	To/from I2CDAT	To/f	rom I2CCOUNT	To I2	CCON	PCA9665/PCA			
	(I2CSTA)	PCA9665/65A		LB	BC[6:0]	STA	STO	SI	AA	MODE	
sheet	C8h	BC[6:0] bytes in I2CDAT have been transmitted	No I2CDAT action or	Х	x	0	Х	0	0	1	Switched to no No recognition General Call a
		(AA = 0); ACK has been received	No I2CDAT action or	Х	x	0	Х	0	1	1	Switched to sla will be recogni recognized if C
All inforn			No I2CDAT action or	Х	X	1	Х	0	0	1	Switched to no No recognition General Call a GC = 1; A STA transmitted wh
All information provided in this docum Rev. 4 — 29 Sep			No I2CDAT action	Х	X	1	Х	0	1	1	Switched to sla will be recogni be recognized will be transmi free.

#### 8.5 Buffered mode examples

#### 8.5.1 Buffered Master Transmitter mode of operation

- 1. Program the I2CCOUNT register with the number of bytes that need to be sent to the I<sup>2</sup>C-bus (BC[6:0] has a value from 01h to 44h). LB bit is used for Receiver mode only and can be set to 0 or 1.
- 2. Load the data bytes in I2CDAT buffer. The different bytes to be sent will be stored in the PCA9665/PCA9665A buffer. There is no protection against writing over a buffer's boundary. If more than 68 bytes are written to the buffer, the data at address 00h will be overwritten. The number of bytes that needs to be loaded in I2CDAT is equal to BC[6:0] in the I2CCOUNT register. The number of data bytes sent is equal to BC[6:0], therefore, if the number of data bytes loaded is greater than BC[6:0], the additional data will not be sent. If the number of data bytes written to the buffer is less than BC[6:0], the PCA9665/PCA9665A will still send out BC[6:0] data bytes.
- 3. Program I2CCON register to initiate the Master Transmitter Buffered sequence. In Master mode, if STA = 1, a START command is sent. An interrupt will be asserted and the SI bit is set in the I2CCON register after the START has been sent. The I2CSTA register contains the status of the transmission. MODE bit must be set to '1' each time a write to the I2CCON register is performed.
- 4. After reading the I2CSTA status register, the I2CCON is programmed with STA = 0. That clears the previous Interrupt. If a START command has been previously sent, the first byte loaded into the buffer and sent to the I<sup>2</sup>C-bus is interpreted as the I<sup>2</sup>C-bus address + R/W operation. In transmitter mode, R/W = 0 and the following bytes that are sent to the I<sup>2</sup>C-bus are interpreted as data bytes.
- 5. When the sequence has been executed, an Interrupt is asserted and the SI bit is set in the I2CCON register. The I2CSTA register contains the status of the transmission and the I2CCOUNT register contains the number of bytes that have been sent to the I<sup>2</sup>C-bus as described in Table 42.
- 6. More sequence (program I2CCOUNT register, load data bytes in I2CDAT buffer, write the I2CCON register to send the data to the I<sup>2</sup>C-bus, read the I2CSTA register when the sequence has been executed) can be performed as long as a STOP or Repeated START command has not been sent. Master Transmitter Buffered mode ends when the I2CCOUNT register is programmed with STO = 1.

#### 8.5.2 Buffered Master Receiver mode of operation

 Program the I2CCOUNT register with the number of bytes that need to be read from a slave device in the I<sup>2</sup>C-bus (BC[6:0] has a value from 01h to 44h). LB bit is used in Receiver mode to let the PCA9665/PCA9665A know if the last byte received must be acknowledged or not.

LB = 0: Last received byte is acknowledged and another sequence can be executed.

LB = 1: Last received byte is not acknowledged. The last sequence before sending a STOP or Repeated START must be executed with LB = 1.

2. Load the I<sup>2</sup>C-bus address +  $R/\overline{W}$  = 1 in I2CDAT buffer.

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

- 3. Program I2CCON register to initiate the Master Receiver Buffered sequence. In Master mode, if STA = 1, a START command is sent. An interrupt will be asserted and the SI bit is set in the I2CCON register after the START has been sent. The I2CSTA register contains the status of the transmission. MODE bit must be set to '1' each time a write to the I2CCON register is performed.
- 4. After reading the I2CSTA status register, the I2CCON is programmed with STA = 0. That clears the previous Interrupt. If a START command has been previously sent, the I<sup>2</sup>C-bus address +  $R/\overline{W}$  = 1 byte that has been loaded into the buffer is sent to the I<sup>2</sup>C-bus, the PCA9665/PCA9665A then becomes a master receiver device and starts receiving data from the addressed slave device.

**Remark:** The PCA9665/PCA9665A is already a master receiver device if a buffered sequence has been previously executed.

- 5. When the sequence has been executed, an Interrupt is asserted and the SI bit is set in the I2CCON register. The I2CSTA register contains the status of the transmission and the I2CCOUNT register contains the number of bytes that have been received. I2CDAT buffer contains all the data that has been received and can be read by the microcontroller.
- More sequences (program the I2CCOUNT register, write to the I2CCON register, read the I2CSTA register when sequence has been executed, read the I2CDAT buffer) can be performed as long as a STOP or a Repeated START command has not been sent. To be able to end the reception, the last buffered sequence must be performed with LB = 1. Master Receiver Buffered mode ends when the I2CCOUNT register is programmed with STO = 1.

#### 8.5.3 Buffered Slave Transmitter mode

- 1. An interrupt is asserted and the SI bit is set in the I2CCON register when the PCA9665/PCA9665A's own slave address has been detected on the I<sup>2</sup>C-bus (AA = 1, own slave address defined in the I2CADR register). In Slave Transmitter mode, R/W = 1.
- Program the I2CCOUNT register with the number of bytes that need to be sent to the I<sup>2</sup>C-bus (BC[6:0] has a value from 01h to 44h). LB bit is used for Receiver Buffered mode only.
- 3. Load the data bytes in I2CDAT buffer. The different bytes to be sent will be stored in the PCA9665/PCA9665A buffer. There is no protection against writing over a buffer's boundary. If more than 68 bytes are written to the buffer, the data at address 00h will be overwritten. The number of bytes that needs to be loaded in I2CDAT is equal to BC[6:0] in the I2CCOUNT register. The number of data bytes sent is equal to BC[6:0], therefore, if the number of data bytes loaded is greater than BC[6:0], the additional data will not be sent. If the number of data bytes written to the buffer is less than BC[6:0], the PCA9665/PCA9665A will still send out BC[6:0] data bytes.
- The I2CCON is programmed to clear the previous Interrupt. The bytes loaded into the buffer are sent to the I<sup>2</sup>C-bus. MODE bits must be set to '1' each time a write to the I2CCON register is performed.
- 5. When the sequence has been executed (BC[6:0] bytes sent or the master sent a NACK), an Interrupt is asserted and the SI bit is set in the I2CCON register. The I2CSTA register contains the status of the transmission and the I2CCOUNT register contains the number of bytes that have been sent to the I<sup>2</sup>C-bus.

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

6. More sequences (program I2CCOUNT register, load data bytes in I2CDAT buffer, write the I2CCON register to send the data to the I<sup>2</sup>C-bus, read the I2CSTA register when sequence has been executed) can be performed as long as the master acknowledges the bytes sent by the PCA9665/PCA9665A and AA = 1. Slave Transmitter Buffered mode ends when the I<sup>2</sup>C-bus master does not acknowledge a byte or when the PCA9665/PCA9665A goes to Non-addressed Slave mode.

#### 8.5.4 Buffered Slave Receiver mode

- 1. An interrupt is asserted and the SI bit is set in the I2CCON register when the PCA9665/PCA9665A's own slave address has been detected in the I<sup>2</sup>C-bus (AA = 1, own slave address defined in the I2CADR register). In Slave Receiver mode, R/W = 0.
- Program the I2CCOUNT register with the number of bytes that needs to be read from a master device in the I<sup>2</sup>C-bus (BC[6:0] has a value from 01h to 44h). LB bit is used in Receiver mode to let the PCA9665/PCA9665A know if the last byte received must be acknowledged or not.
  - LB = 0: Last received byte is acknowledged and another sequence can be executed.
  - LB = 1: Last received byte is not acknowledged.
- 3. The I2CCON is programmed to clear the previous Interrupt. The PCA9665/PCA9665A receives data from the I<sup>2</sup>C-bus master. MODE bit must be set to '1' each time a write to the I2CCON register is performed.
- 4. When the sequence has been executed (BC[6:0] bytes have been received or the master sent a STOP or Repeated START command), an Interrupt is asserted and the SI bit is set in the I2CCON register. The I2CSTA register contains the status of the transmission and the I2CCOUNT register contains the number of bytes that have been received. I2CDAT buffer contains all the data that has been received and can be read by the microcontroller.
- 5. More sequence (program the I2CCOUNT register, write to the I2CCON register, read the I2CDAT buffer) can be performed as long as a STOP or a Repeated START command has not been sent by the I<sup>2</sup>C-bus master. Slave Receiver Buffered mode ends when the I<sup>2</sup>C-bus master sends a STOP or Repeated START command, or when the PCA9665/PCA9665A does not acknowledge the received bytes any more.

# 8.5.5 Example: Read 128 bytes in two 64-byte sequences of an EEPROM (I<sup>2</sup>C-bus address = A0h for write operations and A1h for read operations) starting at Location 08h

- 1. Program I2CCOUNT = 02h (2 bytes to be sent): I<sup>2</sup>C-bus slave address and memory allocation.
- Write A0h (I<sup>2</sup>C-bus slave address and write command) and 08h (Location) into the I2CDAT register.
- 3. Program I2CCON with STA = 1, STO = SI = 0, MODE = 1.
  - the PCA9665/PCA9665A sends a START command
  - the PCA9665/PCA9665A sends an interrupt, sets SI = 1 and updates I2CSTA register
  - I2CSTA reads 08h

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

- 4. Program I2CCON with STA = STO = SI = 0, MODE = 1.
  - I<sup>2</sup>C-bus slave address A0h, then EEPROM sub address 08h is sent on the bus
  - the SCL line is held LOW by the PCA9665/PCA9665A after the 2 bytes have been sent
  - the PCA9665/PCA9665A sends an Interrupt, sets SI = 1 and updates I2CSTA register
  - I2CSTA reads 28h
- 5. Program I2CCOUNT = 40h (64 bytes to read and Last byte acknowledged).
- 6. Load I2CDAT with A1h (I<sup>2</sup>C-bus slave address and Read command).
- 7. Program I2CCON with STA = 1, SI = 0, MODE = 1.
  - the PCA9665/PCA9665A sends a ReSTART command
  - an interrupt is asserted and the I2CSTA register is updated
  - the I2CSTA register reads 10h
- 8. Program I2CCON with STA = STO = SI = 0, MODE = 1.
  - address A1h is sent followed by a read of 64 data bytes
  - the last data byte is acknowledged
  - the SCL line is held LOW by the PCA9665/PCA9665A after the data is read
  - the PCA9665/PCA9665A sends an interrupt and updates I2CSTA register
  - I2CSTA reads 50h
- 9. The microcontroller reads the 64 data bytes from the PCA9665/PCA9665A.
- 10. Program I2CCOUNT = C0h (64 bytes and Last byte is not acknowledged).
- 11. Program I2CCON with STA = STO = SI = 0, MODE = 1.
- 12. The PCA9665/PCA9665A reads 64 bytes and does not acknowledge the last byte.
  - the PCA9665/PCA9665A sends an Interrupt and updates I2CSTA register
  - the I2CSTA reads 58h
  - the SCL line is held LOW by the PCA9665/PCA9665A
  - the slave should release the SDA line
- 13. The microcontroller reads the 64 bytes from the PCA9665/PCA9665A.
- 14. Program I2CCON with SI = STA = 0, ST0 = 1, MODE = X.
  - the PCA9665/PCA9665A sends a STOP condition
  - no interrupt is generated by the PCA9665/PCA9665A
  - the I2CSTA register contains F8h

#### 8.6 I2CCOUNT register

When a write to the I2CCOUNT register is requested, the buffer pointer is reset and points at the first byte. Loading of the data in the I2CDAT buffer then starts at the first byte.

Once an operation has been performed (SI = 1 and an interrupt is generated), the I2CCOUNT register contains the number of bytes that have been received (Receiver mode) or the number of bytes that have been sent (Transmitter mode). See <u>Table 42</u> for more information.

Product data sheet

Fm+ parallel bus to I<sup>2</sup>C-bus controller

In Buffered Transmitter mode, the first byte that is sent to the I<sup>2</sup>C-bus is always the first byte that has been loaded in the I2CDAT buffer.

In Buffered Receiver mode, when an interrupt is generated and SI is set to 1 (after a STOP command or a buffer full condition), the buffer pointer is reset and points at the first received data byte. Reading the I2CCOUNT register then indicates the number of bytes that have been sent or received (BC[6:0]). Reading of the data from I2CDAT buffer can then be initiated starting with the first received byte.

#### Table 42. I2CCOUNT register value based on the performed operation

Operation performed	I2CCOUNT register value
Master Transmitter Buffered mode	
After START condition	don't care
After Slave Address Sent + ACK bit received and interrupt received	1
After Slave Address Sent + NACK bit received	1
After Slave Address Sent + 'n' data bytes sent, ACK bit received, both address and 'n' data	n + 1
After Slave Address Sent + 'n' data bytes sent, last byte	n + 1
After STOP	don't care
After losing arbitration in Slave Address + W and addressed as slave	0
After losing arbitration in slave address + W and not addressed as slave	0
After losing arbitration in data at n <sup>th</sup> byte	n (if there was no interrupt after slave address was sent)
	n – 1 (if there was an interrupt after slave address was sent)
Master Receiver Buffered mode	
After START condition	don't care
After Slave Address Sent + ACK bit received	don't care (because no interrupt received here
After Slave Address Sent + NACK bit received	1
After Slave Address Sent + 'n' data bytes received, ACK bit received for address and ACK bit returned for 'n' data bytes	n
After Slave Address Sent + 'n' data bytes received, NACK bit returned for the last byte	n
After STOP	don't care
After losing arbitration in Slave Address + R bit and addressed as slave	0
After losing arbitration in slave address + R and not addressed as slave	0
After losing arbitration in ACK of n <sup>th</sup> byte	n
Slave Receiver Buffered mode (regular slave mode and General Call	response
After Slave Address + W and ACK bit returned for slave address (both in regular mode and when PCA9665/PCA9665A loses arbitration and is addressed as slave)	0
After receiving 'n' bytes, ACK bit returned for the 'n' bytes	n
After receiving 'n' bytes, NACK bit returned for the last byte	n

. . . . .

### PCA9665; PCA9665A

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Table 42.         I2CCOUNT register value based on the performed operation	Ioncontinued			
Operation performed	I2CCOUNT register value			
Slave Transmitter Buffered mode				
After Slave Address + R and ACK bit returned for slave address (both in regular mode and when PCA9665/PCA9665A loses arbitration and is addressed as slave)	0			
After 'n' data bytes transmitted and ACK bit received for 'n' bytes	n			
After 'n' data bytes transmitted and NACK bit received for the last byte	n			

**Remark:** Request to send or receive a number of bytes equal to 0 or higher than 68 (BC[6:0] = 000 0000 or BC[6:0] > 100 0100) will cause no data to be transferred and an interrupt to be generated after writing to the I2CCON register. I2CSTA status register is loaded with FCh that indicates that an invalid value was requested to be loaded in I2CCOUNT.

.....

## 8.7 Acknowledge management (I<sup>2</sup>C-bus addresses and data) in Byte and Buffered modes

Data acknowledge/not acknowledge management can be controlled on a byte basis (Byte mode) or on a sequence basis (Buffered mode). The PCA9665/PCA9665A can be programmed to respond (ACK) or not (NACK) to two different I<sup>2</sup>C-bus addresses. <u>Table 43</u> shows how this is performed based on the different control bits (AA, GC, LB and MODE) and the different modes.

AA	A GC LB MODE		MODE	Address	Data received <sup>[1]</sup>		
Maste	er mode	: the P	CA9665/65	A generates a START c	ommand and controls the I <sup>2</sup> C-bus		
0	Х	Х	0	not applicable	data (each byte) = NACK		
1	Х	Х	0	not applicable	data (each byte) = ACK		
Х	Х	0	1	not applicable	all the bytes (BC[6:0] bytes) = ACK		
Х	Х	1	1	not applicable	all the bytes except the last one (BC[6:0] bytes – 1) = ACK; last byte = NACK		
Slave	mode:	l <sup>2</sup> C-bu	s message	starting with the PCA9	665/65A's Own Slave address		
0	Х	Х	0	Own address = NACK	data (each byte) = NACK		
			•	aa			

Slav	ve mode	: I <sup>2</sup> C-bı	is mess	age starting with the PCA96	65/65A's Own Slave address
0	Х	Х	0	Own address = NACK	data (each byte) = NACK
1	Х	Х	0	Own address = ACK	data (each byte) = ACK
0	Х	0	1	Own address = NACK	all the bytes ( $\leq$ BC[6:0] bytes) = ACK
0	Х	1	1	Own address = NACK	all the bytes except the last one (BC[6:0] bytes - 1) = ACK; last byte = NACK <sup>[2]</sup>
1	Х	0	1	Own address = ACK	all the bytes ( $\leq$ BC[6:0] bytes) = ACK
1	Х	1	1	Own address = ACK	all the bytes except the last one (BC[6:0] bytes - 1) = ACK; last byte = NACK <sup>[2]</sup>

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

AA	GC	LB	MODE	Address	Data received <sup>[1]</sup>
Slave	e mode:	l <sup>2</sup> C-bu	s message	starting with the Gener	al Call address
Х	0	Х	0	GC address = NACK	data (each byte) = NACK
0	1	Х	0	GC address = ACK	data (each byte) = NACK
1	1	Х	0	GC address = ACK	data (each byte) = ACK
Х	0	Х	1	GC address = NACK	data (each byte) = NACK
Х	1	0	1	GC address = ACK	all the bytes ( $\leq$ BC[6:0] bytes) = ACK
Х	1	1	1	GC address = ACK	all the bytes except the last one $(BC[6:0] bytes - 1) = ACK;$ last byte = NACK <sup>[2]</sup>

[1] Assumption is that Data Received follows the address (as defined in column "Address"); valid for slave mode only.

[2] Unless the master sends a STOP command before.

#### Table 44.Unbuffered Mode (MODE = 0)

Control bits	LE	3 = x
AA = 0	Master Transmitter mode	Master Receiver mode
	• address/data are transmitted on a byte basis	<ul> <li>address is transmitted and data are received on a byte basis</li> </ul>
		<ul> <li>NACK returned after one byte received</li> </ul>
	Slave Transmitter mode	Slave Receiver mode
	NACK returned after own slave address received	NACK returned after own slave address received
	<ul> <li>switch to not addressed slave mode any time during an I<sup>2</sup>C-bus sequence</li> </ul>	<ul> <li>NACK returned after one byte received</li> </ul>
AA = 1	Master Transmitter mode	Master Receiver mode
	<ul> <li>address/data are transmitted on a byte basis</li> </ul>	<ul> <li>data are received on a byte basis</li> </ul>
		<ul> <li>ACK returned after one byte received</li> </ul>
	Slave Transmitter mode	Slave Receiver mode
	ACK returned after own slave address received	ACK returned after own slave address received
	• always addressed during an I <sup>2</sup> C-bus sequence	<ul> <li>ACK returned after one byte received</li> </ul>

#### **NXP Semiconductors**

### PCA9665; PCA9665A

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

value)

Table 45.	Buffered Mode (MOD					
Control bits		LB = 0	LB = 1			
AA = 0	Master Transmitter mode • address/data are transmitted on a multiple byte basis = BC[6:0] value	<ul> <li>Master Receiver mode</li> <li>address is transmitted and data are received on a multiple byte basis = BC[6:0] value</li> <li>ACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> </ul>	Master Transmitter mode • address/data are transmitted on a multiple byte basis = BC[6:0] value	<ul> <li>Master Receiver mode</li> <li>address is transmitted and data are received on a multiple byte basis = BC[6:0] value</li> <li>NACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> </ul>		
	<ul> <li>Slave Transmitter mode</li> <li>NACK returned after own slave address received</li> <li>in addressed mode, data are transmitted on a multiple byte basis = BC[6:0] value</li> <li>in addressed mode, switch to non addressed mode after the last byte of a buffered sequence is transmitted (after bytes sent = BC[6:0] value)</li> </ul>	<ul> <li>Slave Receiver mode</li> <li>NACK returned after own slave address received</li> <li>in addressed mode, data are received on a multiple byte basis = BC[6:0] value</li> <li>in addressed mode, ACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> <li>in addressed mode, switch to non-addressed mode after the last byte of a buffered sequence is received (after bytes received = BC[6:0] value)</li> </ul>	<ul> <li>Slave Transmitter mode</li> <li>NACK returned after own slave address received</li> <li>in addressed mode, data are transmitted on a multiple byte basis = BC[6:0] value</li> <li>in addressed mode, switch to non addressed mode after the last byte of a buffered sequence is transmitted (after bytes sent = BC[6:0] value)</li> </ul>	<ul> <li>Slave Receiver mode</li> <li>NACK returned after own slave address received</li> <li>in addressed mode, data are received on a multiple byte basis = BC[6:0] value</li> <li>in addressed mode, NACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> <li>in addressed mode, switch to non-addressed mode after the last byte of a buffered sequence is received (after bytes received = BC[6:0]</li> </ul>		

#### Table 45. Buffered Mode (MODE = 1)

#### **NXP Semiconductors**

### PCA9665; PCA9665A

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Control bits		LB = 0	LB = 1			
AA = 1	Master Transmitter mode • address/data are transmitted on a multiple byte basis = BC[6:0] value	<ul> <li>Master Receiver mode</li> <li>address is transmitted and data are received on a multiple byte basis = BC[6:0] value</li> <li>ACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> </ul>	Master Transmitter mode • address/data are transmitted on a multiple byte basis = BC[6:0] value	<ul> <li>Master Receiver mode</li> <li>address is transmitted and data are received on a multiple byte basis = BC[6:0] value</li> <li>NACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> </ul>		
	<ul> <li>Slave Transmitter mode</li> <li>ACK returned after own slave address received</li> <li>in addressed mode, data are transmitted on a multiple byte basis = BC[6:0] value</li> <li>always addressed during a buffered sequence</li> </ul>	<ul> <li>Slave Receiver mode</li> <li>ACK returned after own slave address received</li> <li>in addressed mode, data are received on a multiple byte basis = BC[6:0] value</li> <li>in addressed mode, ACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> </ul>	<ul> <li>Slave Transmitter mode</li> <li>ACK returned after own slave address received</li> <li>in addressed mode, data are transmitted on a multiple byte basis = BC[6:0] value</li> <li>always addressed during a buffered sequence</li> </ul>	<ul> <li>Slave Receiver mode</li> <li>ACK returned after own slave address received</li> <li>in addressed mode, data are received on a multiple byte basis = BC[6:0] value</li> <li>in addressed mode, NACK returned after the last byte of a buffered sequence received (after bytes received = BC[6:0] value)</li> </ul>		

#### Table 45. Buffered Mode (MODE = 1) ...continued

#### 8.8 Miscellaneous states

There are four I2CSTA codes that do not correspond to a defined PCA9665/PCA9665A state (see <u>Table 46</u>). These are discussed in <u>Section 8.8.1</u> through <u>Section 8.8.4</u>.

Table 46.	Miscellaneous states	5						
Status	Status of the I <sup>2</sup> C-bus	Application softw	software response					Next action taken by PCA9665/PCA9665A
CODE	and the PCA9665/65A	To/from I2CDAT	To I2CCON					
(I2CSTA)	PCA9005/05A		STA	STO	SI	AA	MODE	-
F8h	On hardware or	No I2CDAT action	1	Х	0	Х	Х	Go into master mode; send START
	software reset or STOP	No I2CDAT action	0	Х	0	0	Х	No recognition of own slave address. General Call address will be recognized if GC = 1.
		No I2CDAT action	0	Х	0	1	Х	Will recognize own slave address. General Call address will be recognized if GC = 1.
70h	Bus error SDA stuck LOW	No I2CDAT action	No I2	No I2CCON action				Hardware or software reset of the PCA9665/PCA9665A (requires reset to return to state F8h)
78h	Bus error SCL stuck LOW	No I2CDAT action	No I2	No I2CCON action				Hardware or software reset of the PCA9665/PCA9665A (requires reset to return to state F8h)
FCh	Illegal value in I2CCOUNT	No I2CDAT action	No I2	No I2CCON action				Program a valid value in I2CCOUNT: BC[6:0] between 1 and 68.
00h	Bus error during master or slave mode, due to illegal START or STOP condition	No I2CDAT action	No I2	CCON	l actic	n		Hardware or software reset of the PCA9665/PCA9665A (requires reset to return to state F8h)

#### 8.8.1 I2CSTA = F8h

This status code indicates that the PCA9665/PCA9665A is in an idle state and that no relevant information is available because the serial interrupt flag, SI, is not yet set. This occurs on a STOP condition or during a hardware or software reset event and when the PCA9665/PCA9665A is not involved in a serial transfer.

#### 8.8.2 I2CSTA = 00h

This status code indicates that a bus error has occurred during a serial transfer. A bus error is caused when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. A bus error may also be caused when external interference disturbs the internal PCA9665/PCA9665A signals. When a bus error occurs, SI is set. To recover from a bus error, the microcontroller must send an external hardware or software reset signal to reset the PCA9665/PCA9665A.

#### 8.8.3 I2CSTA = 70h

This status code indicates that the SDA line is stuck LOW when the PCA9665/PCA9665A, in master mode, is trying to send a START condition.

PCA9665 PCA9665A

58 of 92

#### 8.8.4 I2CSTA = 78h

This status code indicates that the SCL line is stuck LOW.


#### 8.9 Some special cases

The PCA9665/PCA9665A has facilities to handle the following special cases that may occur during a serial transfer.

#### 8.9.1 Simultaneous repeated START conditions from two masters

A repeated START condition may be generated in the Master Transmitter or Master Receiver modes. A special case occurs if another master simultaneously generates a repeated START condition (see Figure 14). Until this occurs, arbitration is not lost by either master since they were both transmitting the same data.

If the PCA9665/PCA9665A detects a repeated START condition on the I<sup>2</sup>C-bus before generating a repeated START condition itself, it will use the repeated START as its own and continue with the sending of the slave address.



#### 8.9.2 Data transfer after loss of arbitration

Arbitration may be lost in the Master Transmitter and Master Receiver modes. Loss of arbitration is indicated by the following states in I2CSTA; 38h, 68h, and B0h (see Figure 6, Figure 10, Figure 7, and Figure 11).

Remark: In order to exit state 38h, a Time-out, Reset, or external STOP are required.


If the STA flag in I2CCON is set by the routines which service these states, then, if the bus is free again, a START condition (state 08h) is transmitted without intervention by the CPU, and a retry of the total serial transfer can commence.

#### 8.9.3 Forced access to the I<sup>2</sup>C-bus

In some applications, it may be possible for an uncontrolled source to cause a bus hang-up. In such situations, the problem may be caused by interference, temporary interruption of the bus or a temporary short-circuit between SDA and SCL.

If an uncontrolled source generates a superfluous START or masks a STOP condition, then the I<sup>2</sup>C-bus stays busy indefinitely. If the STA flag is set and bus access is not obtained within a reasonable amount of time, then a forced access to the I<sup>2</sup>C-bus is possible. If the I<sup>2</sup>C-bus stays idle for a time period equal to the time-out period, then the PCA9665/PCA9665A concludes that no other master is using the bus and sends a START condition.

Fm+ parallel bus to I<sup>2</sup>C-bus controller



#### 8.9.4 I<sup>2</sup>C-bus obstructed by a LOW level on SCL or SDA


An I<sup>2</sup>C-bus hang-up occurs if SDA or SCL is pulled LOW by an uncontrolled source. If the SCL line is obstructed (pulled LOW) by a device on the bus, no further serial transfer is possible, and the PCA9665/PCA9665A cannot resolve this type of problem. When this occurs, the problem must be resolved by the device that is pulling the SCL bus line LOW.

When the SCL line stays LOW for a period equal to the time-out value, the PCA9665/PCA9665A concludes that this is a bus error and behaves in a manner described in Section 7.3.2.4 "The Time-out register, I2CTO (indirect address 04h)".

If the SDA line is obstructed by another device on the bus (e.g., a slave device out of bit synchronization), the problem can be solved by transmitting additional clock pulses on the SCL line (see Figure 16). The PCA9665/PCA9665A sends out nine clock pulses followed by the STOP condition. If the SDA line is released by the slave pulling it LOW, a normal START condition is transmitted by the PCA9665/PCA9665A, state 08h is entered and the serial transfer continues. If the SDA line is not released by the slave pulling it LOW, then the PCA9665/PCA9665A concludes that there is a bus error, loads 70h in I2CSTA, generates an interrupt signal, and releases the SCL and SDA lines. After the microcontroller reads the status register, it needs to send a reset signal (hardware through the RESET pin, or software through the parallel port) in order to reset the PCA9665/PCA9665A. See Section 8.11 "Reset" for more information.

If a forced bus access occurs or a repeated START condition is transmitted while SDA is obstructed (pulled LOW), the PCA9665/PCA9665A performs the same action as described above. In each case, state 08h is entered after a successful START condition is transmitted and normal serial transfer continues. Note that the CPU is not involved in solving these bus hang-up problems.

Fm+ parallel bus to I<sup>2</sup>C-bus controller



#### 8.9.5 Bus error

A bus error occurs when a START or STOP condition is present at an illegal position in the format frame. Examples of illegal positions are during the serial transfer of an address byte, a data or an acknowledge bit.

The PCA9665/PCA9665A only reacts to a bus error when it is involved in a serial transfer either as a master or an addressed slave. When a bus error is detected, PCA9665/PCA9665A releases the SDA and SCL lines, sets the interrupt flag, and loads the status register with 00h. This status code may be used to vector to a service routine which either attempts the aborted serial transfer again or simply recovers from the error condition as shown in <u>Table 46 "Miscellaneous states</u>". The microcontroller must send an external hardware or software reset signal to reset the PCA9665/PCA9665A.

#### 8.10 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset holds the PCA9665/PCA9665A in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9665/PCA9665A goes to the power-up initialization phase where the following operations are performed:


- 1. ENSIO bit is set to 1 to enable the internal oscillator.
- 2. Internal register initialization is performed.
- 3. ENSIO bit is set to 0 to disable the internal oscillator and go to the non-addressed low power mode.

The complete power-up initialization phase takes 550  $\mu$ s to be performed. During this time, write to the PCA9665/PCA9665A through the parallel port is not permitted. However, the parallel port can be read. This allows the device connected to the parallel port of the PCA9665/PCA9665A to poll the I2CCON register and read the ENSIO state bit. When ENSIO bit is equal to 1, this means that the power-up initialization is in progress. When ENSIO is set to 0, this means that the power-up initialization is done and that the PCA9665/PCA9665A is initialized and ready to be used.

#### 8.11 Reset

Reset of the PCA9665/PCA9665A to its default state can be performed in 2 different ways:

- By holding the RESET pin LOW for a minimum of t<sub>w(rst)</sub>.
- By using the Parallel Software Reset sequence as described in Figure 17.




The RESET hardware pin and software reset function only resets the internal registers and control logic, and does not re-initialize the internal oscillator because the oscillator initialization is performed only on power-up. If the device hangs up and does not respond to a normal RESET input or software reset command, the only way to recover is by powering down and then powering the device back up.

A simple way to implement this circuit without actually having to de-power the entire system is by using a dual gate buffer such as the 74LVC2G125 to control the V<sub>DD</sub> of PCA9665/PCA9665A as shown in Figure 18. Now, instead of powering the V<sub>DD</sub> of the PCA9665/PCA9665A directly from the supply rail, it is powered by the output of the 74LVC2G125 with its input connected to the supply rail. Ganging up the two buffers provides twice the drive and minimizes the voltage drop. The 74LVC2G125 enable pins (1 $\overline{OE}$ , 2 $\overline{OE}$ ) are now used to power cycle and recover the PCA9665.

A 100 pF capacitor is used for filtering the supply of PCA9665/PCA9665A and averaging the dynamic current (typically, maximum peak current is 24 mA). Do not size the capacitor too large as the larger capacitor could discharge during power-down, and possibly damage the output of the buffer.


The enable pins are pulled down to ground by a 10 k $\Omega$  resistor. During normal operation, the enable pins are held LOW and the buffer is turned on, powering the PCA9665/PCA9665A. An external signal (either from a controller or processor) controls the 74LVC2G125 enable pins to switch on or switch off the supply voltage of the PCA9665/PCA9665A. A HIGH logic level places the buffer in a high-impedance state and turns off the supply to the PCA9665/PCA9665/PCA9665A, which discharges through the 100 pF capacitor. When the enable pins are once again pulled LOW, the PCA9665 powers up and re-initializes to an operation state.

Fm+ parallel bus to I<sup>2</sup>C-bus controller





#### 8.12 I<sup>2</sup>C-bus timing diagrams, Unbuffered mode


The diagrams (Figure 19 through Figure 22) illustrate typical timing diagrams for the PCA9665/PCA9665A in master/slave functions.



Fm+ parallel bus to I<sup>2</sup>C-bus controller









#### Fm+ parallel bus to I<sup>2</sup>C-bus controller


#### 8.13 I<sup>2</sup>C-bus timing diagrams, Buffered mode

The diagrams (Figure 23 through Figure 26) illustrate typical timing diagrams for the PCA9665/PCA9665A in master/slave functions.






Fm+ parallel bus to I<sup>2</sup>C-bus controller




(2) Number of bytes received = value programmed in I2CCOUNT register (BC[6:0]  $\leq$  68).










#### 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 28).



#### 9.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 29).




#### 9.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 30).

#### **NXP Semiconductors**

### PCA9665; PCA9665A

Fm+ parallel bus to I<sup>2</sup>C-bus controller




#### 9.3 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.


A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



Fm+ parallel bus to I<sup>2</sup>C-bus controller

### 10. Application design-in information




#### **10.1 Specific applications**

The PCA9665/PCA9665A is a parallel bus to I<sup>2</sup>C-bus controller that is designed to allow 'smart' devices to interface with I<sup>2</sup>C-bus or SMBus components, where the 'smart' device does not have an integrated I<sup>2</sup>C-bus port and the designer does not want to 'bit-bang' the I<sup>2</sup>C-bus port. The PCA9665/PCA9665A can also be used to add more I<sup>2</sup>C-bus ports to 'smart' devices, provide a higher frequency, lower voltage migration path for the PCF8584 and convert 8 bits of parallel data to a serial bus to avoid running multiple traces across the printed-circuit board.


#### 10.2 Add I<sup>2</sup>C-bus port

As shown in <u>Figure 33</u>, the PCA9665/PCA9665A converts 8-bits of parallel data into a multiple master capable I<sup>2</sup>C-bus port for microcontrollers, microprocessors, custom ASICs, DSPs, etc., that need to interface with I<sup>2</sup>C-bus or SMBus components.



#### 10.2.1 Add I<sup>2</sup>C-bus port with 'hot swap bus buffers'

The PCA9665A should be used when incremental offset hot swap buffers like the PCA9511A are included in the system such as shown in <u>Figure 34</u> since the PCA9665 is susceptible to producing a LOW-going spike on a HIGH SDA line during a repeated START as shown in <u>Figure 35</u> spike labeled 'A'.




The spike varies in depth and width, and will return HIGH greater than a data set-up time  $(t_{SU;DAT})$  before the SCL rises, so the spike is not a violation of the l<sup>2</sup>C-bus specification.

An incremental offset hot swap buffer (e.g., PCA9511A) however may interact with the spike in such a way as to stretch the duration of the spike (see <u>Figure 35</u> spike labeled 'B') and possibly violate the data set-up time. It is therefore recommended to use the PCA9665A in these types of applications since the PCA9665A eliminates the spike on

#### Fm+ parallel bus to I<sup>2</sup>C-bus controller


repeated START conditions. The differences between PCA9665 and PCA9665A are timing related. <u>Section 7.3.2.3 "The Clock Rate registers, I2CSCLL and I2CSCLH (indirect addresses 02h and 03h)</u>" and <u>Section 7.3.2.6 "The I<sup>2</sup>C-bus mode register, I2CMODE</u> (indirect address 06h)" outline these timing differences. There are no functional or operational differences between the two bus controllers so a PCA9665A can be a drop-in replacement for the PCA9665 with only a small sacrifice in the serial data rate.

Figure 36 shows the glitch-free SDA output of the PCA9665A during a repeated START.




#### 10.3 Add additional I<sup>2</sup>C-bus ports

The PCA9665/PCA9665A can be used to convert 8-bit parallel data into additional multiple master capable I<sup>2</sup>C-bus port as shown in <u>Figure 37</u>. It is used if the microcontroller, microprocessor, custom ASIC, DSP, etc., already have an I<sup>2</sup>C-bus port but need one or more additional I<sup>2</sup>C-bus ports to interface with more I<sup>2</sup>C-bus or SMBus components or components that cannot be located on the same bus (e.g., 100 kHz and 400 kHz slaves on different buses so that each bus can operate at its maximum potential).



#### 10.4 Convert 8 bits of parallel data into I<sup>2</sup>C-bus serial data stream

Functioning as a slave transmitter, the PCA9665/PCA9665A can convert 8-bit parallel data into a two-wire  $I^2$ C-bus data stream as is shown in <u>Figure 38</u>. This would prevent having to run 8 traces across the entire width of the printed-circuit board.



#### **11. Limiting values**

#### Table 47. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

$V_{DD}$ supply voltage-0.3+4.6 $V_1$ input voltageany input11-0.8+6.0 $I_1$ input currentany input-10+10 $I_0$ output currentany output-10+10 $P_{tot}$ total power dissipation-300P/outpower dissipation per output-50 $T_{stg}$ storage temperature-65+150 $T_{amb}$ ambient temperatureoperating-40+85	Unit
Interview <td>V</td>	V
$I_O$ output currentany output $-10$ $+10$ $P_{tot}$ total power dissipation- $300$ P/outpower dissipation per output- $50$ $T_{stg}$ storage temperature $-65$ $+150$	V
P <tot< th="">total power dissipation-300P/outpower dissipation per output-50Tstorage temperature-65+150</tot<>	mA
P/outpower dissipation per output-50 $T_{stg}$ storage temperature-65+150	mA
$T_{stg}$ storage temperature -65 +150	mW
	mW
T <sub>amb</sub> ambient temperature operating -40 +85	°C
	°C
T <sub>j</sub> junction temperature - 125	°C

[1] 5.5 V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 4.6 V steady state voltage tolerance on inputs and outputs when no supply voltage is present.

Fm+ parallel bus to I<sup>2</sup>C-bus controller

## 12. Static characteristics

#### Table 48. Static characteristics

 $V_{DD}$  = 2.3 V to 3.6 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
V <sub>DD</sub>	supply voltage			2.3	-	3.6	V
I <sub>DD</sub>	supply current	standby mode		-	0.1	3.0	mA
		operating mode; no load		-	-	8.0	mA
V <sub>POR</sub>	power-on reset voltage			-	1.8	2.2	V
Inputs W	R, RD, A0, A1, CE, RESET						
V <sub>IL</sub>	LOW-level input voltage			0	-	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		<u>[1]</u>	2.0	-	5.5	V
۱L	leakage current	input; $V_I = 0 V \text{ or } 5.5 V$		-1	-	+1	μA
Ci	input capacitance	$V_{I} = V_{SS} \text{ or } V_{DD}$		-	2.0	3	pF
Inputs/ou	itputs D0 to D7						
V <sub>IL</sub>	LOW-level input voltage			0	-	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		<u>[1]</u>	2.0	-	5.5	V
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD} - 0.4 V$		-4.0	-7.0	-	mA
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$		4.0	8.0	-	mA
IL	leakage current	input; $V_I = 0 V \text{ or } 5.5 V$		-1	-	+1	μA
Cio	input/output capacitance	$V_{I} = V_{SS} \text{ or } V_{DD}$		-	2.8	4	pF
SDA and	SCL						
V <sub>IL</sub>	LOW-level input voltage			0	-	$0.3V_{DD}$	V
V <sub>IH</sub>	HIGH-level input voltage		<u>[1]</u>	$0.7 V_{DD}$	-	5.5	V
IL	leakage current	input/output; $V_I = 0 V \text{ or } 3.6 V$		-1	-	+1	μΑ
		input/output; $V_I = 5.5 V$		-1	-	+10	μΑ
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$		20	-	-	mA
C <sub>io</sub>	input/output capacitance	$V_I = V_{SS} \text{ or } V_{DD}$		-	5.6	7	pF
Outputs	NT						
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$		6.0	-	-	mA
IL	leakage current	$V_{O} = 0 V \text{ or } 3.6 V$		-1	-	+1	μΑ
Co	output capacitance	$V_{I} = V_{SS}$ or $V_{DD}$		-	3.8	5	pF

[1] 5.5 V steady state voltage tolerance on inputs and outputs is valid only when the supply voltage is present. 4.6 V steady state voltage tolerance on inputs and outputs when no supply voltage is present.

Fm+ parallel bus to I<sup>2</sup>C-bus controller

## 13. Dynamic characteristics

#### Table 49. Dynamic characteristics (3.3 volt)[1][2][3]

 $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. (See <u>Table 50 on page 75</u> for 2.5 V)

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Initializati	ion timing						
t <sub>init(po)</sub>	power-on initialization time			-	-	550	μS
Serial inte	erface initialization timing						
t <sub>init(sintf)</sub>	serial interface initialization time <sup>[4]</sup>	from ENSIO bit HIGH		-	-	550	μS
<b>RESET</b> tir	ming (see <mark>Figure 39</mark> )						
t <sub>w(rst)</sub>	reset pulse width			10	-	-	ns
t <sub>rst</sub>	reset time		[5][6]	250	-	-	ns
t <sub>rec(rst)</sub>	reset recovery time			0	-	-	ns
INT timing	g (see <mark>Figure 40</mark> )						
t <sub>as(int)</sub>	interrupt assert time			-	-	500	ns
t <sub>das(int)</sub>	interrupt de-assert time			-	-	20	ns
Bus timin	g (see <mark>Figure 41</mark> and <mark>Figure 43</mark> )						
t <sub>su(A)</sub>	address set-up time	to RD, WR LOW		0	-	-	ns
t <sub>h(A)</sub>	address hold time	from RD, WR LOW		13	-	-	ns
t <sub>su(CE_N)</sub>	CE set-up time	to RD, WR LOW		0	-	-	ns
t <sub>h(CE_N)</sub>	CE hold time	from RD, WR LOW		0	-	-	ns
t <sub>w(RDL)</sub>	RD LOW pulse width			20	-	-	ns
t <sub>w(WRL)</sub>	WR LOW pulse width			20	-	-	ns
t <sub>d(DV)</sub>	data valid delay time	after $\overline{RD}$ and $\overline{CE}$ LOW		-	-	17	ns
t <sub>d(QZ)</sub>	data output float delay time	after RD or CE HIGH		-	-	17	ns
t <sub>su(Q)</sub>	data output set-up time	before $\overline{WR}$ or $\overline{CE}$ HIGH (write cycle)		12	-	-	ns
t <sub>h(Q)</sub>	data output hold time	after WR HIGH		0	-	-	ns
t <sub>w(RDH)</sub>	RD HIGH pulse width			18	-	-	ns
t <sub>w(WRH)</sub>	WR HIGH pulse width			18	-	-	ns

[1] Parameters are valid over specified temperature and voltage range.

[2] All voltage measurements are referenced to ground (GND). For testing, all inputs swing between 0 V and 3.0 V with a transition time of 5 ns maximum. All time measurements are referenced at input voltages of 1.5 V and output voltages shown in Figure 41 and Figure 43.

[3] Test conditions for outputs:  $C_L = 50 \text{ pF}$ ;  $R_L = 500 \Omega$ , except open-drain outputs.

Test conditions for open-drain outputs: CL = 50 pF; RL = 1 k $\Omega$  pull-up to VDD.

[4] Initialization time for the serial interface after ENSIO bit goes HIGH in a write operation to the control register.

[5] Resetting the device while actively communicating on the bus may cause glitches or an errant STOP condition.

[6] Upon reset, the full delay will be the sum of t<sub>rst</sub> and the RC time constant of the SDA and SCL bus.

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Initializati	on timing						
t <sub>init(po)</sub>	power-on initialization time			-	-	550	μS
Serial inte	erface initialization timing						
t <sub>init(sintf)</sub>	serial interface initialization time <sup>[4]</sup>	from ENSIO bit HIGH		-	-	550	μS
<b>RESET</b> tir	ning (see <mark>Figure 39</mark> )						
t <sub>w(rst)</sub>	reset pulse width			10	-	-	ns
t <sub>rst</sub>	reset time		<u>[5][6]</u>	250	-	-	ns
t <sub>rec(rst)</sub>	reset recovery time			0	-	-	ns
INT timing	g (see <mark>Figure 40</mark> )						
t <sub>as(int)</sub>	interrupt assert time			-	-	550	ns
t <sub>das(int)</sub>	interrupt de-assert time			-	-	20	ns
Bus timin	g (see <u>Figure 41</u> and <u>Figure 43</u> )						
t <sub>su(A)</sub>	address set-up time	to RD, WR LOW		0	-	-	ns
t <sub>h(A)</sub>	address hold time	from RD, WR LOW		13	-	-	ns
t <sub>su(CE_N)</sub>	CE set-up time	to RD, WR LOW		0	-	-	ns
t <sub>h(CE_N)</sub>	CE hold time	from RD, WR LOW		0	-	-	ns
t <sub>w(RDL)</sub>	RD LOW pulse width			20	-	-	ns
t <sub>w(WRL)</sub>	WR LOW pulse width			20	-	-	ns
t <sub>d(DV)</sub>	data valid delay time	after $\overline{RD}$ and $\overline{CE}$ LOW		-	-	22	ns
t <sub>d(QZ)</sub>	data output float delay time	after $\overline{RD}$ or $\overline{CE}$ HIGH		-	-	17	ns
t <sub>su(Q)</sub>	data output set-up time	before $\overline{WR}$ or $\overline{CE}$ HIGH (write cycle)		12	-	-	ns
t <sub>h(Q)</sub>	data output hold time	after WR HIGH		0	-	-	ns
t <sub>w(RDH)</sub>	RD HIGH pulse width			18	-	-	ns
t <sub>w(WRH)</sub>	WR HIGH pulse width			18	-	-	ns

Table 50. Dynamic characteristics (2.5 volt)[1][2][3]

[1] Parameters are valid over specified temperature and voltage range.

[2] All voltage measurements are referenced to ground (GND). For testing, all inputs swing between 0 V and 3.0 V with a transition time of 5 ns maximum. All time measurements are referenced at input voltages of 1.5 V and output voltages shown in Figure 41 and Figure 43.


Test conditions for outputs:  $C_L = 50 \text{ pF}$ ;  $R_L = 500 \Omega$ , except open-drain outputs. [3] Test conditions for open-drain outputs:  $C_L$  = 50 pF;  $R_L$  = 1 k $\Omega$  pull-up to V<sub>DD</sub>.


Initialization time for the serial interface after ENSIO bit goes HIGH in a write operation to the control register. [4]

Resetting the device while actively communicating on the bus may cause glitches or an errant STOP condition. [5]


Upon reset, the full delay will be the sum of t<sub>rst</sub> and the RC time constant of the SDA and SCL bus. [6]


Fm+ parallel bus to I<sup>2</sup>C-bus controller






Fm+ parallel bus to I<sup>2</sup>C-bus controller





Fm+ parallel bus to I<sup>2</sup>C-bus controller



### Fm+ parallel bus to I<sup>2</sup>C-bus controller

#### Table 51. I<sup>2</sup>C-bus frequency and timing specifications

All the timing limits are valid within the operating supply voltage and ambient temperature range;  $V_{DD} = 2.5 \text{ V} \pm 0.2 \text{ V}$  and 3.3 V ± 0.3 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage of  $V_{SS}$  to  $V_{DD}$ .

Symbol	Parameter	Parameter Conditions		Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Fast-mode Plus I <sup>2</sup> C-bus		Unit
				Min	Max	Min	Max	Min	Max	-
f <sub>SCL</sub>	SCL clock frequency	Ľ	1]	0	100 <mark>[2]</mark>	0	400 <mark>[2]</mark>	0	1000[2]	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	1.3	-	0.5	-	μS
t <sub>HD;STA</sub>	hold time (repeated) START condition			4.0	-	0.6	-	0.26	-	μS
t <sub>SU;STA</sub>	set-up time for a repeated START condition			4.7	-	0.6	-	0.26	-	μS
t <sub>SU;STO</sub>	set-up time for STOP condition			4.0	-	0.6	-	0.26	-	μS
t <sub>HD;DAT</sub>	data hold time			0	-	0	-	0	-	ns
t <sub>VD;ACK</sub>	data valid acknowledge time	[3	3]	0.05	3.45	0.05	0.9	0.05	0.45	μS
t <sub>VD;DAT</sub>	data valid time	[4	<u>4]</u>	50	-	50	-	50	-	ns
t <sub>SU;DAT</sub>	data set-up time			250	-	100	-	50	-	ns
t <sub>LOW</sub>	LOW period of the SCL clock			4.7	-	1.3	-	0.5	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock			4.0	-	0.6	-	0.26	-	μs
t <sub>f</sub>	fall time of both SDA and SCL signals	<u>[6][</u> 7	<u>7]</u>	-	300	20 + 0.1C <sub>b</sub> <sup>[5]</sup>	300	-	120	ns
t <sub>r</sub>	rise time of both SDA and SCL signals			-	1000	20 + 0.1C <sub>b</sub> <sup>[5]</sup>	300	-	120	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter	<u>]</u>	<u>8]</u>	-	50	-	50	-	50	ns

[1] Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either SDA or SCL is held LOW for a minimum of 25 ms. Disable bus time-out feature for DC operation.

[2] The f<sub>SCL</sub> maximum is derived from the sum of the pulse width HIGH minimum, the pulse width LOW minimum, the t<sub>f</sub> maximum and the t<sub>r</sub> maximum for each node.

[3]  $t_{VD;ACK}$  = time for Acknowledgement signal from SCL LOW to SDA (out) LOW.

[4]  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL LOW.

[5]  $C_b$  = total capacitance of one bus line in pF.

[6] A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region SCL's falling edge.


[7] The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t<sub>f</sub> is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.


[8] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.

### **NXP Semiconductors**

# PCA9665; PCA9665A


### Fm+ parallel bus to I<sup>2</sup>C-bus controller






### Fm+ parallel bus to I<sup>2</sup>C-bus controller

## 14. Test information



#### Table 52. Test data

Test	Load		S1
	CL	RL	
t <sub>d(DV)</sub>	50 pF	500 Ω	$V_{DD}  imes 2$
t <sub>d(QZ)</sub>	50 pF	500 Ω	open



#### Fig 47. Test circuitry for open-drain switching times


#### Table 53. Test data

Test	Load		S1	
	CL	RL		
t <sub>d(DV)</sub>	50 pF	1 kΩ	V <sub>DD</sub>	
t <sub>d(QZ)</sub> t <sub>as(int)</sub>	50 pF	1 kΩ	V <sub>DD</sub>	
t <sub>as(int)</sub>	50 pF	1 kΩ	V <sub>DD</sub>	
t <sub>das(int)</sub>	50 pF	1 kΩ	V <sub>DD</sub>	

Product data sheet

Fm+ parallel bus to I<sup>2</sup>C-bus controller


## 15. Package outline



### Fig 48. Package outline SOT163-1 (SO20)

All information provided in this document is subject to legal disclaimers.


Fm+ parallel bus to I<sup>2</sup>C-bus controller



#### Fig 49. Package outline SOT360-1 (TSSOP20)

All information provided in this document is subject to legal disclaimers.

Fm+ parallel bus to I<sup>2</sup>C-bus controller



# HVQFN20: plastic thermal enhanced very thin quad flat package; no leads; 20 terminals; body 5 x 5 x 0.85 mm

SOT662-1

Fig 50. Package outline SOT662-1 (HVQFN20)

All information provided in this document is subject to legal disclaimers.

Fm+ parallel bus to I<sup>2</sup>C-bus controller

### **16. Handling information**

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in *JESD625-A* or equivalent standards.

## 17. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

### **17.1 Introduction to soldering**

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 17.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 17.3 Wave soldering

Key characteristics in wave soldering are:

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 17.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 51</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 54 and 55

#### Table 54. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C	age reflow temperature (°C)		
	Volume (mm <sup>3</sup> )			
	< 350	≥ 350		
< 2.5	235	220		
≥ 2.5	220	220		


#### Table 55. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 51.

Fm+ parallel bus to I<sup>2</sup>C-bus controller



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## **18. Abbreviations**

Table 56. Ab	breviations
Acronym	Description
ASIC	Application Specific Integrated Circuit
CDM	Charged Device Model
CPU	Central Processing Unit
DSP	Digital Signal Processing
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
PCB	Printed-Circuit Board
RC	Resistor-Capacitor network
SMBus	System Management Bus

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

## **19. Revision history**

Table 57. Revision histo	ry					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
PCA9665_PCA9665A v.4	20110929	Product data sheet	-	PCA9665 v.3		
Modifications:	<ul> <li>Added type</li> </ul>	number PCA9665A				
	<ul> <li>Section 2 "I</li> </ul>	Features and benefits":				
	<ul> <li>added n</li> </ul>	ew 12th bullet item				
	– (new) 13	3th bullet item: deleted ph	nrase "200 V MM per JESD	22-A115"		
	– (new) 15	5th bullet item, first sub-b	ullet: deleted "DIP20"			
	<ul> <li><u>Table 1 "Or</u></li> </ul>	dering information":				
	<ul> <li>deleted type number "PCA9665N", DIP20 package</li> </ul>					
	<ul> <li>added type number "PCA9665APW"</li> </ul>					
	<ul> <li>Section 6.1</li> </ul>	"Pinning": removed (old)	Figure 4, "Pin configuration	n for DIP20"		
	<ul> <li><u>Table 2 "Pir</u></li> </ul>	n description": removed "I	DIP20" from column headin	g		
	<ul> <li>Section 7.2</li> </ul>	"Internal oscillator":				
	<ul> <li>– first sen</li> </ul>	tence: deleted "28.5 MHz	,,,			
	<ul> <li>added (i</li> </ul>	new) second sentence				
	<ul> <li>Section 7.3.2.3 "The Clock Rate registers, I2CSCLL and I2CSCLH (indirect addresses 02h and 03h)":</li> </ul>					
	<ul> <li>first paragraph, third sentence: appended "t<sub>d</sub> (delay time)"</li> </ul>					
	<ul> <li>second</li> </ul>	paragraph: added second	d sentence			
	<ul> <li>second paragraph: third sentence re-written</li> </ul>					
	<ul> <li>Equation</li> </ul>	<u>n 1</u> modified				
	<ul> <li>added n</li> </ul>	ew third paragraph				
			(indirect register 04h) bit de	escription": description of		
	bits TO[6:0]					
		C-bus mode selection ex				
		frequency (kHz) values for	or PCA9665 updated			
		olumn for PCA9665A				
		alue for PCA9665 Turbo	mode			
		ote [2] re-written				
		new) Table note [3]				
			, junction temperature" limi			
			ing specifications": added (	· · · · · · · · · · · · · · · · · · ·		
			port with 'hot swap bus buff	fers'''		
			utline SOT146-1 (DIP20)"			
	•		of through-hole mount pac			
PCA9665 v.3	20080812	Product data sheet	-	PCA9665 v.2		
PCA9665 v.2	20061207	Product data sheet	-	PCA9665 v.1		
PCA9665 v.1	20060807	Objective data sheet	-	-		

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

## 20. Legal information

### 20.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 20.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 20.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

PCA9665 PCA9665A

Rev. 4 — 29 September 2011

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

## 21. Contact information

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 20.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Fm+ parallel bus to I<sup>2</sup>C-bus controller

## 22. Contents

1	General description 1	8
2	Features and benefits 1	8
3	Applications	8
4	Ordering information	8
5	Block diagram	8
6	Pinning information	8 8
<b>6</b> .1	Pinning	0 8
6.2	Pin description	0
7	-	8
<b>7</b> .1	• • • • • • • • • • • • • • • • • • • •	8
7.1	General	8
7.3	Registers	8
7.3.1	Direct registers	
7.3.1.1	The Status register, I2CSTA	
7.3.1.1	(A1 = 0, A0 = 0)	
7.3.1.2	The Indirect Pointer register, INDPTR	
1.5.1.2	(A1 = 0, A0 = 0)	8
7.3.1.3	The $l^2C$ -bus Data register, $l^2CDAT$	8
1.0.1.0	(A1 = 0, A0 = 1)	
7.3.1.4	The Control register, I2CCON	
7.0.1.4	(A1 = 1, A0 = 1)	8
7.3.1.5	The indirect data field access register,	8
7.0.1.0	INDIRECT (A1 = 1, A0 = 0)	8
7.3.2	Indirect registers	8
7.3.2.1	The Byte Count register, I2CCOUNT	8
1.0.2.1	(indirect address 00h)	8
7.3.2.2	The Own Address register, I2CADR	8
1.0.2.2	(indirect address 01h) 12	
7.3.2.3	The Clock Rate registers, I2CSCLL	8
1.0.2.0	and I2CSCLH	8
	(indirect addresses 02h and 03h) 13	8
7.3.2.4	The Time-out register, I2CTO	
	(indirect address 04h) 14	8
7.3.2.5	The Parallel Software Reset register,	8
	I2CPRESET (indirect address 05h) 14	8
7.3.2.6	The I <sup>2</sup> C-bus mode register, I2CMODE	8
	(indirect address 06h) 15	8
8	PCA9665/PCA9665A modes	9
<b>8</b> .1		9
	- J	9
8.1.1 8.1.2	Byte mode	9
-	Buffered mode	9
8.2	Operating modes 16	1
8.3	Byte mode	-
8.3.1	Master Transmitter Byte mode	1
8.3.2	Master Receiver Byte mode	1
8.3.3	Slave Receiver Byte mode	1

8.3.4	Slave Transmitter Byte mode	29
8.4	Buffered mode	31
8.4.1	Master Transmitter Buffered mode	31
8.4.2	Master Receiver Buffered mode	36
8.4.3	Slave Receiver Buffered mode	40
8.4.4	Slave Transmitter Buffered mode	45
8.5	Buffered mode examples	49
8.5.1	Buffered Master Transmitter mode of	
	operation	49
8.5.2	Buffered Master Receiver mode of operation	49
8.5.3	Buffered Slave Transmitter mode	50
8.5.4	Buffered Slave Receiver mode	51
8.5.5	Example: Read 128 bytes in two 64-byte	
	sequences of an EEPROM	
	$(I^2C-bus address = A0h for write operations$	
	and A1h for read operations) starting at	
	Location 08h	51
8.6	I2CCOUNT register	52
8.7	Acknowledge management (I <sup>2</sup> C-bus	-
0	addresses and data) in Byte and	
	Buffered modes	54
8.8	Miscellaneous states	58
8.8.1	I2CSTA = F8h	58
8.8.2	I2CSTA = 00h	58
8.8.3	I2CSTA = 70h	58
8.8.4	I2CSTA = 78h.	59
8.9	Some special cases	59
8.9.1	Simultaneous repeated START conditions	00
0.0.1	from two masters	59
8.9.2	Data transfer after loss of arbitration	59
8.9.3	Forced access to the I <sup>2</sup> C-bus.	59
8.9.4	$l^2$ C-bus obstructed by a LOW level on SCL	00
0.0.4	or SDA	60
8.9.5	Bus error	61
8.10	Power-on reset.	61
8.11	Reset	62
8.12	I <sup>2</sup> C-bus timing diagrams, Unbuffered mode.	63
8.13	l <sup>2</sup> C-bus timing diagrams, Buffered mode	65
9	Characteristics of the I <sup>2</sup> C-bus	67
9.1	Bit transfer	67
9.1.1	START and STOP conditions.	67
9.2	System configuration	67
9.3	Acknowledge	68
10	Application design-in information	69
10.1	Specific applications	69
10.2	Add I <sup>2</sup> C-bus port	70
10.2.1	Add I <sup>2</sup> C-bus port with 'hot swap bus buffers'.	70

#### continued >>

### Fm+ parallel bus to I<sup>2</sup>C-bus controller

Add additional I <sup>2</sup> C-bus ports	71
Convert 8 bits of parallel data into I <sup>2</sup> C-bus	
serial data stream	72
Limiting values	72
Static characteristics	73
Dynamic characteristics	74
Test information	81
Package outline	82
Handling information	85
Soldering of SMD packages	85
Introduction to soldering	85
Wave and reflow soldering	85
Wave soldering	85
Reflow soldering	86
Abbreviations	87
Revision history	88
Legal information	89
Data sheet status	89
Definitions	89
Disclaimers	89
Trademarks	90
Contact information	90
Contents	91
	Convert 8 bits of parallel data into I <sup>2</sup> C-bus serial data stream

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 September 2011 Document identifier: PCA9665\_PCA9665A

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for I/O Controller Interface IC category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

CYDMX128B16-65BVXI DSL5110 SR1TY EC-GAV SCH5327B-NS SEC1210/PV-URT LPC47M287-NW SEC1210I-CN-02 CP2108-B02-GM LPC47M107S-MS LPC47M102S-MS 70M-OAC15A NCT6776D Z85C3010PSG Z84C4310AEG IS31107326-QFLS4-EB Z16C3010VEG JHL2210 S LL38 MAX5940CESA+ 84115502 SLO24IRA 84145010 20LPCV2415 84130108 SM-OAC5AR DS2483Q+T SEC1210I-CN-02-TR LPC47B277-MS JHL8010R S LMND KTI225V S LN9C JHL8040R S LMN6 CP2109-A01-GMR MCP2140A-ISS MCP2155-IP MCP2140A-ISO SNAP-AIMA-8 IAC5A IDC5Q Z84C1510AEG SCH5017-NW ODC5 TDA8026ET/C2,518 IAC5 CP2112-F02-GMR CP2109-A01-GM LPC47M192-NW FDC37B787-NS FDC37C669-MS MCP2140-ISO 73S8009CN-32IM/F MAX14824GTG+