

OLED DISPLAY MODULE

Product Specification

CUSTOMER	Standard	
PRODUCT NUMBER	DD-25664BE-3A	
CUSTOMER APPROVAL		Date

INTERNAL APPROVALS					
Product Mgr Doc. Control Electr. Eng					
Bazile Peter	Anthony Perkins	Rekha Mani			

- □ Approval for Specification only
- □ Approval for Specification and Sample



TABLE OF CONTENTS

1	MA	AIN FEATURES	
2	MF	CHANICAL SPECIFICATION	5
	2.1 2.2	MECHANICAL CHARACTERISTICS MECHANICAL DRAWING	
3	EL	ECTRICAL SPECIFICATION	7
	3.1	ABSOLUTE MAXIMUM RATINGS	
	3.2	ELECTRICAL CHARACTERISTICS	
	3.3	INTERFACE PIN ASSIGNMENT	
	3.4 3.5	BLOCK DIAGRAM TIMING CHARACTERISTICS	
4	OP	TICAL SPECIFICATION	
	4.1	OPTICAL CHARACTERISTICS	
5	FU	NCTIONAL SPECIFICATION	17
	5.1	COMMANDS	
	5.2	POWER DOWN AND UP SEQUENCE	
	5.3 5.4	RESET CIRCUIT	
		ACTUAL APPLICATION EXAMPLE	
6	PA	CKAGING	
	6.1	LABELLING AND MARKING	
7	QU	ALITY ASSURANCE SPECIFICATION	
	7.1	CONFORMITY	
	7.2	DELIVERY ASSURANCE	
	7.3	DEALING WITH CUSTOMER COMPLAINTS	
8	RE	LIABILITY SPECIFICATION	
	8.1	RELIABILITY TESTS	
	8.2	LIFE TIME	
9	HA	NDLING PRECAUTIONS	

Product No	DD-25664BE-3A	REV. B	Daga	2/27
Product No.			Page	2/2/



REVISION RECORD

Rev.	Date	Page	Chapt.	Comment	ECR no.
А	27/05/08			Initial Release	
В	11/06/08	10		Change in pin no 29, VCC description	

riduct No. rage 3727	Product No.	DD-25664BE-3A	REV. B	Daga	2/27
	Product No.			Page	5721



1 MAIN FEATURES

ITEM	CONTENTS		
Display Format	256 x 64 Dots		
Colour	Light Blue Monochrome		
Overall Dimensions	88.00 (W) × 27.80 (H) × 2.00 (D) mm		
Viewing Area	78.78 (W) x 21.18 (H) mm		
Screen Size	3.12"		
Mode	Passive Matrix		
Duty ratio	1/64		
Driver IC	SSD1322		
Operating temperature	$-30^{\circ}C \sim +85^{\circ}C$		
Storage temperature	$-40^{\circ}C \sim +90^{\circ}C$		

Product No	DD-25664BE-3A	REV. B	Daga	4/27
Product No.			rage	4/2/




2 MECHANICAL SPECIFICATION

2.1 MECHANICAL CHARACTERISTIC	S
-------------------------------	---

ITEM	CHARACTERISTIC	UNIT		
Display Format	256 x 64	Dots		
Overall Dimensions	88.00 (W) × 27.80 (H) × 2.00 (D)	mm		
Viewing Area	ving Area 78.78 (W) x 21.18 (H) mm			
Active Area	76.78 (W) x 19.18 (H)	mm		
Dot Size	0.28 (W) 0.28 (H)	Mm		
Dot Pitch	0.30 (W) x 0.30 (H)	Mm		
Weight	9.95	G		
IC Controller/Driver	SSD1322			

Product No	DD-25664BE-3A	REV. B	Daga	5/27
Product No.			rage	5/2/





2.2 MECHANICAL DRAWING



3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

Item	Symbol Min Max Unit Note						
Supply Voltage for Operation	V _{CI}	-0.3	4	V	1, 2		
Supply Voltage for Logic	V_{DD}	-0.5	2.75	V	1, 2		
Supply Voltage for I/O pins	V _{DDIO}	-0.5	V _{CI}	V	1, 2		
Supply Voltage for Display	V _{CC}	-0.5	16	V	1, 2		
Operating Current for V_{CC}	I _{CC}	-	55	mA	1,2		
Operating Temperature	T _{OP}	-30	+85	°C			
Storage Temperature	T _{STG}	-40	+90	°C			
Static Electricity	Be sure that you are grounded when handling displays.						

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3.2 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Product No	DD-25664BE-3A	KEV. B	Dago	7/27
Product No.			Page	1/2/

3.2 ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage for Operation	V _{CI}		2.4	2.8	3.5	V
Supply Voltage for Logic	V _{DD}		2.4	2.5	2.6	V
Supply Voltage for I/O Pins	V _{DDIO}		1.65	1.8	V _{CI}	V
Supply Voltage for Display	V _{CC}	Note 3	11.5	12	12.5	V
High Level Input	\mathbf{V}_{IH}		$0.8 \mathrm{x} \mathrm{V}_\mathrm{DDIO}$		V _{DDIO}	V
Low Level Input	V _{IL}		0		0.2xV _{DDIO}	V
High Level Output	V _{OH}	I _{OUT} =100μA, 3.3MHz	0.9xV _{DDIO}		V _{DDIO}	V
Low Level Output	V _{OL}	I _{OUT} =100μA, 3.3MHz	0		0.1xV _{DDIO}	V
Operating Current for	т	Note 4	-	1.8	2.25	mA
V _{CI}	I _{CI}	Note 5	-	1.8	2.25	mA
Operating Current for	т	Note 4	-	26.3	32.9	mA
V _{CC}	I _{CC}	Note 5	-	41.1	51.4	mA
Sleep Mode Current for V_{CI}	I _{CI,SLEEP}		-	1	5	μΑ
Sleep Mode Current for V_{CC}	I _{CC,SLEEP}		-	1	5	μΑ

Note 3: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of panel characteristics and the customer's request.

Note 4: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 50% Display Area Turn on.

Note 5: $V_{CI} = 2.8V$, $V_{CC} = 12V$, 100% Display Area Turn on.

Product No.	DD-25664BE-3A	REV. B]	Daga	8/27
Product No.				Page	0/2/

3.3 INTERFACE PIN ASSIGNMENT

No.	Symbol	I/O	Function				
1	N.C. (GND)		<i>Reserved Pin (Supporting Pin).</i> The supporting pins can reduce the influences from stresses on the function pins. This pin must be connected to external ground.				
2	VSS	Р	Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. I must be connected to external ground				
3	VCC	Р	<i>Power Supply for OEL Panel</i> This is the most positive supply pin of the chip. They must be connected to external source.				
4	VCOMH	Р	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS.				
5	VLSS	Р	<i>Ground of Analog Circuit</i> This is analog ground pin. It should be con	nnected to VSS	S externally		
6~13	D7~D0	I/O	This is analog ground pin. It should be connected to VSS externallyHost Data Input/Output BusThese pins are 8-bit bi-directional data bus to be connected to the microprocessors data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to VSS except for D2 in serial mode.				
14	E/RD#	I	mode. Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is low and CS# is pulled low. When serial mode is selected, this pin must be connected to VSS.				
15	R/W#	I	Read/Write Select or Write This pin is MCU interface input. When im microprocessor, this pin will be used as Re- selection input. Pull this pin to "High" for "Low" for write mode. When 80XX interface mode is selected, th (WR#) input. Data write operation is initia pulled low and the CS# is pulled low. When serial mode is selected, this pin must	terfacing to a 6 ead/Write (R/V read mode and his pin will be to ated when this	58XX-series W#) d pull it the Write pin is		
16 17	BS0 BS1	Ι	Communicating Protocol Select These pins are MCU interface selection in table: 3-wire SPI 4-wire SPI 8-bit 68XX Parallel 8-bit 80XX Parallel				

Product No.	DD-25664BE-3A	REV. B	Daga	0/27
Product No.			Page	9/2/




			<i>Data/Command Control</i> This pin is Data/Command control pin. When the pin is pulled high,
18	D/C#	Ι	the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detailed relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams
19	CS#	Ι	Chip Select This pin is the chip select input. When the pin is enabled for MCU communication only when CS# is pulled low
20	RES#	Ι	<i>Power Reset for Controller and Driver</i> This pin is reset signal input. When the pin is low, initialization of the chip is executed.
21	FR	0	<i>Cascade Application Connection Pin</i> This pin is No Connection pins. Nothing should be connected to this pin. It should be left open individually.
22	IREF	Ι	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10μ A
23	N.C.	-	<i>Reserved Pin</i> The N.C. pin between function pins are reserved for compatible and flexible design.
24	VDDIO	Р	<i>Power Supply for I/O Pin</i> This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signals should have VIH reference to VDDIO. When I/O signal pins (BS0~BS1, D0~D7, control signals) pull high, they should be connected to VDDIO.
25	VDD	Р	<i>Power Supply for Core Logic Circuit</i> This is a voltage supply pin. It can be supplied externally (within the range of 2.4~2.6V) or regulated internally from VCI. A capacitor should be connected between this pin & VSS under all circumstances.
26	VCI	Р	<i>Power Supply for Operation</i> This is a voltage supply pin. It must be connected to external source & always be equal or higher than VDD & VDDIO.
27	VSL	Р	Voltage Output Low Level for SEG Signal This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, this pin should connect with resistor and diode to ground.
28	VLSS	Р	Ground of Analog Circuit This is the analog ground pin. It should be connected to VSS externally
29	VCC	Ι	<i>Power Supply for OEL Panel</i> This is the most positive supply pin of the chip. This should be connected to external source.
30	N.C. (GND)	-	Reserved Pin (Supporting Pin). The supporting pins can reduce the influences from stresses on the function pins. This pin must be connected to external ground.

Product No.	DD-25664BE-3A	REV. B	Daga	10/27
Product No.			Page	10/2/



3.4 BLOCK DIAGRAM



MCU Interface Selection: BS0 and BS1 Pins connected to MCU interface: D7~D0, E/RD#, R/W#, D/C#, CS#, and RES#

C1, C3, C5: 0.1μ F C2, C4: 4.7μ F C6: 10μ F C7: 1μ F C8: 4.7μ F / 25V Tantalum Capacitor R1: $680k\Omega$, R1 = $680k\Omega$, R1= (Voltage at IREF – VSS) / IREF R2: 50Ω , 1/4W D1: ≤ 1.4 V, 0.5W

Product No.	DD-25664BE-3A	REV. B	Daga	11/27
FIGURET NO.			Page	11/2/




3.5 TIMING CHARACTERISTICS

3.5.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
t _{AS}	Address Setup Time	10	-	ns
$t_{\rm AH}$	Address Hold Time	0	-	ns
t _{DSW}	Write Data Setup Time	40	-	ns
t _{DHW}	Write Data Hold Time	7	-	ns
t _{DHR}	Read Data Hold Time	20	-	ns
t _{OH}	Output Disable Time	-	70	ns
t _{ACC}	Access Time	-	140	ns
PW _{CSL}	Chip Select Low Pulse Width (Read) Chip Select Low Pulse Width (Write)	120 60	-	ns
PW _{CSH}	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

$(V_{DD}-V_{SS} = 2.4V \text{ to } 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25^{\circ}C)$






Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	300	-	ns
t _{AS}	Address Setup Time	10	-	ns
t_{AH}	Address Hold Time	0	-	ns
t _{DSW}	Write Data Setup Time	40	-	ns
$t_{\rm DHW}$	Write Data Hold Time	7	-	ns
t _{DHR}	Read Data Hold Time	20	-	ns
$t_{\rm OH}$	Output Disable Time	-	70	ns
t _{ACC}	Access Time	-	140	ns
t _{PWLR}	Read Low Time	150	-	ns
$t_{\rm PWLW}$	Write Low Time	60	-	ns
t _{PWHR}	Read High Time	60	-	ns
$t_{\rm PWHW}$	Write High Time	60	-	ns
t _{CS}	Chip Select Setup Time	0	-	ns
t _{CSH}	Chip Select Hold Time to Read Signal	0	-	ns
t _{CSF}	Chip Select Hold Time	20	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

3.5.2 80XX-Series MPU Parallel Interface Timing Characteristics:

 $(V_{DD}-V_{SS} = 2.4V \text{ to } 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25^{\circ}C)$




Product No	DD-25664BE-3A	REV. B]	Daga	12/27
Product No.				Page	13/2/



Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	-	ns
$t_{\rm AH}$	Address Hold Time	15	-	ns
t _{CSS}	Chip Select Setup Time	20	-	ns
t _{CSH}	Chip Select Hold Time	10	-	ns
t _{DSW}	Write Data Setup Time	15	-	ns
$t_{\rm DHW}$	Write Data Hold Time	15	-	ns
t _{CLKL}	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20	-	ns
t _R	Rise Time	-	15	ns
$t_{\rm F}$	Fall Time	-	15	ns

3.5.3 Serial Interface Timing Characteristics: (4-wire SPI)

 $(V_{DD}-V_{SS} = 2.4V \text{ to } 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25^{\circ}C)$




Product No	DD-25664BE-3A	REV. B]	Daga	14/27
Product No.				Page	14/2/



Symbol	Description	Min	Max	Unit
t _{cycle}	Clock Cycle Time	100	-	ns
t _{AS}	Address Setup Time	15	-	ns
$t_{\rm AH}$	Address Hold Time	15	-	ns
t _{CSS}	Chip Select Setup Time	20	-	ns
t _{CSH}	Chip Select Hold Time	10	-	ns
t _{DSW}	Write Data Setup Time	15	-	ns
t _{DHW}	Write Data Hold Time	15	-	ns
t _{CLK} L	Clock Low Time	20	-	ns
t _{CLKH}	Clock High Time	20	-	ns
t _R	Rise Time	-	15	ns
t _F	Fall Time	-	15	ns

3.5.4 Serial Interface Timing Characteristics: (3-wire SPI)

 $(V_{DD}-V_{SS} = 2.4V \text{ to } 2.6V, V_{DDIO} = 1.6V, V_{CI} = 2.8V, T_a = 25^{\circ}C)$



Product No.	DD-25664BE-3A	REV. B	Daga	15/27
Product No.			Page	15/2/



4 OPTICAL SPECIFICATION

4.1 OPTICAL CHARACTERISTICS

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	L _{br}	With Polarizer (Note 3)	60	80	-	cd/m ²
C.I.E. (Yellow)	(x) (y)	Without Polarizer	0.12 0.22	0.16 0.26	0.20 0.30	
Dark Room Contrast	CR		-	>2000:1	-	
View Angle			>160	-	-	degree

Note 3: Optical measurement taken at $V_{CI} = 2.8V$, $V_{CC} = 12V$

Product No.	DD-25664BE-3A	REV. B	Daga	16/27
Product No.			Page	16/2/



5 FUNCTIONAL SPECIFICATION

5.1 COMMANDS


Refer to the Technical Manual for the SSD1322

5.2 POWER DOWN AND UP SEQUENCE

To protect the panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. Such that panel has enough time to charge and discharge before/after operation.


5.2.1 Power up Sequence:

- 1. Power up V_{CI} & V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 100ms (when V_{CC} is stable)
- 7. Send Display on command



5.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down V_{CC}
- 3. Delay 100ms (when V_{CC} is reach 0 and panel is completely discharges)
- 4. Power down V_{CI} & V_{DDIO}



5.3 RESET CIRCUIT

When RES# input is low, the chip initialized with the following status:

- 1. Display is OFF
- 2. 480x128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Display start line is set at display RAM address 0
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Contrast control registers is set at 7Fh


Product No.	DD-25664BE-3A	REV. B	Daga	17/27
Product No.			Page	1//2/



5.4 ACTUAL APPLICATION EXAMPLE

Command usage and explanation of an actual example

<Initialization>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

Product No	DD-25664BE-3A	REV. B	Daga	18/27
Product No.			Page	18/2/



6 PACKAGING



6.1 LABELLING AND MARKING

DENSITRON	
DD-25664BE-3A	
TW YYMM	

Product No.	DD-25664BE-3A	REV. B	Daga	19/27
			Page	19/2/



7 QUALITY ASSURANCE SPECIFICATION

7.1 CONFORMITY


The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 DELIVERY ASSURANCE

7.2.1 Delivery inspection standards

• IPC-AA610 rev. C, class 2 electronic assemblies standard

7.2.2 Zone definition




Product No.	DD-25664BE-3A	REV. B	Daga	20 / 27
Product No.			Page	20/2/



7.2.3 Visual inspection

- Inspect under 30W fluorescent lamp leaving 50 cm between the module and the lamp and 30 cm between the module and the eye (measuring position).
- Appearance is inspected at the best contrast voltage (best contrast is adjusted considering clearness and crosstalk on screen).
- Inspect the module at 45° right and left, top and bottom.
- Use the optimum viewing angle during the contrast inspection.



Product No	DD-25664BE-3A	REV. B	Daga	21/27
Product No.			rage	21/2/



7.2.3.1 Standard of appearance inspection

Units: m	m							
Class	Item		Criteria	l				
Minor	Packing &	Outside & inside package	Outside & inside package Presence of product no., lot no., quantity					
Critical	Label	Product must not be mixe	ed with others and	quantity must not	be different from			
		that indicated on the labe						
Major	Dimension	Product dimensions must	be according to sp	pecification and di	rawing			
Major	Electrical	Product electrical charact	eristics must be ac	cording to specifi	cation			
Critical	LCD Display	Missing lines or wrong pa	atterns on LCD dis	play are not allow	ved			
Minor	Black spot, white spot,	Round type: as per follow $\emptyset = (X+Y)/2$	ving drawing					
	dust		A	cceptable quantity	1			
			Size	Zone A	Zone B			
		+	Ø<0.1	Any number				
		Y	0.1<Ø<0.2	3	Any number			
		→ ↓ ↓ ↓	0.2<Ø<0.25	1	Any number			
		λ	0.25<Ø	0				
		Line type: as per followir	ng drawing					
		***		ole quantity				
		W Length	Width	Zone A	Zone B			
			W≤0.05	Any number	A 1			
		$\begin{array}{c c} & \underline{L \leq 2.0} \\ \hline & \underline{L > 2.0} \end{array}$	W≤0.1	3	Any number			
		$\begin{array}{c c} & & \\ \hline \\ L \\ \end{array} \end{array} \qquad \begin{array}{c} L \\ \hline \\ L \\ \end{array}$		0				
		Total accep	table quantity: 3					
Minor	Polariser	Scratch on protective film	n is permitted					
	scratch	Scratch on polariser: sam	e as No. 1					
Minor	Polariser	$\emptyset = (X+Y)/2$	r					
	bubble	Acceptable quantity						
			Size	Zone A	Zone B			
		↓ <u>↓</u>	Ø<0.5	Any number	Any number			
		Y	Ø>0.5	0				
		X _	Total acceptable	quantity: 3				

Product No.	DD-25664BE-3A	REV. B]	Daga	22/27
Floquet No.				Page	22121



Class	Item	Criter	ia	
			164	
Minor	Segment deformation	1b. Pin hole on dot matrix display $\underbrace{\overset{W}{\vdash}}_{\overset{\leq 0.05}{-}} \underbrace{\overset{\leq 0.05}{-}}_{\overset{\leftarrow}{-}}$	Acceptable Size	e quantity
		्वे वि	$ \begin{array}{r} a,b<0.1 \\ (a+b)/2 \le 0.1 \\ 0.5 < \varnothing < 1.0 \end{array} $	Any number Any number 3
			Total acceptable	e quantity: 7
		2. Segments / dots with different width	Accep a≥b a <b< th=""><th>table a/b≤4/3 a/b>4/3</th></b<>	table a/b≤4/3 a/b>4/3
		3. Alignment layer defect	Assertable	anatity
		$\varnothing = (a+b)/2$	Acceptable Size	e quantity
			Ø≤0.4	Any number
			0.4<Ø≤1.0	5
			1.0<Ø≤1.5	3
			1.5<Ø≤2.0	2
			Total acceptable	e quantity: 7
Minor	Panel Chipping	$\begin{array}{c} X \leq 1/6 \text{ Panel length} \\ Y \leq 1 \\ Z \leq T \end{array}$		Z
Minor	Panel Cracking	Cracks not allowed		
Minor	Cupper exposed (pin or film)	Not allowed if visible by eye inspection		
Minor	Film or Trace Damage	Not allowed if affects electrical function		

Product No.	DD-25664BE-3A	REV. B	Daga	22/27
Product No.			Page	23/21



Class	Item		Crit	teria		
Minor	Contact Lead Twist	Not allowed		D. TVISTED LEAD		
Minor	Contact Lead Broken	Not allowed		A. BROKEN LEAD		
Minor	Contact Lead Bent	Not allowed if bent lead causes short circuit	A LEAD SHOPPING			
		Not allowed if bent extends horizontall more than 50% of its width				
Minor	Colour uniformity	Level of sample for	r approval set as lim	it sample		
Major Critical Minor Critical	PCB	No unmelted solder paste should be present on PCB Cold solder joints, missing solder connections, or oxidation are not allowed No residue or solder balls on PCB are allowed Short circuits on components are not allowed				
Minor	Tray			Size	Quantity	
	particles		On tray	Ø<0.2	Any number	
			-	Ø>0.25 Ø≥0.25	4 2	
			On display	$\frac{0 \ge 0.23}{L = 3}$	1	

Product No	DD-25664BE-3A	REV. B	Daga	24/27
Product No.			Page	24 / 27



7.3 DEALING WITH CUSTOMER COMPLAINTS

7.3.1 Non-conforming analysis

Purchaser should supply Densitron with detailed data of non-conforming sample. After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

7.3.2 Handling of non-conforming displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of nonconforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

Product No.	DD-25664BE-3A	REV. B	Daga	25/27
Product No.			Page	23727



8 RELIABILITY SPECIFICATION

8.1 RELIABILITY TESTS

Test Item	Test Condition	Evaluation and assessment
High Temperature Operation	85°C, 500 hrs	
Low Temperature Operation	-30°C, 500 hrs	
High Temperature Storage	90°C, 500 hrs	The brightness should be greater than 50% of the
Low Temperature Storage	-40°C, 500 hrs	initial brightness. The operational functions work.
High Temperature & High Humidity Storage	60°C, 90% RH, 500 hrs	
Thermal Shock Storage	-40°C ↔85°C, 100 cycles 30 min. dwell	

- All operation tests are conducted in all display on pattern.
- The samples used for above tests do not include polarizer.
- No moisture condensation is observed during tests.

8.1.1 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure teat at 23 ± 5 °C $55\pm15\%$ RH

8.2 LIFE TIME

Item	Description
1	Function, performance, appearance, etc. shall be free from remarkable deterioration within 10,000 hours under ordinary operating and storage conditions of room temperature (25±10 °C), normal humidity (45±20% RH), and in area not exposed to direct sunlight.
2	End of lifetime is specified as 50% of initial brightness.

Product No.	DD-25664BE-3A	REV. B	Daga	26 / 27
Pioduct No.			Page	20/2/



9 HANDLING PRECAUTIONS

Safety

If the panel breaks, be careful not to get the organic substance in your mouth or in your eyes. If the organic substance touches your skin or clothes, wash it off immediately using soap and plenty of water.

Mounting and Design

Place a transparent plate (e.g. acrylic, polycarbonate or glass) on the display surface to protect the display from external pressure. Leave a small gap between the transparent plate and the display surface.

Design the system so that no input signal is given unless the power supply voltage is applied.

Caution during OLED cleaning

Lightly wipe the display surface with a soft cloth soaked with Isopropyl alcohol, Ethyl alcohol or Trichlorotriflorothane.

Do not wipe the display surface with dry or hard materials that will damage the polariser surface. Do not use aromatic solvents (toluene and xylene), or ketonic solvents (ketone and acetone).

Caution against static charge

As the display uses C-MOS LSI drivers, connect any unused input terminal to V_{DD} or V_{SS} . Do not input any signals before power is turned on.

Also, ground your body, work/assembly table and assembly equipment to protect against static electricity.

Packaging

Displays use OLED elements, and must be treated as such. Avoid strong shock and drop from a height.

To prevent displays from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.

Caution during operation

It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.

Other Precautions

When a display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.

Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.

Storage

Store the display in a dark place where the temperature is $25^{\circ}C \pm 10^{\circ}C$ and the humidity below 50%RH.

Store the display in a clean environment, free from dust, organic solvents and corrosive gases. Do not crash, shake or jolt the display (including accessories).

Product No.	DD-25664BE-3A	REV. B] [Daga	27/27
Product No.				Page	21121

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for densitron manufacturer:

Other Similar products are found below :

DMT024QVNUNT0-2C DMT028QVNTNT0S-1A DMT028QVHXCMI-1A DMT024QVNUCMI-2A LMR4048BG2C16HNG/5V