# **16-bit Programmable LED Dimmer with I<sup>2</sup>C Interface**

#### Description

The CAT9532 is a CMOS device that provides 16-bit parallel input/output port expander optimized for LED dimming control. The CAT9532 outputs can drive directly 16 LEDs in parallel. Each individual LED may be turned ON, OFF, or blinking at one of two programmable rates. The device provides a simple solution for dimming LEDs in 256 brightness steps for backlight and color mixing applications. The CAT9532 is suitable in I<sup>2</sup>C and SMBus compatible applications where it is necessary to limit the bus traffic or free-up the bus master's timer.

The CAT9532 contains an internal oscillator and two PWM signals that drive the LED outputs. The user can program the period and duty cycle for each individual PWM signal. After the initial set–up command to program the Blink Rate 1 and Blink Rate 2 (frequency and duty cycle), only one command from the bus master is required to turn each individual open drain output ON, OFF, or cycle at Blink Rate 1 or Blink Rate 2. Each open drain LED output can provide a maximum output current of 25 mA. The total current sunk by all I/Os must not exceed 400 mA.

#### **Features**

- 16 LED Drivers with Dimming Control
- 256 Brightness Steps
- 16 Open Drain Outputs Drive 25 mA Each
- 2 Selectable Programmable Blink Rates:
  - Frequency: 0.593 Hz to 152 Hz
  - Duty Cycle: 0% to 99.6%
- I/Os can be Used as GPIOs
- 400 kHz I<sup>2</sup>C Bus Compatible
- 2.3 V to 5.5 V Operation
- 5 V Tolerant I/Os
- Active Low Reset Input
- 24–Lead SOIC, TSSOP and 24–pad TQFN (4 x 4 mm) Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- Backlighting
- RGB Color Mixing
- Sensors Control
- Power Switches, Push-buttons
- Alarm Systems



#### ON Semiconductor®

http://onsemi.com



SOIC-24 W SUFFIX CASE 751BK



TSSOP-24 Y SUFFIX CASE 948AR



TQFN-24 HV6 SUFFIX CASE 510AG

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 15 of this data sheet.

**MARKING DIAGRAMS** 

# AB CAT9532YI 3YMXXX TSSOP (Y)

A = Assembly Location
B = Product Revision (Fixed as "B")
CAT9532Y = Device Code
I = Temperature Range
3 = Matte-Tin Lead Finish
Y = Production Year (Last Digit)
M = Production Month (1–9, O, N, D)
XXX = Last Three Digits of

= Last Three Digits of Assembly Lot Number LAAC

AXXX YMCC

TQFN (HV6)

MY = Malaysia

A = Assembly Location
3 = Matte-Tin Lead Finish
B = Product Revision (Fixed as "B")
CAT9532W = Device Code
I = Industrial Temperature Range

Y = Production Year (Last Digit)
M = Production Month (1–9, O, N, D)
XXXX = Last Four Digits of
Assembly Lot Number




Figure 1. Pin Configurations




Figure 2. Typical Application Circuit

**Table 1. PIN DESCRIPTION** 

| DIP / SOIC / TSSOP | TQFN  | Pin Name        | Function                                    |  |  |
|--------------------|-------|-----------------|---------------------------------------------|--|--|
| 1                  | 22    | A0              | Address Input 0                             |  |  |
| 2                  | 23    | A1              | Address Input 1                             |  |  |
| 3                  | 24    | A2              | Address Input 2                             |  |  |
| 4–11               | 1–8   | LED0 – LED7     | LED Driver Output 0 to 7, I/O Port 0 to 7   |  |  |
| 12                 | 9     | V <sub>SS</sub> | Ground                                      |  |  |
| 13–20              | 10–17 | LED8 – LED15    | LED Driver Output 8 to 15, I/O Port 8 to 15 |  |  |
| 21                 | 18    | RESET           | Reset Input                                 |  |  |
| 22                 | 22 19 |                 | Serial Clock                                |  |  |
| 23                 | 20    | SDA             | Serial Data                                 |  |  |
| 24                 | 21    | V <sub>CC</sub> | Power Supply                                |  |  |




Figure 3. Block Diagram

**Table 2. ABSOLUTE MAXIMUM RATINGS** 

| Parameters                                                   | Ratings      | Units |
|--------------------------------------------------------------|--------------|-------|
| V <sub>CC</sub> with Respect to Ground                       | -0.3 to +7.0 | V     |
| Voltage on Any Pin with Respect to Ground                    | -0.3 to +5.5 | V     |
| DC Current on I/Os                                           | ±25          | mA    |
| Supply Current                                               | 400          | mA    |
| Package Power Dissipation Capability (T <sub>A</sub> = 25°C) | 1.0          | W     |
| Junction Temperature                                         | +150         | °C    |
| Storage Temperature                                          | -65 to +150  | °C    |
| Lead Soldering Temperature (10 seconds)                      | 300          | °C    |
| Operating Ambient Temperature                                | -40 to +85   | °C    |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

**Table 3. D.C. OPERATING CHARACTERISTICS** ( $V_{CC} = 2.3 \text{ to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}; T_A = -40 ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ , unless otherwise specified)

| Symbol                    | Parameter                  | Conditions                                                                                  | Min                 | Тур | Max                 | Unit |
|---------------------------|----------------------------|---------------------------------------------------------------------------------------------|---------------------|-----|---------------------|------|
| SUPPLIES                  |                            | •                                                                                           | •                   | •   | •                   | •    |
| V <sub>CC</sub>           | Supply Voltage             |                                                                                             | 2.3                 | _   | 5.5                 | V    |
| I <sub>CC</sub>           | Supply Current             | Operating mode; $V_{CC} = 5.5 \text{ V}$ ; no load; $f_{SCL} = 100 \text{ kHz}$             | -                   | 250 | 550                 | μΑ   |
| I <sub>stb</sub>          | Standby Current            | Standby mode; $V_{CC}$ = 5.5 V; no load; $V_{I}$ = $V_{SS}$ or $V_{CC}$ , $f_{SCL}$ = 0 kHz | -                   | 2.1 | 5.0                 | μΑ   |
| $\Delta I_{stb}$          | Additional Standby Current | Standby mode; $V_{CC}$ = 5.5 V; every LED I/O = $V_{IN}$ = 4.3 V, $f_{SCL}$ = 0 kHz         | -                   | -   | 2                   | mA   |
| V <sub>POR</sub> (Note 1) | Power-on Reset Voltage     | $V_{CC} = 3.3 \text{ V}$ , No load;<br>$V_{I} = V_{CC} \text{ or } V_{SS}$                  | -                   | 1.5 | 2.2                 | V    |
| SCL, SDA                  |                            |                                                                                             |                     |     |                     |      |
| V <sub>IL</sub> (Note 2)  | Low Level Input Voltage    |                                                                                             | -0.3                | _   | 0.3 V <sub>CC</sub> | V    |
| V <sub>IH</sub> (Note 2)  | High Level Input Voltage   |                                                                                             | 0.7 V <sub>CC</sub> | -   | 5.5                 | V    |
| I <sub>OL</sub>           | Low Level Output Current   | V <sub>OL</sub> = 0.4 V                                                                     | 3                   | -   | -                   | mA   |
| I <sub>IL</sub>           | Leakage Current            | $V_I = V_{CC} = V_{SS}$                                                                     | -1                  | -   | +1                  | μΑ   |
| C <sub>I</sub> (Note 3)   | Input Capacitance          | $V_I = V_{SS}$                                                                              | -                   | -   | 6                   | pF   |
| C <sub>O</sub> (Note 3)   | Output Capacitance         | $V_O = V_{SS}$                                                                              | -                   | -   | 8                   | pF   |
| A0, A1, A2                |                            |                                                                                             |                     |     |                     |      |
| V <sub>IL</sub> (Note 2)  | Low Level Input Voltage    |                                                                                             | -0.3                | _   | 0.8                 | V    |
| V <sub>IH</sub> (Note 2)  | High Level Input Voltage   |                                                                                             | 2.0                 | -   | 5.5                 | V    |
| I <sub>IL</sub>           | Input Leakage Current      |                                                                                             | -1                  | _   | 1                   | μΑ   |
| I/Os                      |                            |                                                                                             |                     |     |                     |      |
| V <sub>IL</sub> (Note 2)  | Low Level Input Voltage    |                                                                                             | -0.3                | _   | 0.8                 | V    |
| V <sub>IH</sub> (Note 2)  | High Level Input Voltage   |                                                                                             | 2.0                 | _   | 5.5                 | V    |
| I <sub>OL</sub> (Note 4)  | Low Level Output Current   | V <sub>OL</sub> = 0.4 V; V <sub>CC</sub> = 2.3 V                                            | 9                   | _   | -                   | mA   |
|                           |                            | V <sub>OL</sub> = 0.4 V; V <sub>CC</sub> = 3.0 V                                            | 12                  | _   | -                   |      |
|                           |                            | V <sub>OL</sub> = 0.4 V; V <sub>CC</sub> = 5.0 V                                            | 15                  | _   | -                   |      |
|                           |                            | V <sub>OL</sub> = 0.7 V; V <sub>CC</sub> = 2.3 V                                            | 15                  | -   | -                   |      |
|                           |                            | V <sub>OL</sub> = 0.7 V; V <sub>CC</sub> = 3.0 V                                            | 20                  | _   | -                   |      |
|                           |                            | V <sub>OL</sub> = 0.7 V; V <sub>CC</sub> = 5.0 V                                            | 25                  | _   | _                   |      |
| I <sub>IL</sub>           | Input Leakage Current      | $V_{CC} = 3.6 \text{ V}; V_I = V_{SS} \text{ or } V_{CC}$                                   | -1                  | _   | 1                   | μΑ   |
| C <sub>I/O</sub> (Note 3) | Input/Output Capacitance   |                                                                                             | -                   | _   | 8                   | pF   |
| RESET                     |                            |                                                                                             |                     |     |                     |      |
| V <sub>IL</sub> (Note 2)  | Low Level Input Voltage    |                                                                                             | -0.3                | -   | 0.2 V <sub>CC</sub> | V    |
| V <sub>IH</sub> (Note 2)  | High Level Input Voltage   |                                                                                             | 0.7 V <sub>CC</sub> | -   | 5.5                 | V    |
| I <sub>IL</sub>           | Input Leakage Current      | $V_I = V_{CC}$ or $V_{SS}$                                                                  | -1                  | _   | 1                   | μА   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

V<sub>CC</sub> must be lowered to 0.2 V in order to reset the device.
 V<sub>IL</sub> min and V<sub>IH</sub> max are reference values only and are not tested.
 This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
 The output current must be limited to a maximum 25 mA per each I/O; the total current sunk by all I/O must be limited to 400 mA.

 $\textbf{Table 4. A.C. CHARACTERISTICS} \ (V_{CC} = 2.3 \ V \ to \ 5.5 \ V, \ T_{A} = -40 ^{\circ}C \ to \ +85 ^{\circ}C, \ unless \ otherwise \ specified) \ (Note \ 5)$ 

|                           |                                            |                       | dard I <sup>2</sup> C | Fas | Fast I <sup>2</sup> C |       |  |
|---------------------------|--------------------------------------------|-----------------------|-----------------------|-----|-----------------------|-------|--|
| Symbol                    | Parameter                                  | Min                   | Max                   | Min | Max                   | Units |  |
| F <sub>SCL</sub>          | Clock Frequency                            |                       | 100                   |     | 400                   | kHz   |  |
| t <sub>HD:STA</sub>       | START Condition Hold Time                  | 4                     |                       | 0.6 |                       | μs    |  |
| t <sub>LOW</sub>          | Low Period of SCL Clock                    | 4.7                   |                       | 1.3 |                       | μS    |  |
| t <sub>HIGH</sub>         | High Period of SCL Clock                   | 4                     |                       | 0.6 |                       | μS    |  |
| t <sub>SU:STA</sub>       | START Condition Setup Time                 | 4.7                   |                       | 0.6 |                       | μs    |  |
| t <sub>HD:DAT</sub>       | Data In Hold Time                          | 0                     |                       | 0   |                       | μs    |  |
| t <sub>SU:DAT</sub>       | Data In Setup Time                         | 250                   |                       | 100 |                       | ns    |  |
| t <sub>R</sub> (Note 6)   | SDA and SCL Rise Time                      |                       | 1000                  |     | 300                   | ns    |  |
| t <sub>F</sub> (Note 6)   | SDA and SCL Fall Time                      |                       | 300                   |     | 300                   | ns    |  |
| tsu:sto                   | STOP Condition Setup Time                  | 4                     |                       | 0.6 |                       | μs    |  |
| t <sub>BUF</sub> (Note 6) | Bus Free Time Between STOP and START       | 4.7                   |                       | 1.3 |                       | μs    |  |
| t <sub>AA</sub>           | SCL Low to Data Out Valid                  |                       | 3.5                   |     | 0.9                   | μs    |  |
| t <sub>DH</sub>           | Data Out Hold Time                         | 100                   |                       | 50  |                       | ns    |  |
| T <sub>i</sub> (Note 6)   | Noise Pulse Filtered at SCL and SDA Inputs |                       | 50                    |     | 50                    | ns    |  |
| PORT TIMING               | •                                          |                       |                       |     |                       |       |  |
| t <sub>PV</sub>           | Output Data Valid                          |                       |                       |     | 200                   | ns    |  |
| t <sub>PS</sub>           | Input Data Setup Time                      | Input Data Setup Time |                       |     |                       | ns    |  |
| t <sub>PH</sub>           | Input Data Hold Time                       | 1                     |                       | μs  |                       |       |  |
| RESET                     |                                            |                       |                       |     |                       |       |  |
| t <sub>W</sub> (Note 6)   | Reset Pulse Width                          |                       |                       | 20  |                       | ns    |  |
| t <sub>REC</sub>          | Reset Recovery Time                        |                       |                       | 0   |                       | ns    |  |

5. Test conditions according to "AC Test Conditions" table.

Time to Reset

- 6. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
- 7. The full delay to reset the part will be the sum of t<sub>RESET</sub> and the RC time constant of the SDA line.

#### **Table 5. AC TEST CONDITIONS**

t<sub>RESET</sub> (Note 7)

| Input Pulse Voltage       | 0.2 V <sub>CC</sub> to 0.8 V <sub>CC</sub>                                         |  |  |  |  |  |
|---------------------------|------------------------------------------------------------------------------------|--|--|--|--|--|
| Input Rise and Fall Times | ≤5 ns                                                                              |  |  |  |  |  |
| Input Reference Voltage   | 0.3 V <sub>CC</sub> , 0.7 V <sub>CC</sub>                                          |  |  |  |  |  |
| Output Reference Voltage  | 0.5 V <sub>CC</sub>                                                                |  |  |  |  |  |
| Output Load               | Current source: I <sub>OL</sub> = 3 mA; 400 pF for f <sub>SCL(max)</sub> = 400 kHz |  |  |  |  |  |

400

ns




Figure 4. 2-Wire Serial Interface Timing

#### **Pin Description**

#### **SCL: Serial Clock**

The serial clock input clocks all data transferred into or out of the device. The SCL line requires a pull-up resistor if it is driven by an open drain output.

#### SDA: Serial Data/Address

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire–ORed with other open drain or open collector outputs. A pull–up resistor must be connected from SDA line to  $V_{CC}$ .

# LED0 to LED15: LED Driver Outputs / General Purpose I/Os

The pins are open drain outputs used to drive directly LEDs. Any of these pins can be programmed to drive the LED ON, OFF, Blink Rate1 or Blink Rate2. When not used for controlling the LEDs, these pins may be used as general purpose parallel input/output.

#### **RESET:** External Reset Input

Active low Reset input is used to initialize the CAT9532 internal registers and the  $I^2C$  state machine. The internal registers are held in their default state while Reset input is active. An external pull–up resistor of maximum 25 k $\Omega$  is required when this pin is not actively driven.

#### **Functional Description**

The CAT9532 is a 16-bit I/O bus expander that provides a programmable LED dimmer, controlled through an I<sup>2</sup>C compatible serial interface.

The CAT9532 supports the I<sup>2</sup>C Bus data transmission protocol. This Inter–Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT9532 operates as a Slave device. Both the Master device and Slave device can operate as either transmitter or

receiver, but the Master device controls which mode is activated.

#### I<sup>2</sup>C Bus Protocol

The features of the I<sup>2</sup>C bus protocol are defined as follows:

- 1. Data transfer may be initiated only when the bus is not busy.
- 2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition (Figure 5).

#### **START and STOP Conditions**

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT9532 monitors the SDA and SCL lines and will not respond until this condition is met.


A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

#### **Device Addressing**

After the bus Master sends a START condition, a slave address byte is required to enable the CAT9532 for a read or write operation. The four most significant bits of the slave address are fixed as binary 1100 (Figure 6). The CAT9532 uses the next three bits as address bits.

The address bits A2, A1 and A0 are used to select which device is accessed from maximum eight devices on the same bus. These bits must compare to their hardwired input pins. The 8th bit following the 7-bit slave address is the R/W bit that specifies whether a read or write operation is to be performed. When this bit is set to "1", a read operation is initiated, and when set to "0", a write operation is selected.

Following the START condition and the slave address byte, the CAT9532 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT9532 then performs a read or a write operation depending on the state of the R/W bit.






Figure 6. CAT9532 Slave Address

#### Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data. The SDA line remains stable LOW during the HIGH period of the acknowledge related clock pulse (Figure 7).

The CAT9532 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8– bit byte.

When the CAT9532 begins a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT9532 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. The master must then issue

a stop condition to return the CAT9532 to the standby power mode and place the device in a known state.

#### **Registers and Bus Transactions**

After the successful acknowledgement of the slave address, the bus master will send a command byte to the CAT9532 which will be stored in the Control Register. The format of the Control Register is shown in Figure 8.

The Control Register acts as a pointer to determine which register will be written or read. The four least significant bits, B0, B1, B2, B3, are used to select which internal register is accessed, according to the Table 6.

If the auto increment flag (AI) is set, the four least significant bits of the Control Register are automatically incremented after a read or write operation. This allows the user to access the CAT9532 internal registers sequentially. The content of these bits will rollover to "0000" after the last register is accessed.

**Table 6. INTERNAL REGISTERS SELECTION** 

| В3 | B2 | B1 | B0 | Register Name | Туре                         | Register Function           |  |  |  |
|----|----|----|----|---------------|------------------------------|-----------------------------|--|--|--|
| 0  | 0  | 0  | 0  | INPUT0        | READ                         | Input Register 0            |  |  |  |
| 0  | 0  | 0  | 1  | INPUT1        | READ                         | Input Register 1            |  |  |  |
| 0  | 0  | 1  | 0  | PSC0          | READ/WRITE                   | Frequency Prescaler 0       |  |  |  |
| 0  | 0  | 1  | 1  | PWM0          | READ/WRITE                   | PWM Register 0              |  |  |  |
| 0  | 1  | 0  | 0  | PSC1          | READ/WRITE                   | Frequency Prescaler 1       |  |  |  |
| 0  | 1  | 0  | 1  | PWM1          | READ/WRITE                   | PWM Register 1              |  |  |  |
| 0  | 1  | 1  | 0  | LS0           | READ/WRITE                   | LED 0-3 Selector            |  |  |  |
| 0  | 1  | 1  | 1  | LS1           | READ/WRITE                   | LED 4–7 Selector            |  |  |  |
| 1  | 0  | 0  | 0  | LS2           | READ/WRITE LED 8–11 Selector |                             |  |  |  |
| 1  | 0  | 0  | 1  | LS3           | READ/WRITE                   | AD/WRITE LED 12–15 Selector |  |  |  |




Figure 7. Acknowledge Timing




Figure 8. Control Register

The Input Register 0 and Input Register 1 reflect the incoming logic levels of the I/O pins, regardless of whether the pin is defined as an input or an output. These registers are read only ports. Writes to the input registers will be acknowledged but will have no effect.

Table 7. INPUT REGISTER 0 AND INPUT REGISTER 1

| INPUT0  | INPUT0 |        |        |        |        |        |       |       |  |  |  |  |  |
|---------|--------|--------|--------|--------|--------|--------|-------|-------|--|--|--|--|--|
|         | LED 7  | LED 6  | LED 5  | LED 4  | LED 3  | LED 2  | LED 1 | LED 0 |  |  |  |  |  |
| bit     | 7      | 6      | 5      | 4      | 3      | 2      | 1     | 0     |  |  |  |  |  |
| default | Х      | Х      | Х      | Х      | Х      | Х      | Х     | Х     |  |  |  |  |  |
| INPUT1  |        |        |        |        |        |        |       |       |  |  |  |  |  |
|         | LED 15 | LED 14 | LED 13 | LED 12 | LED 11 | LED 10 | LED 9 | LED 8 |  |  |  |  |  |
| bit     | 7      | 6      | 5      | 4      | 3      | 2      | 1     | 0     |  |  |  |  |  |
| default | Х      | Х      | Х      | Х      | Х      | Х      | Х     | Х     |  |  |  |  |  |

The Frequency Prescaler 0 and Frequency Prescaler 1 registers (PSC0, PSC1) are used to program the period of the pulse width modulated signals BLINK0 and BLINK1 respectively:

 $T_BLINK0 = (PSC0 + 1) / 152;$  $T_BLINK1 = (PSC1 + 1) / 152$ 

Table 8. FREQUENCY PRESCALER 0 AND FREQUENCY PRESCALER 1 REGISTERS

| PSC0    |      |   |   |   |   |   |   |   |  |  |
|---------|------|---|---|---|---|---|---|---|--|--|
| bit     | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| default | 0    | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| PSC1    | PSC1 |   |   |   |   |   |   |   |  |  |
| bit     | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| default | 0    | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |

The PWM Register 0 and PWM Register 1 (PWM0, PWM1) are used to program the duty cycle of BLINK0 and BLINK1 respectively:

Duty Cycle\_BLINK0 = PWM0 / 256;

Duty Cycle\_BLINK1 = PWM1 / 256 After writing to the PWM0/1 register

After writing to the PWM0/1 register an 8-bit internal counter starts to count from 0 to 255. The outputs are low (LED on) when the counter value is less than the value programmed into PWM register. The LED is off when the counter value is higher than the value written into PWM register.

Table 9. PWM REGISTER 0 AND PWM REGISTER 1

| PWM0    |      |   |   |   |   |   |   |   |  |  |
|---------|------|---|---|---|---|---|---|---|--|--|
| bit     | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| default | 1    | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| PWM1    | PWM1 |   |   |   |   |   |   |   |  |  |
| bit     | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| default | 1    | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |

Every LED driver output can be programmed to one of four states, LED OFF, LED ON, LED blinks at BLINK0 rate and LED blinks at BLINK1 rate using the LED Selector Registers (Table 10).

**Table 10. LED SELECTOR REGISTERS** 

| LS0     |       |     |     |        |    |     |       |     |  |  |  |
|---------|-------|-----|-----|--------|----|-----|-------|-----|--|--|--|
|         | LE    | D 3 | LE  | D 2    | LE | D 1 | LED 0 |     |  |  |  |
| bit     | 7     | 6   | 5   | 4      | 3  | 2   | 1     | 0   |  |  |  |
| default | 0     | 0   | 0   | 0      | 0  | 0   | 0     | 0   |  |  |  |
| LS1     |       |     |     |        |    |     |       |     |  |  |  |
|         | LED 7 |     | LE  | D 6    | LE | D 5 | LE    | D 4 |  |  |  |
| bit     | 7     | 6   | 5   | 4      | 3  | 2   | 1     | 0   |  |  |  |
| default | 0     | 0   | 0   | 0      | 0  | 0   | 0     | 0   |  |  |  |
| LS2     |       |     |     |        |    |     |       |     |  |  |  |
|         | LEC   | 11  | LEC | 10     | LE | D 9 | LE    | D 8 |  |  |  |
| bit     | 7     | 6   | 5   | 4      | 3  | 2   | 1     | 0   |  |  |  |
| default | 0     | 0   | 0   | 0      | 0  | 0   | 0     | 0   |  |  |  |
| LS3     |       |     |     |        |    |     |       |     |  |  |  |
|         | LEC   | 15  | LEC | LED 14 |    | 13  | LEC   | 12  |  |  |  |
| bit     | 7     | 6   | 5   | 4      | 3  | 2   | 1     | 0   |  |  |  |
| default | 0     | 0   | 0   | 0      | 0  | 0   | 0     | 0   |  |  |  |

The LED output (LED0 to LED15) is set by the 2 bits value from the corresponding LSx Register (x = 0 to 3):

00 = LED Output set Hi-Z (LED Off – Default)

01 = LED Output set LOW (LED On)

10 = LED Output blinks at BLINK0 Rate

11 = LED Output blinks at BLINK1 Rate

#### **Write Operations**

Data is transmitted to the CAT9532 registers using the write sequence shown in Figure 9.

If the AI bit from the command byte is set to "1", the CAT9532 internal registers can be written sequentially. After sending data to one register, the next data byte will be sent to the next register sequentially addressed.

#### **Read Operations**

The CAT9532 registers are read according to the timing diagrams shown in Figure 10 and Figure 12. Data from the register, defined by the command byte, will be sent serially on the SDA line.

After the first byte is read, additional data bytes may be read when the auto-increment flag, AI, is set. The additional data byte will reflect the data read from the next register sequentially addressed by the (B3 B2 B1 B0) bits of the command byte.

When reading Input Port Registers (Figure 12), data is clocked into the register on the failing edge of the

acknowledge clock pulse. The transfer is stopped when the master will not acknowledge the data byte received and issue the STOP condition.

#### LED Pins Used as General Purpose I/O

Any LED pins not used to drive LEDs can be used as general purpose input/output, GPIO.

When used as input, the user should program the corresponding LED pin to Hi–Z ("00" for the LSx register bits). The pin state can be read via the Input Register according to the sequence shown in Figure 12.

For use as output, an external pull—up resistor should be connected to the pin. The value of the pull—up resistor is calculated according to the DC operating characteristics. To set the LED output high, the user has to program the output Hi–Z writing "00" into the corresponding LED Selector (LSx) register bits. The output pin is set low when the LED output is programmed low through the LSx register bits ("01" in LSx register bits).




Figure 9. Write to Register Timing Diagram




Figure 10. Read from Register Timing Diagram

#### **External Reset Operation**

The CAT9532 registers and the  $I^2C$  state machine are initialized to their default state when the RESET input is held low for a minimum of  $t_W$ . The external Reset timing is shown in Figure 13.

#### **LED Output Operation**

Figure 11 shows typical current values for LED pin voltages at various case temperatures.

#### Power-On Reset Operation

The CAT9532 incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device is in a reset state for  $V_{CC}$  less than the internal POR threshold level ( $V_{POR}$ ). When  $V_{CC}$  exceeds the  $V_{POR}$  level, the reset state is released and the CAT9532 internal state machine and registers are initialized to their default state.




Figure 11. IOL vs VOL for LED Pin




Figure 12. Read Input Port Register Timing Diagram




Figure 13. RESET Timing Diagram

#### **Application Information**

#### **Programming Example**

The following programming sequence is an example how to set:

- LED0 to LED3: ON
- LED4 to LED7: Dimming at 30% brightness; Blink 1: 152 Hz, duty cycle 30%
- LED8 to LED11: Blink at 2 Hz with 50% duty cycle (Blink 2)
- LED12 to LED15: OFF




Figure 14. Typical Application

|    | Command Description                                            | I <sup>2</sup> C Data |
|----|----------------------------------------------------------------|-----------------------|
| 1  | START                                                          |                       |
| 2  | Send Slave address, A0-A2 = low                                | C0h                   |
| 3  | Command Byte: Al="1"; PSC0 Addr                                | 12h                   |
| 4  | Set Blink 1 at 152Hz, T_Blink1 = 1/152<br>Write PSC0 = 0       | 00h                   |
| 5  | Set PWM0 duty cycle to 30%<br>PWM0 / 256 = 0.3; Write PWM0=77  | 4Dh                   |
| 6  | Set Blink 2 at 2Hz, T_Blink1 = 1/2<br>Write PSC1 = 75          | 4Bh                   |
| 7  | Set PWM1 duty cycle to 50%<br>PWM1 / 256 = 0.5; Write PWM1=128 | 80h                   |
| 8  | Write LS0: LED0 to LED3 = ON                                   | 55h                   |
| 9  | Write LS1: LED4 to LED7 at Blink1                              | AAh                   |
| 10 | Write LS2: LED8 to LED11 at Blink2                             | FFh                   |
| 11 | Write LS3: LED12 to LED15 = OFF                                | 00h                   |
| 12 | STOP                                                           |                       |




Figure 15.  $\theta_{JA}$  Transient Response Curve for TSSOP-24


**Table 11. THERMAL RATINGS** 

| Parameters                        | Ratings | Units |
|-----------------------------------|---------|-------|
| θ <sub>JA</sub> TSSOP–24 (Note 8) | 124     | °C/W  |

8. Based on JEDEC EIA/JESD51-3 (2.0 oz Cu, 100 mm²)


#### **PACKAGE DIMENSIONS**


SOIC-24, 300 mils CASE 751BK-01 ISSUE O



| SYMBOL | MIN   | NOM      | MAX   |
|--------|-------|----------|-------|
| А      | 2.35  |          | 2.65  |
| A1     | 0.10  |          | 0.30  |
| A2     | 2.05  |          | 2.55  |
| b      | 0.31  |          | 0.51  |
| С      | 0.20  |          | 0.33  |
| D      | 15.20 |          | 15.40 |
| Е      | 10.11 |          | 10.51 |
| E1     | 7.34  |          | 7.60  |
| е      |       | 1.27 BSC |       |
| h      | 0.25  |          | 0.75  |
| L      | 0.40  |          | 1.27  |
| θ      | 0°    |          | 8°    |
| θ1     | 5°    |          | 15°   |

**TOP VIEW** 





#### SIDE VIEW

#### **END VIEW**


#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-013.

#### **PACKAGE DIMENSIONS**


#### TSSOP24, 4.4x7.8

CASE 948AR-01 ISSUE A



**TOP VIEW** 

| SYMBOL | MIN      | NOM  | MAX  |
|--------|----------|------|------|
| А      |          |      | 1.20 |
| A1     | 0.05     |      | 0.15 |
| A2     | 0.80     |      | 1.05 |
| b      | 0.19     |      | 0.30 |
| С      | 0.09     |      | 0.20 |
| D      | 7.70     | 7.80 | 7.90 |
| Е      | 6.25     | 6.40 | 6.55 |
| E1     | 4.30     | 4.40 | 4.50 |
| е      | 0.65 BSC |      |      |
| L      | 0.50     | 0.60 | 0.70 |
| L1     | 1.00 REF |      |      |
| θ      | 0°       |      | 8°   |




#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MO-153.


#### **PACKAGE DIMENSIONS**

#### TQFN24, 4x4


CASE 510AG-01 ISSUE B



| SYMBOL | MIN      | NOM  | MAX  |
|--------|----------|------|------|
| А      | 0.70     | 0.75 | 0.80 |
| A1     | 0.00     |      | 0.05 |
| А3     | 0.20 REF |      |      |
| b      | 0.20     | 0.25 | 0.30 |
| D      | 4.00 BSC |      |      |
| D2     | 2.70     | 2.80 | 2.90 |
| E      | 4.00 BSC |      |      |
| E2     | 2.70     | 2.80 | 2.90 |
| е      | 0.50 BSC |      |      |
| Ĺ      | 0.30     |      | 0.50 |



**DETAIL A** 



#### Notes:

- (1) All dimensions are in millimeters.(2) Complies with JEDEC MO-220.
- (3) Minimum space between leads and flag cannot be smaller than 0.15 mm.

#### Ordering Information (Notes 9 to 13)

- 9. All packages are RoHS-compliant (Lead-free, Halogen-free).
- 10. The standard plated finish is Matte–Tin for SOIC and TSSOP packages. The standard plated finish is NiPdAu for TQFN package.
- 11. The device used in the above example is a CAT9532WI-T1 (SOIC, Industrial Temperature, Matte-Tin, Tape & Reel, 1,000/Reel).
- 12. For additional temperature options, please contact your nearest ON Semiconductor Sales office.
- 13. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Table 12. ORDERING PART NUMBER**

| Part Number     | Package | Lead Finish |
|-----------------|---------|-------------|
| CAT9532WI       | SOIC    | Matte-Tin   |
| CAT9532WI-T1    | SOIC    | Matte-Tin   |
| CAT9532YI       | TSSOP   | Matte-Tin   |
| CAT9532YI-T2    | TSSOP   | Matte-Tin   |
| CAT9532HV6I-G   | TQFN    | NiPdAu      |
| CAT9532HV6I-GT2 | TQFN    | NiPdAu      |

ON Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Protocol.

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Interface - I/O Expanders category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

PCA9654EDR2G LA79200V-TLM-E LC709006V-E LC709006V-TLM-E NLVPCA9535EDTR2G MAX7329AWE+T MAX7313ATG+T MAX7310AUET MAX7301ATL+T MAX7317ATE+T MAX7310AEE+T MAX7318AUG+T TC7SPN334L6X,LF(S MAX7300ATL+T MAX7312ATG+T MAX7317AEE+T MAX7320ATE+T MAX7321ATE+T PI4I0E5V6408ZTAEX MAX7319AEE+T MAX7301AAI+T MAX7312AWG+T PCAL6416AEX1Z PI4I0E5V9554LEX MAX7322ATE+T CLCS82C55AZ PI4I0E5V9555LEX XP8255 PI4I0E5V6534Q2ZLWEX MCP23009T-E/SS MCP25055-IP MCP23S18T-E/MJ MD82C59A/B TMC424 DS90C385AMT PCA9539AHF,128 PCAL9554BPWJ MCP23017T-E/ML MAX7319AEE+ MAX7311AWG MAX7311ATG+T MAX7301ATL+ MAX7301AAX+ MAX7300ATL+ MAX7323AEE MAX7314ATG+ MAX7311AUG+T MAX7306AUB+ MAX1608EEE+ DS4520ETRL