

### LTC2158-14

### FEATURES

- 68.8dBFS SNR
- 88dB SFDR
- Low Power: 724mW Total
- Single 1.8V Supply
- DDR LVDS Outputs
- Easy-to-Drive 1.32V<sub>P-P</sub> Input Range
- 1.25GHz Full Power Bandwidth S/H
- Optional Clock Duty Cycle Stabilizer
- Low Power Sleep and Nap Modes
- Serial SPI Port for Configuration
- Pin-Compatible 12-Bit Version
- 64-Lead (9mm × 9mm) QFN Package

### **APPLICATIONS**

- Communications
- Cellular Basestations
- Software Defined Radios
- Medical Imaging
- High Definition Video
- Testing and Measurement Instruments

TYPICAL APPLICATION

#### $V_{DD}$ $OV_{DD}$ CHANNEL A DA12 13 14-BIT CORRECTION DDR ANALOG **OUTPUT** PIPELINED S/H INPUT LOGIC DRIVERS LVDS ADC CORE DA0 1 OGND CLOCK/DUTY CYCLE CONTROL CLOCK OV<sub>DD</sub> CHANNEL B DB12\_13 14-BIT CORRECTION ANALOG OUTPUT DDR S/H PIPELINED INPUT LOGIC DRIVERS LVDS ADC CORE DB0\_1 GND ÷ Ŧ 215814 TAO OGND

## Dual 14-Bit 310Msps ADC

### DESCRIPTION

The LTC<sup>®</sup>2158-14 is a 2-channel simultaneous sampling 310Msps 14-bit A/D converter designed for digitizing high frequency, wide dynamic range signals. It is perfect for demanding communications applications with AC performance that includes 68.8dB SNR and 88dB spurious free dynamic range (SFDR). The 1.25GHz input bandwidth allows the ADC to undersample high frequencies with good performance. The latency is only five clock cycles.


DC specs include  $\pm 1.2$ LSB INL (typ),  $\pm 0.35$ LSB DNL (typ) and no missing codes over temperature. The transition noise is 2.11LSB<sub>RMS</sub>.

The digital outputs are double data rate (DDR) LVDS.

The ENC<sup>+</sup> and ENC<sup>-</sup> inputs can be driven differentially with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

 $\sigma$ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## LTC2158-14 32K Point 2-Tone FFT, $f_{IN} = 71MHz$ and 69MHz, 310Msps



#### 215814f


\_\_\_\_\_

### **ABSOLUTE MAXIMUM RATINGS**

#### (Notes 1, 2)

Supply Voltage V <sub>DD</sub> , OV <sub>DD</sub> 0.3V to 2V
Analog Input Voltage
A <sub>INA/B</sub> <sup>+</sup> , A <sub>INA/B</sub> <sup>-</sup> , PAR/SER,
SENSE (Note 3) $-0.3V$ to (V <sub>DD</sub> + 0.2V)
Digital Input Voltage
ENC <sup>+</sup> , ENC <sup>-</sup> (Note 3)0.3V to $(V_{DD} + 0.3V)$
<del>CS</del> , SDI, SCK (Note 4)–0.3V to 3.9V
SDO (Note 4)
Digital Output Voltage $-0.3V$ to $(OV_{DD} + 0.3V)$
Operating Temperature Range
LTC2158C
LTC2158I40°C to 85°C
Storage Temperature Range65°C to 150°C

### PIN CONFIGURATION



### **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2158CUP-14#PBF	LTC2158CUP-14#TRPBF	2158CUP-14#TRPBF LTC2158UP-14 64-Lead (9mm × 9		0°C to 70°C
LTC2158IUP-14#PBF	LTC2158IUP-14#TRPBF	LTC2158UP-14	64-Lead (9mm × 9mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



## **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_{e} = 25\%$ (Note 5).

temperature range,	, otherwise specifications are at T <sub>A</sub> = 25°C. (Note 5)	

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Resolution (No Missing Codes)		•	14			Bits
Integral Linearity Error	Differential Analog Input (Note 6)	•	-7.5	±1.2	7.5	LSB
Differential Linearity Error	Differential Analog Input	•	-1	±0.35	1	LSB
Offset Error	(Note 7)	•	-15	±5	15	mV
Gain Error	Internal Reference External Reference	•	-4.5	±1.5 ±1	3	%FS %FS
Offset Drift				±20		μV/°C
Full-Scale Drift	Internal Reference External Reference			±30 ±10		ppm/°C ppm/°C
Transition Noise				2.11		LSB <sub>RMS</sub>

# **ARALOG INPUT** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN</sub>	Analog Input Range (A <sub>IN</sub> <sup>+</sup> – A <sub>IN</sub> <sup>-</sup> )	1.74V < V <sub>DD</sub> < 1.9V	•		1.32		V <sub>P-P</sub>
V <sub>IN(CM)</sub>	Analog Input Common Mode $(A_{IN}^{+} + A_{IN}^{-})/2$	Differential Analog Input (Note 8)	٠	V <sub>CM</sub> – 20mV	V <sub>CM</sub>	V <sub>CM</sub> + 20mV	V
V <sub>SENSE</sub>	External Voltage Reference Applied to SENSE	External Reference Mode		1.230	1.250	1.270	V
I <sub>IN1</sub>	Analog Input Leakage Current	$0 < A_{IN}^+$ , $A_{IN}^- < V_{DD}$ , No Encode	٠	-1		1	μA
I <sub>IN2</sub>	PAR/SER Input Leakage Current	0 < PAR/SER < V <sub>DD</sub>	٠	-1		1	μA
I <sub>IN3</sub>	SENSE Input Leakage Current	1.23V < SENSE < 1.27V	٠	-1		1	μA
t <sub>AP</sub>	Sample-and-Hold Acquisition Delay Time				1		ns
t <sub>JITTER</sub>	Sample-and-Hold Acquisition Delay Jitter				0.15		ps <sub>RMS</sub>
CMRR	Analog Input Common Mode Rejection Ratio				75		dB
BW-3B	Full-Power Bandwidth				1250		MHz

# **DYNAMIC ACCURACY** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. A<sub>IN</sub> = -1dBFS. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SNR	Signal-to-Noise Ratio	15MHz Input 70MHz Input 140MHz Input	•	66	68.8 68.4 67.7		dBFS dBFS dBFS
SFDR	Spurious Free Dynamic Range 2nd or 3rd Harmonic	15MHz Input 70MHz Input 140MHz Input	•	70	88 85 79		dBFS dBFS dBFS
	Spurious Free Dynamic Range 4th Harmonic or Higher	15MHz Input 70MHz Input 140MHz Input	•	80	98 95 90		dBFS dBFS dBFS
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	15MHz Input 70MHz Input 140MHz Input	•	65	68.7 68.4 67.2		dBFS dBFS dBFS
Crosstalk	Crosstalk Between Channels	Up to 315MHz Input			-95		dB



# **INTERNAL REFERENCE CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V <sub>CM</sub> Output Voltage	I <sub>OUT</sub> = 0	0.435 • V <sub>DD</sub> – 18mV	0.435 • V <sub>DD</sub>	0.435 • V <sub>DD</sub> + 18mV	V
V <sub>CM</sub> Output Temperature Drift			±37		ppm/°C
V <sub>CM</sub> Output Resistance	-1mA < I <sub>OUT</sub> < 1mA		4		Ω
V <sub>REF</sub> Output Voltage	$I_{OUT} = 0$	1.225	1.250	1.275	V
V <sub>REF</sub> Output Temperature Drift			±30		ppm/°C
V <sub>REF</sub> Output Resistance	-400μA < I <sub>OUT</sub> < 1mA		7		Ω
V <sub>REF</sub> Line Regulation	1.74V < V <sub>DD</sub> < 1.9V		0.6		mV/V

## **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>DD</sub>	Analog Supply Voltage	(Note 9)	•	1.74	1.8	1.9	V
OV <sub>DD</sub>	Output Supply Voltage	(Note 9)	٠	1.74	1.8	1.9	V
I <sub>VDD</sub>	Analog Supply Current		•		355	395	mA
I <sub>OVDD</sub>	Digital Supply Current	1.75mA LVDS Mode 3.5mA LVDS Mode	•		47 77	55 90	mA mA
P <sub>DISS</sub>	Power Dissipation	1.75mA LVDS Mode 3.5mA LVDS Mode	•		724 777	810 873	mW mW
P <sub>SLEEP</sub>	Sleep Mode Power	Clock Disabled Clocked at f <sub>S(MAX)</sub>			<5 <5		mW mW
P <sub>NAP</sub>	Nap Mode Power	Clocked at f <sub>S(MAX)</sub>			202		mW

# **DIGITAL INPUTS AND OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
ENCODE I	NPUTS (ENC <sup>+</sup> , ENC <sup>-</sup> )	I					
V <sub>ID</sub>	Differential Input Voltage	(Note 8)	•	0.2			V
V <sub>ICM</sub>	Common Mode Input Voltage	Internally Set Externally Set (Note 8)	•	1.1	1.2	1.5	V V
R <sub>IN</sub>	Input Resistance	(See Figure 2)			10		kΩ
CIN	Input Capacitance	(Note 8)			2		pF
DIGITAL II	NPUTS (CS, SDI, SCK)		·				<u>.                                    </u>
V <sub>IH</sub>	High Level Input Voltage	V <sub>DD</sub> = 1.8V	•	1.3			V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>DD</sub> = 1.8V	•			0.6	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V to 3.6V	•	-10		10	μA
CIN	Input Capacitance	(Note 8)			3		pF
SDO OUTR	PUT (Open-Drain Output. Requires 2k Pull-L	Jp Resistor if SDO Is Used)					
R <sub>OL</sub>	Logic Low Output Resistance to GND	V <sub>DD</sub> = 1.8V, SDO = 0V			200		Ω
I <sub>OH</sub>	Logic High Output Leakage Current	SD0 = 0V to 3.6V	•	-10		10	μA
C <sub>OUT</sub>	Output Capacitance	(Note 8)			4		pF



UNITS

mV

mV

V

V

Ω

## **DIGITAL INPUTS AND OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range otherwise specifications are at T<sub>A</sub> = 25°C. (Note 5)

lemperat	ure range, unterwise specifications an	$e a \Gamma_A = 25 G.$ (Note 5)				
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX
DIGITAL D	ATA OUTPUTS					
V <sub>OD</sub>	Differential Output Voltage	$100\Omega$ Differential Load, 3.5mA Mode $100\Omega$ Differential Load, 1.75mA Mode	•	247 125	350 175	454 250
V <sub>OS</sub>	Common Mode Output Voltage	$100\Omega$ Differential Load, 3.5mA Mode $100\Omega$ Differential Load, 1.75mA Mode	•	1.125 1.125	1.250 1.250	1.375 1.375
R <sub>TERM</sub>	On-Chip Termination Resistance	Termination Enabled, OV <sub>DD</sub> = 1.8V			100	

#### TIMING CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>S</sub>	Sampling Frequency	(Note 9)		10		310	MHz
tL	ENC Low Time (Note 8)	Duty Cycle Stabilizer Off Duty Cycle Stabilizer On	•	1.5 1.2	1.61 1.61	50 50	ns ns
t <sub>H</sub>	ENC High Time (Note 8)	Duty Cycle Stabilizer Off Duty Cycle Stabilizer On	•	1.5 1.2	1.61 1.61	50 50	ns ns
DIGITAL I	DATA OUTPUTS						
t <sub>D</sub>	ENC to Data Delay	C <sub>L</sub> = 5pF (Note 8)		1.7	2	2.3	ns
t <sub>C</sub>	ENC to CLKOUT Delay	C <sub>L</sub> = 5pF (Note 8)		1.3	1.6	2	ns
t <sub>SKEW</sub>	DATA to CLKOUT Skew	$t_D - t_C$ (Note 8)		0.3	0.4	0.55	ns
	Pipeline Latency			5		5	Cycles
SPI Port	Timing (Note 8)						
t <sub>SCK</sub>	SCK Period	Write Mode Readback Mode C <sub>SDO</sub> = 20pF, R <sub>PULLUP</sub> = 2k	•	40 250			ns ns
t <sub>S</sub>	CS to SCK Set-Up Time			5			ns
t <sub>H</sub>	SCK to CS Hold Time			5			ns
t <sub>DS</sub>	SDI Set-Up Time			5			ns
t <sub>DH</sub>	SDI Hold Time			5			ns
t <sub>DO</sub>	SCK Falling to SDO Valid	Readback Mode, C <sub>SDO</sub> = 20pF, R <sub>PULLUP</sub> = 2k				125	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above V<sub>DD</sub>, they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above V<sub>DD</sub> without latchup.

Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above VDD they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

Note 5:  $V_{DD} = OV_{DD} = 1.8V$ ,  $f_{SAMPLE} = 310MHz$ , differential ENC<sup>+</sup>/ENC<sup>-</sup> =  $2V_{P-P}$  sine wave, input range =  $1.32V_{P-P}$  with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.


Note 7: Offset error is the offset voltage measured from -0.5LSB when the output code flickers between 00 0000 0000 0000 and 11 1111 1111 in 2's complement output mode.

Note 8: Guaranteed by design, not subject to test.

Note 9: Recommended operating conditions.




### **TYPICAL PERFORMANCE CHARACTERISTICS**






### **TYPICAL PERFORMANCE CHARACTERISTICS**





### **TYPICAL PERFORMANCE CHARACTERISTICS**



### PIN FUNCTIONS

 $V_{DD}$  (Pins 1, 2, 15, 16, 17, 64): 1.8V Analog Power Supply. Bypass to ground with 0.1µF ceramic capacitors. Pins 1, 2, 64 can share a bypass capacitor. Pins 15, 16, 17 can share a bypass capacitor.

**GND (Pins 3, 6, 9, 11, 14, 18, 21, 58, Exposed Pad Pin 65):** ADC Power Ground. The exposed pad must be soldered to the PCB ground.

**A**<sub>INA</sub><sup>+</sup> (**Pin 4**): Positive Differential Analog Input for Channel A.

**A<sub>INA</sub><sup>-</sup> (Pin 5):** Negative Differential Analog Input for Channel A.

**SENSE (Pin 7):** Reference Programming Pin. Connecting SENSE to  $V_{DD}$  selects the internal reference and a ±0.66V input range. The same input voltage range can be achieved by applying an external 1.25V reference to SENSE.

 $V_{REF}$  (Pin 8): Reference Voltage Output. Bypass to ground with a 2.2µF ceramic capacitor. Nominally 1.25V.

 $V_{CM}$  (Pin 10): Common Mode Bias Output; nominally equal to 0.435 •  $V_{DD}$ .  $V_{CM}$  should be used to bias the common mode of the analog inputs. Bypass to ground with a 0.1µF ceramic capacitor.

**A**<sub>INB</sub><sup>-</sup> (**Pin 12**): Negative Differential Analog Input for Channel B.

 $A_{INB}^+$  (Pin 13): Positive Differential Analog Input for Channel B.

**ENC<sup>+</sup> (Pin 19):** Encode Input. Conversion starts on the rising edge.

**ENC<sup>-</sup> (Pin 20):** Encode Complement Input. Conversion starts on the falling edge.

OGND (Pins 33, 48): Output Driver Ground.

**OV<sub>DD</sub>** (**Pins 32, 49**): 1.8V Output Driver Supply. Bypass each pin to ground with separate 0.1µF ceramic capacitors.

**SDO (Pin 59):** Serial Interface Data Output. In serial programming mode, (PAR/SER = 0V), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain N-channel MOSFET output that requires an external 2k pull-up resistor from 1.8V to 3.3V. If readback from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected.





### PIN FUNCTIONS

**SDI (Pin 60):** Serial Interface Data Input. In serial programming mode, (PAR/ $\overline{\text{SER}} = 0$ V), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In the parallel programming mode (PAR/ $\overline{\text{SER}} = V_{DD}$ ), SDI selects 3.5mA or 1.75mA LVDS output current (see Table 2). SDI can be driven with 1.8V to 3.3V logic.

**SCK (Pin 61):** Serial Interface Clock Input. In serial programming mode, (PAR/SER = 0V), SCK is the serial interface clock input. In the parallel programming mode (PAR/SER =  $V_{DD}$ ), SCK can be used to place the part in the low power sleep mode (see Table 2). SCK can be driven with 1.8V to 3.3V logic.

**CS** (Pin 62): Serial Interface Chip Select Input. In serial programming mode, (PAR/SER = 0V),  $\overline{CS}$  is the serial interface chip select input. When  $\overline{CS}$  is low, SCK is enabled for shifting data on SDI into the mode control registers. In the parallel programming mode (PAR/SER = V<sub>DD</sub>),  $\overline{CS}$  controls the clock duty cycle stabilizer (see Table 2).  $\overline{CS}$  can be driven with 1.8V to 3.3V logic.

**PAR/SER** (Pin 63): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode where  $\overline{CS}$ , SCK, SDI, SDO become a serial interface that control the A/D operating modes. Connect to V<sub>DD</sub> to enable the parallel programming mode where  $\overline{CS}$ , SCK, SDI become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or the V<sub>DD</sub> of the part and not be driven by a logic signal.

### **LVDS Outputs**

The following pins are differential LVDS outputs. The output current level is programmable. There is an optional internal  $100\Omega$  termination resistor between the pins of each LVDS output pair.

**OF**<sup>-</sup>/**OF**<sup>+</sup> (**Pins 22/23**): Over/Underflow Digital Output. OF<sup>+</sup> is high when an overflow or underflow has occurred. The overflows for channel A and channel B are multiplexed together.

**D**<sub>B0\_1</sub><sup>-/</sup>**D**<sub>B0\_1</sub><sup>+</sup> **to D**<sub>B12\_13</sub><sup>-/</sup>**D**<sub>B12\_13</sub><sup>+</sup> (Pins 24/25, 26/27, 28/29, 30/31, 34/35, 36/37, 38/39): Channel B Double Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (DB0, DB2, DB4, DB6, DB8, DB10, DB12) appear when CLKOUT<sup>+</sup> is low. The odd data bits (DB1, DB3, DB5, DB7, DB9, DB11, DB13) appear when CLKOUT<sup>+</sup> is high.

**CLKOUT**<sup>-/</sup>**CLKOUT**<sup>+</sup> (**Pins 40/41**): Data Output Clock. The digital outputs normally transition at the same time as the falling and rising edges of CLKOUT<sup>+</sup>. The phase of CLKOUT<sup>+</sup> can also be delayed relative to the digital outputs by programming the mode control registers.

**D<sub>A0\_1</sub><sup>-/D</sup><sub>A0\_1</sub><sup>+</sup> to D<sub>A12\_13</sub><sup>-/D</sup><sub>A12\_13</sub><sup>+</sup> (Pins 42/43, 44/45, 46/47, 50/51, 52/53, 54/55, 56/57):** Channel A Double Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (DA0, DA2, DA4, DA6, DA8, DA10, DA12) appear when CLKOUT<sup>+</sup> is low. The odd data bits (DA1, DA3, DA5, DA7, DA9, DA11, DA13) appear when CLKOUT<sup>+</sup> is high.



## FUNCTIONAL BLOCK DIAGRAM





Figure 1. Functional Block Diagram



### TIMING DIAGRAMS




Double Data Rate Output Timing, All Outputs Are Differential LVDS




### TIMING DIAGRAMS

#### SPI Port Timing (Readback Mode)



SPI Port Timing (Write Mode)







#### **CONVERTER OPERATION**

The LTC2158-14 is a two-channel, 14-bit 310Msps A/D converter powered by a single 1.8V supply. The analog inputs must be driven differentially. The encode inputs should be driven differentially for optimal performance. The digital outputs are double data rate LVDS. Additional features can be chosen by programming the mode control registers through a serial SPI port.

#### ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs must be driven differentially around a common mode voltage set by the V<sub>CM</sub> output pin, which is nominally  $0.435 \cdot V_{DD}$ . For the 1.32V input range, the inputs should swing from V<sub>CM</sub> – 0.33V to V<sub>CM</sub> + 0.33V. There should be 180° phase difference between the inputs.

The two channels are simultaneously sampled by a shared encode circuit.

#### **INPUT DRIVE CIRCUITS**


#### **Input Filtering**

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wide band noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's specific input frequency.

#### **Transformer-Coupled Circuits**

Figure 3 shows the analog input being driven by an RF transformer with the common mode supplied through a pair of resistors via the  $V_{\mbox{CM}}$  pin.

At higher input frequencies a transmission line balun transformer (Figures 4 and 5) has better balance, resulting in lower A/D distortion.








Figure 4. Recommended Front-End Circuit for Input Frequencies from 15MHz to 150MHz




Figure 2. Equivalent Input Circuit. Only One of Two Analog Channels Is Shown

2158141






Figure 5. Recommended Front-End Circuit for Input Frequencies from 150MHz to 900MHz




Figure 6. Front-End Circuit Using a High Speed Differential Amplifier




Figure 7. Reference Circuit

### **Amplifier Circuits**

Figure 6 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 3 and 5) should convert the signal to differential before driving the A/D. The A/D cannot be driven single-ended.

#### Reference

The LTC2158-14 has an internal 1.25V voltage reference. For a 1.32V input range with internal reference, connect SENSE to  $V_{DD}$ . For a 1.32V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 7).

#### **Encode Input**

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals—do not route them next to digital traces on the circuit board.

The encode inputs are internally biased to 1.2V through 10k equivalent resistance (Figure 8). If the common mode of the driver is within 1.1V to 1.5V, it is possible to drive the encode inputs directly. Otherwise a transformer or coupling capacitors are needed (Figures 9 and 10). The maximum (peak) voltage of the input signal should never exceed  $V_{DD}$  +0.1V or go below -0.1V.




Figure 8. Equivalent Encode Input Circuit



#### **Clock Duty Cycle Stabilizer**

For good performance the encode signal should have a 50% ( $\pm$ 5%) duty cycle. If the optional clock duty cycle stabilizer circuit is enabled, the encode duty cycle can vary from 30% to 70% and the duty cycle stabilizer will maintain a constant 50% internal duty cycle. The duty cycle stabilizer is enabled via SPI Register A2 (see Table 3) or by  $\overline{\text{CS}}$  in parallel programming mode.

For applications where the sample rate needs to be changed quickly, the clock duty cycle stabilizer can be disabled. In this case, care should be taken to make the clock a 50% (±5%) duty cycle.


#### **DIGITAL OUTPUTS**

The digital outputs are double data rate LVDS signals. Two data bits are multiplexed and output on each differential


output pair. There are seven LVDS output pairs for channel A (DA0\_1+/DA0\_1- through DA12\_13-/DA12\_13+) and seven pairs for channel B (DB0\_1+/DB0\_1- through DB12\_13-/DB12\_13+). Overflow (OF+/OF-) and the data output clock (CLKOUT+/CLKOUT-) each have an LVDS output pair. Note that overflow for both channels is multiplexed onto the OF+/OF- output pair.

By default the outputs are standard LVDS levels: 3.5mA output current and a 1.25V output common mode voltage. An external  $100\Omega$  differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by  $\text{OV}_{\text{DD}}$  and OGND which are isolated from the A/D core power and ground.











#### Programmable LVDS Output Current

The default output driver current is 3.5mA. This current can be adjusted by serially programming mode control register A3 (see Table 3). Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.

#### **Optional LVDS Driver Internal Termination**

In most cases, using just an external  $100\Omega$  termination resistor will give excellent LVDS signal integrity. In addition, an optional internal  $100\Omega$  termination resistor can be enabled by serially programming mode control register A3. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing.

#### **Overflow Bit**

The overflow output bit (OF) outputs a logic high when the analog input is either overranged or underranged. The overflow bit has the same pipeline latency as the data bits. The OF output is double data rate; when CLKOUT<sup>+</sup> is low, channel A's overflow is available; when CLKOUT<sup>+</sup> is high, channel B's overflow is available.

#### Phase Shifting the Output Clock

To allow adequate set-up and hold time when latching the output data, the CLKOUT<sup>+</sup> signal may need to be phase shifted relative to the data output bits. Most FPGAs have this feature; this is generally the best place to adjust the timing.

Alternatively, the ADC can also phase shift the CLKOUT<sup>+</sup>/ CLKOUT<sup>-</sup> signals by serially programming mode control register A2. The output clock can be shifted by 0°, 45°, 90°, or 135°. To use the phase shifting feature the clock duty cycle stabilizer must be turned on. Another control register bit can invert the polarity of CLKOUT<sup>+</sup> and CLKOUT<sup>-</sup>, independently of the phase shift. The combination of these two features enables phase shifts of 45° up to 315° (Figure 11).




Figure 11. Phase Shifting CLKOUT



2158141

#### DATA FORMAT

Table 1 shows the relationship between the analog input voltage, the digital data output bits and the overflow bit. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A4.

A <sub>IN</sub> <sup>+</sup> – A <sub>IN</sub> <sup>–</sup> (1.32V Range)	OF	D13-D0 (OFFSET BINARY)	D13-D0 (2's COMPLEMENT)
>0.66V	1	11 1111 1111 1111	01 1111 1111 1111
+0.66V	0	11 1111 1111 1111	01 1111 1111 1111
+0.6599194V	0	11 1111 1111 1110	01 1111 1111 1110
+0.0000806V	0	10 0000 0000 0001	00 0000 0000 0001
+0.000000V	0	10 0000 0000 0000	00 0000 0000 0000
-0.0000806V	0	01 1111 1111 1111	11 1111 1111 1111
-0.0001611V	0	01 1111 1111 1110	11 1111 1111 1110
-0.6599194V	0	00 0000 0000 0001	10 0000 0000 0001
-0.66V	0	00 0000 0000 0000	10 0000 0000 0000
<-0.66V	1	00 0000 0000 0000	10 0000 0000 0000

#### Table 1. Output Codes vs Input Voltage

#### **Digital Output Randomizer**

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.

The digital output is randomized by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied—an exclusive-OR operation is applied between the LSB and all other bits. The LSB, OF and CLKOUT outputs are not affected. The output randomizer is enabled by serially programming mode control register A4.




Figure 12. Functional Equivalent of Digital Output Randomizer




Figure 13. Decoding a Randomized Digital Output Signal



#### Alternate Bit Polarity

Another feature that may reduce digital feedback on the circuit board is the alternate bit polarity mode. When this mode is enabled, all of the odd bits (D1, D3, D5, D7, D9, D11, D13) are inverted before the output buffers. The even bits (D0, D2, D4, D6, D8, D10, D12), OF and CLKOUT are not affected. This can reduce digital currents in the circuit board ground plane and reduce digital noise, particularly for very small analog input signals.

The digital output is decoded at the receiver by inverting the odd bits (D1, D3, D5, D7, D9, D11, D13.) The alternate bit polarity mode is independent of the digital output randomizer—either both or neither function can be on at the same time. The alternate bit polarity mode is enabled by serially programming mode control register A4.

### **Digital Output Test Patterns**

To allow in-circuit testing of the digital interface to the A/D, there are several test modes that force the A/D data outputs (OF, D13 to D0) to known values:

All 1s: All outputs are 1

All 0s: All outputs are 0

Alternating: Outputs change from all 1s to all 0s on alternating samples

Checkerboard: Outputs change from 101010101010101 to 010101010101010 on alternating samples.

The digital output test patterns are enabled by serially programming mode control register A4. When enabled, the test patterns override all other formatting modes: 2's complement, randomizer, alternate-bit polarity.

#### **Output Disable**

The digital outputs may be disabled by serially programming mode control register A3. All digital outputs including OF and CLKOUT are disabled. The high impedance disabled state is intended for long periods of inactivity, it is not designed for multiplexing the data bus between multiple converters.

### Sleep Mode

The A/D may be placed in sleep mode to conserve power. In sleep mode the entire A/D converter is powered down, resulting in < 5mW power consumption. If the encode input signal is not disabled the power consumption will be higher (up to 5mW at 310Msps). Sleep mode is enabled by mode control register A1 (serial programming mode), or by SCK (parallel programming mode).

In the serial programming mode it is also possible to disable channel B while leaving channel A in normal operation.

The amount of time required to recover from sleep mode depends on the size of the bypass capacitor on V<sub>REF</sub>. For the suggested value in Figure 1, the A/D will stabilize after 0.1ms + 2500 •  $t_p$  where  $t_p$  is the period of the sampling clock.

#### Nap Mode

In nap mode the A/D core is powered down while the internal reference circuits stay active, allowing faster wake-up. Recovering from nap mode requires at least 100 clock cycles. Nap mode is enabled by power-down register A1 in the serial programming mode.

Wake-up time from nap mode is guaranteed only if the clock is kept running, otherwise sleep mode wake-up conditions apply.

#### **DEVICE PROGRAMMING MODES**

The operating modes of the LTC2158-14 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

#### **Parallel Programming Mode**

To use the parallel programming mode, PAR/SER should be tied to  $V_{DD}$ . The CS, SCK and SDI pins are binary logic inputs that set certain operating modes. These pins can be tied to  $V_{DD}$  or ground, or driven by 1.8V, 2.5V, or 3.3V CMOS logic. Table 2 shows the modes set by CS, SCK and SDI.





DESCRIPTION
Clock Duty Cycle Stabilizer Control Bit
0 = Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On
Power Down Control Bit
0 = Normal Operation
1 = Sleep Mode (entire ADC is powered down)
LVDS Current Selection Bit
0 = 3.5mA LVDS Current Mode
1 = 1.75mA LVDS Current Mode

#### Serial Programming Mode

To use the serial programming mode, PAR/SER should be tied to ground. The CS, SCK, SDI and SDO pins become a serial interface that program the A/D control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

Serial data transfer starts when  $\overline{\text{CS}}$  is taken low. The data on the SDI pin is latched at the first sixteen rising edges of SCK. Any SCK rising edges after the first sixteen are ignored. The data transfer ends when  $\overline{\text{CS}}$  is taken high again.

The first bit of the 16-bit input word is the  $R/\overline{W}$  bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).

If the  $R/\overline{W}$  bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the  $R/\overline{W}$  bit is high, data in the register set by the address bits (A6:A0) will be read back on the SDO pin (see the Timing Diagrams). During a readback command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a 200 $\Omega$  impedance. If register data is read back through SDO, an external 2k pull-up resistor is required. If serial data is only written and readback is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 3 shows a map of the mode control registers.

#### Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset it is necessary to write 1 in register A0 (Bit D7). After the reset is complete, Bit D7 is automatically set back to zero. This register is write-only.

#### **GROUNDING AND BYPASSING**

The LTC2158-14 requires a printed circuit board with a clean unbroken ground plane in the first layer beneath the ADC. A multilayer board with an internal ground plane is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the  $V_{DD}$ ,  $OV_{DD}$ ,  $V_{CM}$ ,  $V_{REF}$  pins. Bypass capacitors must be located as close to the pins as possible. Size 0402 ceramic capacitors are recommended. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The analog inputs, encode signals, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

#### **HEAT TRANSFER**

Most of the heat generated by the LTC2158-14 is transferred from the die through the bottom-side exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.



215814

### Table 3. Serial Programming Mode Register Map (PAR/ $\overline{\text{SER}}$ = GND). X indicates an unused bit that is read back as 0

D7	D6	D5	D4	D3	D2	D1	D0		
RESET	Х	Х	Х	Х	Х	Х	Х		
Bit 7	RESET	Software Reset Bit							
	0 = Reset Disabled 1 = Software Reset. All mode control registers are reset to 00h. This bit is automatically set back to zero after the reset is complete.								
Bits 6-0	Unused Bits								
EGISTER A1: I	POWER-DOWN REGIS	TER (ADDRESS 01h	)						
D7	D6	D5	D4	D3	D2	D1	DO		
Х	Х	Х	Х	SLEEP	NAP	PDB	0		
Bits 7-4	Unused Bit								
Bit 3	<b>SLEEP</b> 0 = Normal Operation 1 = Power Down Entire ADC								
Bit 2	NAP								
	0 = Normal Mode								
	1 = Low Power Mode for Both Channels								
Bit 1	PDB								
	0 = Normal Operation								
	1 = Power Down Channel B. Channel A operates normally.								
Bit O	Must be set to 0								
EGISTER A2: 1	TIMING REGISTER (AD	DRESS 02h)							
D7	D6	D5	D4	D3	D2	D1	DO		
Х	Х	Х	Х	CLKINV	CLKPHASE1	CLKPHASE0	DCS		
its 7-4	Unused Bit								
Bit 3	<b>CLKINV</b> Output Clock Invert Bit 0 = Normal CLKOUT Polarity (as shown in the Timing Diagrams) 1 = Inverted CLKOUT Polarity								
Bits 2-1	CLKPHASE1:CLKPHASE0 Output Clock Phase Delay Bits 00 = No CLKOUT Delay (as shown in the Timing Diagrams) 01 = CLKOUT <sup>+</sup> /CLKOUT <sup>-</sup> delayed by 45° (Clock Period • 1/8) 10 = CLKOUT <sup>+</sup> /CLKOUT <sup>-</sup> delayed by 90° (Clock Period • 1/4) 11 = CLKOUT <sup>+</sup> /CLKOUT <sup>-</sup> delayed by 135° (Clock Period • 3/8) Note: If the CLKOUT phase delay feature is used, the clock duty cycle stabilizer must also be turned on.								
Bit 0	<b>DCS</b> Clock Duty Cycle Stabilizer Bit 0 = Clock Duty Cycle Stabilizer Off 1 = Clock Duty Cycle Stabilizer On								




#### REGISTER A3: OUTPUT MODE REGISTER (ADDRESS 03h)


D7	D6	D5	D4	D3	D2	D1	DO
Х	Х	Х	ILVDS2	ILVDS1	ILVDS0	TERMON	OUTOFF
ts 7-5	Unused Bit						
its 4-2	ILVDS2:ILVDS0 LVDS Output Current Bits 000 = 3.5mA LVDS Output Driver Current 001 = 4.0mA LVDS Output Driver Current 010 = 4.5mA LVDS Output Driver Current 011 = Not Used 100 = 3.0mA LVDS Output Driver Current 101 = 2.5mA LVDS Output Driver Current 110 = 2.1mA LVDS Output Driver Current 111 = 1.75mA LVDS Output Driver Current						
it 1	<b>TERMON</b> LVDS Internal Termination Bit 0 = Internal Termination Off 1 = Internal Termination On. LVDS output driver current is 2× the current set by ILVDS2:ILVDS0						
lit O	<b>OUTOFF</b> Digital Output Mode Control Bits 0 = Digital Outputs Are Enabled 1 = Digital Outputs Are Disabled (High Impedance)						
EGISTER A4: D/ D7	ATA FORMAT REGISTE D6	ER (ADDRESS 04h) D5	) D4	D3	D2	D1	D0
OUTTEST2	OUTTEST1	OUTTESTO	ABP	0	DTESTON	RAND	TWOSCOMF
lits 7-5	<b>OUTTEST2:OUTTES</b> 000 = All Digital Ou 001 = All Digital Ou 010 = Alternating O	tputs = 0 tputs = 1 Jutput Pattern. OF,	Output Test Pattern D13-D0 alternate be )F, D13-D0 alternate	tween 000 0000 00	100 0000 and 111 1 0101 0101 and 01(	111 1111 1111 ) 1010 1010 1010	
			t used				
	Note 1: Other bit co	ombinations are no		e svnchronous.			
it 4	Note 1: Other bit co Note 2: Patterns fro	ombinations are no om channel A and c ernate Bit Polarity M Iarity Mode Off	hannel B may not b	e synchronous.			
	Note 1: Other bit co Note 2: Patterns fro <b>ABP</b> Alte 0 = Alternate Bit Po	ombinations are no om channel A and c ernate Bit Polarity M Iarity Mode Off	hannel B may not b	e synchronous.			
it 4 it 3 it 2	Note 1: Other bit co Note 2: Patterns fro <b>ABP</b> Alte 0 = Alternate Bit Po 1 = Alternate Bit Po	ombinations are no om channel A and c ernate Bit Polarity N larity Mode Off larity Mode On Enable the digita	hannel B may not b Aode Control Bit I output test pattern				
it 3	Note 1: Other bit co Note 2: Patterns fro <b>ABP</b> Alte 0 = Alternate Bit Po 1 = Alternate Bit Po Must Be Set to 0 <b>DTESTON</b> 0 = Normal Mode 1 = Enable the Digit	ombinations are no om channel A and c ernate Bit Polarity M larity Mode Off larity Mode On Enable the digita tal Output Test Patt a Output Randomiz ndomizer Mode Of	channel B may not b Node Control Bit I output test pattern erns rer Mode Control Bit	s (set by Bits 7-5)			



Silkscreen Top











Inner Layer 2 GND

Inner Layer 3




TECHNOLOGY

Inner Layer 4




Inner Layer 5






**Bottom Side** 





LTC2158-14 Schematic








### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.




1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION WNJR-5 2. ALL DIMENSIONS ARE IN MILLIMETERS

3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT 4. EXPOSED PAD SHALL BE SOLDER PLATED

5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 6. DRAWING NOT TO SCALE





### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS			
ADCs					
LTC2208	16-Bit, 130Msps, 3.3V ADC, LVDS Outputs	1250mW, 77.7dB SNR, 100dB SFDR, 64-Lead QFN Package			
LTC2157-14/ LTC2156-14/ LTC2155-14	14-Bit, 250Msps/210Msps/170Msps, 1.8V Dual ADC, DDR LVDS Outputs	650mW/616mW/567mW, 70dB SNR, 90dB SFDR, 64-Lead QFN Package			
LTC2157-12/ LTC2156-12/ LTC2155-12	12-Bit, 250Msps/210Msps/170Msps, 1.8V Dual ADC, DDR LVDS Outputs	588mW/543mW/495mW, 68.5dB SNR, 90dB SFDR, 64-Lead QFN Pack			
LTC2242-12/LTC2241-12/ LTC2240-12	12-Bit, 250Msps/210Msps/170Msps, 2.5V ADC, LVDS Outputs	740mW/585mW/445mW, 65.5dB SNR, 80dB SFDR, 64-Lead QFN Packa			
LTC2262-14	14-Bit, 150Msps 1.8V ADC, Ultralow Power	149mW, 72.8dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Out 40-Lead QFN Package			
RF Mixers/Demodulators					
LT5517	40MHz to 900MHz Direct Conversion Quadrature Demodulator	High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator			
LT5527	400MHz to 3.7GHz High Linearity Downconverting Mixer	24.5dBm IIP3 at 900MHz, 23.5dBm IIP3 at 3.5GHz, NF = 12.5dB, 50 $\Omega$ Single-Ended RF and LO Ports			
LT5575	800MHz to 2.7GHz Direct Conversion Quadrature Demodulator	High IIP3: 28dBm at 900MHz, Integrated LO Quadrature Generator, Integrated RF and LO Transformer			
Amplifiers/Filters					
LTC6409	10GHz GBW, 1.1nV/ $\sqrt{Hz}$ Differential Amplifier/ADC Driver	/ 88dB SFDR at 100MHz, Input Range Includes Ground 52mA Supply Current, 3mm × 2mm QFN Package			
LTC6412	800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier	Continuously Adjustable Gain Control, 35dBm OIP3 at 240MHz, 10dB Noise Figure, 4mm × 4mm QFN-24 Package			
LTC6420-20	1.8GHz Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IF	Fixed Gain 10V/V, $1nV/\sqrt{Hz}$ Total Input Noise, 80mA Supply Current per Amplifier, 3mm × 4mm QFN-20 Package			
Receiver Subsystems					
LTM9002	14-Bit Dual Channel IF/Baseband Receiver Subsystem	Integrated Dual High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers			
LTM9003	12-Bit Digital Predistortion Receiver	Integrated 12-Bit 250Msps ADC, Down-Converting Mixer with 0.4GHz to 3.8GHz Input Frequency Range, 125MHz Bandpass Filter			





### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for linear technology manufacturer:

Other Similar products are found below :

LTC1503CS8-1.8 LTC1622CMS8 LTC1740CG LT1073CN8-5#PBF LT1342CG LT1376HVIS LT1491A LT1576CS8 LTC1338CG LTC1592BCG LTC1595BCN8 LTC1698ES LTC2442CGPBF LT1021DCN8-5#PBF LT1079CN#PBF LT1674CN LT3023EDD LT1076HVCT7#PBF LT1101CN8#PBF LT1168CS8#PBF LT1171CQ#PBF LT1210CT7#PBF LT1308BCS8#PBF LT1913EDD#PBF LT1172CT#PBF LT3473EDD#PBF LT1376IS8-5#PBF LT1720CS8#PBF LT1785AIS8#PBF LT1944EMS#PBF LT3435EFE#PBF DC993A DC987B-E DC985A-A/B DC956A DC951A DC936A DC918C-E DC917A DC906A DC903A-B DC895A-C DC817A DC809A DC790A DC773A DC770C DC768A DC761A-A DC745A