

**KENTEC** 

DISPLAY

FS-KTBCD430-D1 10/Oct/2011 PAGE 1 OF 15

# KTBCD430-D1

## Product

Bi-stable Cholesteric Display Module 128 x 64 Dots Matrix Build In Voltage Booster

Kentec Electronics (Displays) Limited URL: <u>http://www.kentec.com.hk</u> E-mail: <u>t.liang@kentec.com.hk</u>; <u>mf.zou@kentec.com.hk</u>



FS-KTBCD430-D1 10/Oct/2011 PAGE 2 OF 15

### **CONTENTS**

Page No.

1.	DOCUMENT REVISION HISTORY	3
2.	GENERAL DESCRIPTION	4
3.	MECHANICAL SPECIFICATIONS	4
4.	INTERFACE SIGNALS	6
5.	ABSOLUTE MAXIMUM RATINGS	7
6.	ELECTRICAL SPECIFICATIONS	7
7.	OPTICAL CHARACTERISTICS	8
8.	TIMING CHARACTERISTICS	10
9.	RELIABILITY TEST ITEM	10
10.	SUGGESTIONS FOR USING LCD MODULES	10
11.	INSPECTION STANDARD	13
12.	PACKING(REFERENCE ONLY)	18



FS-KTBCD430-D1 10/Oct/2011

PAGE 3 OF 15

1. Document revision history :									
DOCUMENT REVISION	DATE	DESCRIPTION	PREPARED BY	APPROVED BY					
01	2011.10.10	First Release.	XW Li						
<u> </u>	<u>I</u>								



#### 2. General Description

- 128 x 64 dots, Reflective.
- Wide viewing angle.
- 4-Wire SPI interface.
- Logic voltage: 2.8V (typ.).

### **3. Mechanical Specifications**

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Γ	a	bl	le	1

Pa	rameter	Specifications	Unit
Outline	dimensions	65.0W) x 43.4(H) x 3.15(D) (Exclude FPC cables and pin header)	mm
	View area	61.0(W) x 31.4 (H)	mm
$128 \times 64$	TP active area	-	mm
Dot Matrix	LCD active area	55.025(W) x 27.505(H)	mm
	Display format	128 x 64 dot matrix	dots
	Dot pitch	0.43(RGB)(W) x 0.43(H)	mm
V	Veight	TBD	grams







FS-KTBCD430-D1 10/Oct/2011 PAGE 6 OF 15

#### 4. Interface signals

	Table 2: Pin assignment								
Pin No.	Symbol	Description							
1	VCC	Power supply voltage (3.3V)							
2-5	NC	No connection							
6	RS	Data/Register select, set high for data input and low for register input							
7	CS	Chip select, low active							
8-13	NC	No connection							
14	RESET	Reset signal input, low active							
15	SCLK	Serial clock input							
16-17	NC	No connection							
18	SDA	Serial data input							
19	BUSY	Chip busy signal output, output high level indicates busy status							
20	GND	Ground (0V)							

#### 5. Absolute Maximum Ratings

#### 5.1 Electrical Maximum Ratings

Table 3: Electrical Maximum Ratings - for IC

Parameter	Symbol	Min.	Max.	Unit	Note
Power supply voltage	VCC	-0.3	+3.6	V	1
Input voltage	Vin	-0.3	+3.9	V	1

Note:

1.VCC, GND must be maintained.

2. The modules may be destroyed if they are used beyond the absolute maximum ratings.

#### 5.2 Environmental Condition

Table 4								
Item	Operat tempera (Top	ing ture r)	Storage temperature (Tstg) (Note 1)		Remark			
	Min.	Max.	Min.	Max.				
Ambient temperature	-0°C	+50°C	-20°C	+70°C	Dry			
Humidity (Note 1)	1) 90% max. RH for Ta $\leq$ 40°C $<$ 50% RH for 40°C $<$ Ta $\leq$ Maximum operating temperature							

Note 1: Product cannot sustain at extreme storage conditions for long time.



FS-KTBCD430-D1 10/Oct/2011 PAGE 7 OF 15

#### **6. Electrical Specifications**

#### **Typical Electrical Characteristics**

At Ta = 25 °C, VCC = 3.3V, GND=0V.

		Table 5				
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	VCC-GND		3.1	3.3	3.5	V
Supply voltage	VLCD(Note1)		23.3	24	24.7	V
Input voltage low	VIL		0	-	0.2VCC	V
Input voltage high	VIH		<b>0.8VCC</b>	-	VCC	V
Supply current (Logic & LCD)	ICC	VCC=3.3V	-	2	3	mA

### 7. Optical Characteristics

Table 6: Optical specifications

Itoma		Symbol	Condition	Spee	Unit		
items		Symbol	Condition	Min.	Тур.	Max.	Omt
Image refresh	time	- VCC=3.3V, VLCD=24V, @25°C			1.8	-	S
Contrast Ratio		CR			6	-	-
	Uor	\$1(3 o'clock)		-	80	-	
Viewing angle	1101.	\$\$\\$	VLCD=	-	80	-	dag
CR 2	Vor	θ2(12 o'clock)	optimum voltage	-	80	-	ueg.
	vei.	$\theta 1(6 \text{ o'clock})$		-	80	-	

Note 1: Contrast Ratio

B1 = Pixel luminance at stable dark state

B2 = Pixel luminance at stable bright state

Contrast Ratio = B1/B2.

Note 2: Viewing Angle



Figure 2



Figure 3: 4-Wire SPI write procedure

Table 7	$7 \cdot 4$ -Wire	SPI write	timino
I able 1	/. <del>4</del> - wille	SI I WIIIC	unning

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>evele</sub>	Clock Cycle Time	60	-	-	ns
t <sub>AS</sub>	Address Setup Time	10	-	-	ns
t <sub>AH</sub>	Address Hold Time	20	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	30	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	30	-	-	ns
T <sub>CLKL</sub>	Clock Low Time	30	-	-	ns
T <sub>CLKH</sub>	Clock High Time	30	-	-	ns
t	Chin Select Setup Time (for D7 input)	30	-	-	ne
<sup>L</sup> CSS	Chip Screet Scrup Thile (101 D7 hiput)	50	-	-	цэ
tear	Chin Select Hold Time (for D0 input)	30	-	-	ns
чсян	Carly Scient Hold Third (101 Do input)	50	-	-	цэ
t <sub>R</sub>	Rise Time	-	-	10	ns
t <sub>F</sub>	Fall Time	-	-	10	ns



FS-KTBCD430-D1 10/Oct/2011 PAGE 9 OF 15

#### 8.2 Command table

0 1	10-1F	0									
			0	0	1	A3	<b>A</b> 2	Aı	Ao	Set column	Set the higher hibble of the column address register using A3A2A1A0 as data bits. The higher nibble of column address is reset to 0000b after POR.
		0	0	0	0	<b>B</b> 3	<b>B</b> 2	Bı	Bo	address	Set the lower nibble of the column address register using B3B2B1B0 as data bits. The lower nibble of column address is reset to 0000b after POR.
0 2	2A-2F	0	0	1	0	1	<b>X</b> 2	1	Xo	Set Power Control Register	<ul> <li>X2:</li> <li>0: turns off the internal voltage booster (POR)</li> <li>1: turns on the internal voltage booster</li> <li>X0:</li> <li>0: turns off the Bias Voltage buffer (POR)</li> <li>1: turns on the Bias Voltage buffer</li> </ul>
0	31	0	0	1	1	0	0	0	1	Driving update	Update RAM content to the screen through segment and common pins. Driving sequence is always in: VA clearing phase ? VA Idle phase ? AA clearing phase ? AA Idle phase ? Driving phase
0	32	0	0 X6	1 X5	1	0 X3	0 X2	1	0 X0	Driving Scheme	<ul> <li>X6: Segment value at active clearing</li> <li>1: All segment (exclude DSEG) are zero at active clear</li> <li>0: All segment (exclude DSEG) are one at active clear (POR=0)</li> <li>X5X4:</li> <li>00: SEG_D and COM_D are in Hi-Z</li> <li>01: NA</li> <li>10: SEG_D as data 0, COM_D scanning (POR)</li> <li>11: SEG_D as data 1, COM_D scanning</li> <li>X3: drive polarity</li> <li>0: M starts as 1 at Drive phase for Scheme A</li> <li>(POR)</li> <li>1: M starts as 0 at Drive phase for Scheme A</li> <li>X2: view area and active area clearing polarity</li> <li>0: M starts as 1 at Clear phase for Scheme A</li> <li>(POR)</li> <li>1: M starts as 0 at Clear phase for Scheme A</li> <li>Refer to the Table 8-2 : Polarity Setting in Scheme B for Scheme B setting</li> <li>X1: All segment data in viewing area clear phase</li> <li>0: Data = 0 (POR)</li> <li>1: Data = 1</li> <li>X0: Driving Scheme</li> <li>0: Scheme A (POR)</li> <li>1: Scheme B – Frame Inversion</li> <li>Display start line register is reset to 000000</li> </ul>
0 4	40-4F	0	1	X5	X4	X3	X2	<b>X</b> 1	X <sub>0</sub>	Set Display	Display start line register is reset to 000000 after POR for all MUX modes
											anei rok ioi ali mua modes.



### FS-KTBCD430-D1

10/Oct/2011

#### PAGE 10 OF 15

RS	Hex	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0	Command	Description	
0	80	1	0	0	0	0	0	0	0		Set the table data by sending the command 0x80	
0	A [ 6.0]	*	0	0	0	0	0	0	0		and then 8 byte data.	
0	B[4:0]	*	*	B5	0 B4	B3	B2	B1	B <sub>0</sub>	Sat the	A[6:0] : 0X00	
0	C[4:0]	*	*	C5	$C_4$	<b>C</b> <sub>3</sub>	$C_2$	$C_1$	$C_0$	Driving	B[4:0] : View Area Clearing Duration	
0	D[4:0]	*	*	D5	D4	D3	D <sub>2</sub>	D1	D <sub>0</sub>	Dirving Parameter	C[4:0] : View Area Idle Duration	
0	E[4:0]	*	*	E5 Ec	E4 E4	E3 E2	E2 E2	Ei Ei	E0 E0	Table	D[4:0] : Active Area Clearing Duration	
0	G[6:0]	*	G6	G5	Г4 G4	G3	G2	G1	G0	1 auto	E[4:0] : Active Area Idle Duration	
											F[4:0] : Driving Duration	
0	H[6:0]	*	H <sub>6</sub>	H5	H4	H3	H <sub>2</sub>	$H_1$	Ho		G[6:0] : Clearing Voltage	
											H[6:0] : Driving Voltage	
0	03	1	0	0	1	0	0	1	1	Set VA	Repeat times is x <sub>3</sub> x <sub>2</sub> x <sub>1</sub> x <sub>0</sub> (POR=0001)	
0	95	1	0	0	1	0	0	1	1	clearing	*Remark: If VA clearing phase repeat time is set	
0		0	0	0	0	<b>X</b> 2	X <sub>2</sub>	X.	Y <sub>0</sub>	phase	to 0, it is also needed to set the idle1 phase repeat	
0		0	0	0	0	Δ3	A2		<b>A</b> 0	repeat times	time to 0.	
0	04	1	0	0	1	0	1	0	0	Sat idla1	Repeat times is X <sub>3</sub> X <sub>2</sub> X <sub>1</sub> X <sub>0</sub> (POR=0001)	
0	94	1	0	0	1	0	1	0	0	bet lule I	*Remark: If Idle1 phase repeat time is set to 0, it is	
0		0	0	0	0	v	v	v	v	pilase	also needed to set the VA clearing phase repeat	
0		0	0	0	0	X3	X2	<b>X</b> 1	X <sub>0</sub>	repeat times	time to 0.	
						_				Set AA	Demost times is y y y y (DOD 0001)	
0	95	1	0	0	1	0	1	0	1	clearing	*Demontry If A A planning phase report time is set	
										phase	*Remark: If AA clearing phase repeat time is set	
0		0	0	0	0	X3	$X_2$	$X_1$	$X_0$	repeat	time to 0	
										times	time to 0.	
										G ( 11 Q	Repeat times is x <sub>3</sub> x <sub>2</sub> x <sub>1</sub> x <sub>0</sub> (POR=0001)	
0	96	1	0	0	1	0	1	1	0	Set Idle2	*Remark: If Idle2 phase repeat time is set to 0, it is	
										pnase	also needed to set the AA clearing phase repeat	
		0	0	0	0	X3	X2	$X_1$	$X_0$	repeat times	time to 0.	
0	97	1	0	0	1	0	1	1	1	Set drive	Demost times is way way (DOD, 0001)	
0	71	1	Ū	Ū	1	Ŭ	1	1	1	phase	Repeat times is $X_3X_2X_1X_0$ (POR=0001)	
0		0	0	0	0	X3	$X_2$	$\mathbf{X}_1$	$X_0$	repeat times		
										Set	X0:	
0	A0-A1	1	0	1	0	0	0	0	$X_0$	Segment	0: Column address 00h is mapped to SEG0 (POR)	
										Re-map	1: Column address 83h is mapped to SEG0	
											X2X1X0:	
											000: 1/9	
0	A2	1	0	1	0	0	0	1	0		001: 1/8,	
											010: 1/7, (POR)	
											011: 1/6,	
										Bias	100: 1/5,	
0		0	0	0	0	0	$X_2$	$\mathbf{X}_1$	$X_0$		101: 1/ 4.6,	
											110: 1/ 4.3,	
											111: 1/4	
					İ				İ		Analog Block Control	
0	A3	1	0	1	0	0	0	1	1	G ( 1	X4X3 = 00: Disable	
										Set analog	X4X3 = 11: Enable	
0		0	0	0	X4	X2	0	X1	0	control	X1 = 0: Standard BIAS VOLTAGE Buffer Setting	
Ŭ			0	0	234	~~~	0	231			X1 = 1: Extra BIAS VOLTAGE Buffer Setting	
						ł				Set Entire	X0=0: normal display (POR)	
0	A4-A5	1	0	1	0	0	1	0	X <sub>0</sub>	Display	X0=1: entire display on	
										Set Reverse	X0=0: normal display (POR)	
0	A6-A7	1	0	1	0	0	1	1	X <sub>0</sub>	Display	X0=1: reverse display	
~			~	_	_		_	_	_	Set		
0	A8	1	0	1	0	1	0	0	0	Multinley	To select multiplex ratio N MUX	
0		0	$X_6$	X5	$X_4$	X3	$X_2$	$\mathbf{X}_{1}$	X <sub>0</sub>	Ratio	N = X6X5X4X3X2X1X0  from  2  to  64(POR)	
L	1	1		1	1	1	I	1	1			



### FS-KTBCD430-D1

10/Oct/2011

PAGE 11 OF 15

RS	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	Δ9	1	0	1	0	1	0	0	1	Analog	X0:	
Ŭ	119	1	0	1	0	1	Ŭ	Ŭ	1	Control	0: OFF (POR)	
0		0	0	0	0	0	0	0	$X_0$	Auto	1: ON	
0	AD	1	0	1	0	1	1	0	1	RAM	X0:	
										Read/Write	0: RAM read/write horizontal (POR)	
0		0	0	0	0	0	0	0	$X_0$	Direction	1: RAM read/write vertical	
0	<b>D</b> 0 <b>D</b> 7	1	0	1	1	0	V.	v.	V	Set Page	Set GDDRAM Page Address (0-7) for read/write	
0	Б0-Б7	1	0	1	1	0	<b>A</b> 2	ΛΙ	<b>A</b> 0	Address	using X2X1X0 (POR=000)	
										Set COM	X3=0: normal mode (POR)	
	C0 C8	1	1	0	0	V.	0	0	0	Output	X3=1: remapped mode	
	0-08	1	1	0	0	Δ3	0	0	0	Scan	COM0 to COM [N-1] becomes COM [N-1] to	
										Direction	COM0 when Multiplex ratio is equal to N.	
											After POR, $X5X4X3X2X1X0 = 0$	
0	5.0										After setting MUX ratio less than default value,	
0	D3	1	1	0	1	0	0	1	1		data will be displayed at the beginning/towards	
											the end of display matrix.	
										Set Display	To move display towards Row 0 by L,	
										Offset	X5X4X3X2X1X0 = L To move display away from Row 0 by L,	
0		0	0	v	77	v	v	v	v			
0		0	0	<b>X</b> 5	$X_4$	<b>X</b> 3	<b>X</b> 2	<b>X</b> 1	$\mathbf{X}_0$		X5X4X3X2X1X0 = Y - L	
											Note: max value of $L = Y - display MUX$	
											Y represents POR default MUX	
0	E2	1	1	1	0	0	0	1	0	Software	Initialize internal status registers.	
0		1	1	1	0	0	0	1	1	Reset		
0	E3	1	1	1	0	0	0	1	1	NOP	No operation	
0	E9	1	1	1	0	1	0	0	1	Set Bias	X7: Bias Resistor Ladder Enable	
	-							-		Resistor	0: Disable (POR)	
0		X7	0	0	0	0	1	0	0	Ladder	1: Enable	
0	F6	1	1	1	1	0	1	1	0	Set Internal	X6: Oscillator Enable	
										Oscillator	0: Disable (POR)	
0		0	$X_6$	0	0	0	0	0	0		1: Enable	

### 9. Reliability Test Item

Test Item	Test Condition	Test result determinant gist		
High temperature storage	70±3 ; 240H	the inspection of		
Low temperature storage	-20±3 ; 240H	appearance and function character.		
High temperature	40 $\pm 3$ , 90% $\pm 3\%$ RH;			
/humidity storage	96H			
High temperature operation	50±3 ; 240H	no objection of the function		
Low temperature operation	0±3 ; 240H	character; no fatal objection of the		
	0.0.20.10.50.2			
Temperature Shock	$-0\pm3$ , $30\min?$ $50\pm3$ ,	inspect the objections appearance,		
	30min; 10cycle	function & the whole structure		

#### **10. Suggestions for using LCD modules**

**KENTEC** 

DISPLAY

#### 10.1 Handling of LCM

- 1. The LCD screen is made of glass. Don't give excessive external shock, or drop from a high place.
- 2. If the LCD screen is damaged and the liquid crystal leaks out, do not lick and swallow. When the liquid is attach to your hand, skin, cloth etc, wash it off by using soap and water thoroughly and immediately.
- 3. Don't apply excessive force on the surface of the LCM.
- 4. If the surface is contaminated ,clean it with soft cloth. If the LCM is severely contaminated , use Isopropyl alcohol/Ethyl alcohol to clean. Other solvents may damage the polarizer . The following solvents is especially prohibited: water , ketone Aromatic solvents etc.
- 5. Exercise care to minimize corrosion of the electrode. Corrosion of the electrodes is accelerated by water droplets, moisture condensation or a current flow in a high-humidity environment.

6. Install the LCD Module by using the mounting holes. When mounting the LCD module make sure it is free of twisting, warping and distortion. In particular, do not forcibly pull or bend the I/O cable or the backlight cable.

7. Don't disassemble the LCM.

- 8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
  - Be sure to ground the body when handling the LCD modules.
  - Tools required for assembling, such as soldering irons, must be properly grounded.
  - To reduce the amount of static electricity generated, do not conduct assembling and other work under dry conditions.
  - The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.

9. Do not alter, modify or change the the shape of the tab on the metal frame.

10. Do not make extra holes on the printed circuit board, modify its shape or change the positions of components to be attached.



- 11. Do not damage or modify the pattern writing on the printed circuit board.
- 12. Absolutely do not modify the zebra rubber strip (conductive rubber) or heat seal connector
- 13. Except for soldering the interface, do not make any alterations or modifications with a soldering iron.
- 14. Do not drop, bend or twist LCM.

#### **10.2 Storage**

1. Store in an ambient temperature of 5 to 45 °C, and in a relative humidity of 40% to 60%. Don't expose

to sunlight or fluorescent light.

- 2. Storage in a clean environment, free from dust, active gas, and solvent.
- 3. Store in antistatic container.

#### **11. Inspection Standard**

SAMPLING METHOD

SAMPLING PLAN: MIL-STD 105E

CLASS OF AQL: LEVEL II/ SINGLE SAMPLING

MAJOR-0.65% MINOR - 1.5%

#### **QUALITY STANDARD**

DEFECT	CRITER	RIA	ТҮРЕ	FIGURE
SHORT CIRCUIT	-		MAJOR	-
MISSING SEGMENT	-		MAJOR	-
UNEVEN / POOR CONTRAST	-		MAJOR	-
CROSS TALK	-		MAJOR	-
PIN HOLE	$MAX(a,b) \leq$	1 / 4 W	MINOR	1
EXCESS SEGMENT	$MAX(c,d) \leq$	1 / 4 T	MINOR	1
BUBBLES	d* ≥ 0.2	QTY=0	MINOR	2
BLACKS SPOTS	d ≤ 0.3 0.3 <d≤0.4 0.4<d< td=""><td>N.A.** QTY≤1 QTY=0</td><td>MINOR</td><td>2</td></d<></d≤0.4 	N.A.** QTY≤1 QTY=0	MINOR	2
LINE SCRATCHES	x≥0.7 y≥0.05	QTY=0	MINOR	3
BLACK LINE	x≥0.7 y≥0.05	QTY=0	MINOR	3

 $d = MAX (d_1, d_2)$ 

\*\* N. A . = NOT APPLICABLE

DEFECT TABLE : B





LINE SCRATCHES / BLACK LINE



FS-KTBCD430-D1 10/Oct/2011 PAGE 15 OF 15

### QUALITY STANDARD ( CONT .)

]	DEFECT	CRITERIA	ТҮРЕ	FIGURE
	CONTACT EDGE	e≤1/2T f≤1/3W g≤3.5		4
CHIPS	BOTTOM GLASS	p≤1.0 q≤3.5 r≤1/2T	MINOR	4
	CORNER	a≤1.5 b≤W		4
	TOP GLASS	a≤3.0 b≤1/3T c≤1/2W		5
GLASS PR	OTRUSION	$a \le 1/4 W$	MINOR	6
RAINBOW	I	-	MINOR	-

UNLESS STATE OTHERWISE , ALL UNIT ARE IN MILLIMETER .

DEFECT TABLE : B



### 11. Packing (Reference only)

T.B.D

- END -

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for kentec manufacturer:

Other Similar products are found below :

K70DWN2-V1-FF EB-STM32F4DISCOVERY EB-LM4F120-L35