The documentation and process conversion measures necessary to comply with this revision shall be completed by 1 June 2013.

IINCH-POUND

MIL-PRF-19500/592G <u>17 April 2013</u> SUPERSEDING MIL-PRF-19500/592F 2 June 2010

PERFORMANCE SPECIFICATION SHEET

SEMICONDUCTOR DEVICE, REPETITIVE AVALANCHE, FIELD EFFECT TRANSISTOR, N-CHANNEL, SILICON, TYPES 2N7224, 2N7225, 2N7227, 2N7228, 2N7224U, 2N7225U, 2N7227U, AND 2N7228U, JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 <u>Scope</u>. This specification covers the performance requirements for an N-channel, enhancement-mode, MOSFET, power transistor intended for use in high density power switching applications. Four levels of product assurance are provided for each encapsulated device type as specified in MIL-PRF-19500, and two levels of product assurance for each unencapsulated device type die, with avalanche energy ratings (E_{AS} and E_{AR}) and maximum avalanche current (I_{AR}).

1.2 <u>Physical dimensions</u>. See figure 1 (TO-254AA), figure 2 (TO-276AB, surface mount), and figures 3, 4, and 5 for JANHC and JANKC (die) dimensions.

1.3 <u>Maximum ratings</u>. ($T_A = +25^{\circ}C$, unless otherwise specified).

Туре	P _T (1) T _C = +25°C	P _T T _A = +25°C	V _{GS}	I _{D1} (2) (3) T _C = +25°C	I _{D2} (2) T _C = +100°C	IS	I _{DM} (4)	T _J and T _{STG}	V _{ISO} at 70,000 foot	R _θ JC max (5)
	W	<u>W</u>	<u>V dc</u>	<u>A dc</u>	<u>A dc</u>	<u>A dc</u>	<u>A(pk)</u>	<u>°C</u>		<u>°C/W</u>
2N7224, 2N7224U	150	4.0	±20	34.0	21	34.0	136	-55		0.83
2N7225, 2N7225U	150	4.0	±20	27.4	17	27.4	110	to		0.83
2N7227, 2N7227U	150	4.0	±20	14.0	9	14.0	56	+150	400	0.83
2N7228, 2N7228U	150	4.0	±20	12.0	8	12.0	48		500	0.83

See notes on next page.

* Comments, suggestions, or questions on this document should be addressed to Defense Supply Center, Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to <u>Semiconductor@dla.mil</u>. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <u>https://assist.dla.mil/</u>. 1.3 Maximum ratings - Continued.

Туре	I _{AR}	E _{AS}	E _{AR}	r _{DS(on)} max (1) (6) V _{GS} = 10 V dc I _D = I _{D2}	
				T _J = +25°C	T _J = +150°C
	<u>A</u>	<u>mj</u>	<u>mj</u>	Ω	Ω
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U	34.0 27.4 14.0 12.0	150 500 700 750	15.0 15.0 15.0 15.0	0.070 0.100 0.315 0.415	0.133 0.200 0.693 0.913

(1) (2)

Derate linearly 1.2 W/°C for $T_C > +25$ °C. The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal wires and may be limited by pin diameter:

$$I_{\rm D} = \sqrt{\frac{T_{\rm JM} - T_{\rm C}}{\left(R_{\rm \theta JC}\right) x \left(R_{\rm DS}\left(\text{ on }\right) \text{ at } T_{\rm JM}\right)}}$$

- See figure 6, maximum drain current graph. $I_{DM} = 4 X I_{D1}$ as calculated in note (2). (3)
- (4)
- (5) See figure 7, thermal impedance curves.
- (6) Pulsed (see 4.5.1).
- 1.4 <u>Primary electrical characteristics</u>. $T_C = +25^{\circ}C$ (unless otherwise specified).

Туре	Min V(BR)DSS	VGS(th)1	Max I _{DSS1} V _{GS} = 0	$\begin{array}{l} \text{Max } r_{\text{DS(on)}} (1) \\ \text{V}_{\text{GS}} = 10 \text{ V dc} \\ \text{I}_{\text{D}} = \text{I}_{\text{D2}} \end{array}$
	$V_{GS} = 0$	$V_{DS} \geq V_{GS}$	V _{DS} = 80 percent	TJ = +25°C
	I _D = 1.0 mA dc	I _D = 0.25 mA	of rated V _{DS}	
	<u>V dc</u>	<u>V dc</u> <u>Min</u> <u>Max</u>	<u>μA dc</u>	<u>Ohms</u>
2N7224, 2N7224U	100	2.0 4.0	25	0.070
2N7225, 2N7225U	200	2.0 4.0	25	0.100
2N7227, 2N7227U	400	2.0 4.0	25	0.315
2N7228, 2N7228U	500	2.0 4.0	25	0.415

(1) Pulsed (see 4.5.1).





FIGURE 1. Physical dimensions for TO-254AA.

Ltr.	Inch	ies	Millim	Notes		
	Min	Max	Min	Max		
BL	.535	.545	13.59	13.84		
СН	.249	.260	6.32	6.60		
LD	.035	.045	0.89	1.14		
LL	.510	.570	12.95	14.48		
LO	.150	BSC	3.81			
LS	.150	BSC	3.81			
MHD	.139	.149	3.53	3.78		
мно	.665	.685	16.89	17.40		
TL	.790	.800	20.07	20.32	3, 4	
ТТ	.040	.050	1.02	1.27		
TW	.535	.545	13.59	13.84	3, 4	
Term 1		Dr	ain			
Term 2		Sou				
Term 3		Gate				

NOTES:

- 1.
- Dimensions are in inches. Millimeters are given for general information only. Glass meniscus included in dimension D and E. 2.
- 3.
- 4. All terminals are isolated from the case.
- In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology. 5.

FIGURE 1. <u>Physical dimensions for TO-254AA</u> - Continued.




		Dimensio	ons			
Ltr.	Inc	hes	Millimeters			
	Min	Max	Min	Max		
BL	.620	.630	15.75	16.00		
BW	.445	.455	11.30	11.56		
CH		.142		3.60		
LH	.010	.020	0.26	0.50		
LL ₁	.410	.420	10.41	10.67		
LL ₂	.152	.162	3.86	4.11		
LS ₁	.210	BSC	5.33 BSC			
LS ₂	.105	BSC	2.67 BSC			
LW ₁	.370	.380	9.40	9.65		
LW ₂	.135	.145	3.43	3.68		
Q ₁	.030		0.76			
Q2	.035		0.89			
Term 1			Drain			
Term 2		Gate				
Term 3			Source			

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for information only.
- 3. The lid shall be electrically isolated from the drain, gate and source.
- 4. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 2. Dimensions and configuration of surface mount package outline (TO-276AB) 2N7224U, 2N7225U, 2N7227U, and 2N7228U.



NOTES:

- Dimensions are in inches.
 Millimeters are given for information only.
- 3. Unless otherwise specified, tolerance is \pm .005 inches (0.13 mm).
- 4. Physical characteristics of the die thickness = .0187 inch (0.47 mm).
- 5. Back metal: Cr Ni Ag.
- 6. Top metal: Al.
- 7. Back contact: Drain.


FIGURE 3. Physical dimensions (A-version) JANHC and JANKC.

A version

	Dimensions - 2N7224			Dimensions - 2N7225				Dimensions - 2N7227 and 2N7228				
Ltr	Inc	hes	Millin	neters	Inch	Inches		neters	Inches		Millimeters	
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
А	.252	.262	6.40	6.65	.252	.262	6.40	6.65	.252	.262	6.40	6.65
В	.252	.262	6.40	6.65	.252	.262	6.40	6.65	.252	.262	6.40	6.65
С	.027	.037	0.69	0.94	.027	.037	0.69	0.94	.025	.035	0.64	0.89
D	.066	.076	1.68	1.93	.066	.076	1.68	1.93	.043	.053	1.09	1.35
Е	.047	.057	1.19	1.45	.047	.057	1.19	1.45	.032	.042	0.81	1.07
F	.013	.023	0.33	0.58	.013	.023	0.33	0.58	.015	.025	0.38	0.64

FIGURE 3. Physical dimensions (A-version) JANHC and JANKC - Continued.

2N7224 and 2N7225




	Dim	ensions - 2N	7224 and 2N7	225	
Ltr	Inc	hes	Millimeters		
	Min	Max	Min	Max	
А	.254	.260	6.45	6.60	
В	.254	.260	6.45	6.60	
С	.028	.033	.71	.84	
D	.017	.022	.43	.56	
E	.047	.053	1.19	1.35	
F	.059	.065	1.50	1.65	

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. Unless otherwise specified, tolerance is \pm .005 inch (0.13 mm).
- 4. The physical characteristics of the die are: The back metals are chromium, nickel, and silver and the back contact is the drain. The top metal is aluminum.
- 5. Die thickness is .015 inch (0.38 mm) \pm .001 inch (0.025 mm).

FIGURE 4. JANHC and JANKC (B-version) die dimensions for 2N7224 and 2N7225.

2N7227 and 2N7228



	Dim	ensions - 2N	7227 and 2N7	228
Ltr	Inc	hes	Millimeters	
	Min	Max	Min	Max
A	.247	.253	6.27	6.43
В	.287	.293	7.29	7.44
С	.033	.037	.84	.94
D	.016	.020	.41	.51
E	.017	.021	.43	.53

NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. Unless otherwise specified, tolerance is E.005 inch (0.13 mm).
- 4. The physical characteristics of the die are: The back metals are chromium, nickel, and silver and the back contact is the drain. The top metal is aluminum.

FIGURE 5. JANHC and JANKC (B-version) die dimensions for 2N7227 and 2N7228.

2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

* (Copies of these documents are available online at <u>https://assist.dla.mil/quicksearch/</u> or <u>https://assist.dla.mil/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence</u>. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).

3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.

3.4 <u>Interface and physical dimensions</u>. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figures 1 (TO-254AA), 2 (TO-276AB, surface mount), 3, 4, and 5 (die) herein. Methods used for electrical isolation of the terminal feedthroughs shall employ materials that contain a minimum of 90 percent AL_2O_3 (ceramic). Examples of such construction techniques are metallized ceramic eyelets or ceramic walled packages.

3.4.1 <u>Lead formation, material, and finish</u>. Lead material shall be Kovar or Alloy 52; a copper core or plated core is permitted. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead formation material or finish is desired, it shall be specified in the acquisition document (see 6.2). When lead formation is performed, as a minimum, the vendor shall perform 100-percent hermetic seal in accordance with screen 14 of table E-IV of MIL-PRF-19500 and 100-percent dc testing in accordance with table I, subgroup 2 herein.

3.4.2 <u>Internal construction</u>. Multiple chip construction shall not be permitted to meet the requirements of this specification.

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 <u>Electrostatic discharge protection</u>. The devices covered by this specification require electrostatic protection.

3.6.1 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. However, the following handling practices are recommended (see 3.6).

- a. Devices should be handled on benches with conductive and grounded surface.
- b. Ground test equipment, tools, and personnel handling devices.
- c. Do not handle devices by the leads.
- d. Store devices in conductive foam or carriers.
- e. Avoid use of plastic, rubber, or silk in MOS areas.
- f. Maintain relative humidity above 50 percent if practical.
- g. Care should be exercised, during test and troubleshooting, to apply not more than maximum rated voltage to any lead.
- h. Gate must be terminated to source. $R \le 100 \text{ k}\Omega$, whenever bias voltage is to be applied drain to source.

3.7 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.8 <u>Electrical test requirements</u>. The electrical test requirements shall be table I as specified herein.

3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

- 4.1 <u>Classification of inspections</u>. The inspection requirements specified herein are classified as follows:
 - a. Qualification inspection (see 4.2).
 - b. Screening (see 4.3).
 - c. Conformance inspection (see 4.4).

4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-19500. Alternate flow is allowed for qualification inspection in accordance with MIL-PRF-19500.

4.2.1 JANHC and JANKC devices. Qualification shall be in accordance with MIL-PRF-19500.

4.2.2 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.3 <u>Screening (JANTX, JANTXV, and JANS levels only</u>). Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV,	Measu	rement
of MIL-PRF-19500) (1) (2)	JANS level	JANTX and JANTXV levels
(3)	Gate stress (see 4.3.2)	Gate stress (see 4.3.2)
(3)	Method 3470 of MIL-STD-750 (see 4.3.3)	Method 3470 of MIL-STD-750 (see 4.3.3)
(3) 3c	Method 3161 of MIL-STD-750 (see 4.3.4)	Method 3161 of MIL-STD-750 (see 4.3.4)
9	IGSSF1, IGSSR1, IDSS1, subgroup 2 of table herein	Subgroup 2 of table I herein.
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	Subgroup 2 of table I herein IGSSF1, IGSSR1, IDSS1, rDS(on)1, VGS(th)1; Δ IGSSF1 = ±20 nA dc or ±100 percent of initial value, whichever is greater. Δ IGSSR1 = ±20 nA dc or ±100 percent of initial value, whichever is greater. Δ IDSS1 = ±25 μ A dc or ±100 percent of initial value, whichever is greater.	Subgroup 2 of table I herein. IGSSF1, IGSSR1, IDSS1, rDS(on)1, VGS(th)1
12	Method 1042 of MIL-STD-750, condition A	Method 1042 of MIL-STD-750, condition A
13	Subgroups 2 and 3 of table I herein; $\Delta I_{GSSF1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 25 \ \mu A \ dc \ or \pm 100 \ percent$ of initial value, whichever is greater. $\Delta r_{DS(on)1} = \pm 20 \ percent$ of initial value, $\Delta V_{GS}(th)1 = \pm 20 \ percent$ of initial value.	Subgroup 2 of table I herein; $\Delta I_{GSSF1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent}$ of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent}$ of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 25 \mu \text{A dc or } \pm 100 \text{ percent}$ of initial value, whichever is greater. $\Delta r_{DS(on)1} = \pm 20 \text{ percent of initial value,}$ $\Delta V_{GS(th)1} = \pm 20 \text{ percent of initial value.}$
17	Method 1081 of MIL-STD-750 (see 4.3.5) Endpoints: Subgroup 2 of table I herein	Method 1081 of MIL-STD-750 (see 4.3.5) Endpoints: Subgroup 2 of table I herein

(1) At the end of the test program, IGSSF1, IGSSR1, and IDSS1 are measured.

(2) An out-of-family program to characterize I_{GSSF1} , I_{GSSR1} , I_{DSS1} , and $V_{GS(th)1}$ shall be invoked.

(3) Shall be performed anytime before screen 9.

*

4.3.1. <u>Screening (JANHC and JANKC)</u>. Screening of JANHC and JANKC die shall be in accordance with MIL-PRF-19500, "Discrete Semiconductor Die/Chip Lot Acceptance". As a minimum, die shall be 100 percent probed in accordance with table I, subgroup 2, except test current shall not exceed 20 A. Burn-in duration for the JANKC level follows JANS requirements; the JANHC follows JANTX requirements.

- 4.3.2 <u>Gate stress test</u>. Apply V_{GS} = 30 V minimum for t = 250 µs minimum.
- 4.3.3 Single pulsed unclamped inductive switching.
 - a. Peak current, ID.....IAR(max).
 - b. Peak gate voltage, VGS10 V.
 - c. Gate to source resistor, RGS......25 \leq R_g \leq 200 Ω .
 - d. Initial case temperature+25°C, +10°C, -5°C.
 - e. Inductance, L..... $\left[\frac{2E_{AS}}{(I_{D1})^2}\right] \left[\frac{(V_{BR}-V_{DD})}{V_{BR}}\right]$ mH minimum.
 - f. Number of pulses to be applied1 pulse minimum.
 - g. Supply voltage (V_{DD})50 V, (25 V for devices with minimum V_{(BR)DSS} of 100 V).

4.3.4 <u>Thermal impedance</u>. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining I_M , I_H , t_{H} , t_{SW} , (and V_H where appropriate). Measurement delay time (t_{MD}) = 70 μ s max. See table II, group E, subgroup 4 herein.

- 4.3.5 Dielectric withstanding voltage.

 - b. Duration of application of test voltage......15 seconds (min)
 - c. Points of application of test voltage......All leads to case (bunch connection)
 - d. Method of connection......Mechanical
 - e. Kilovolt-ampere rating of high voltage source......1200V/1.0 mA (min)
 - f. Maximum leakage current.....1.0 mA
 - g. Voltage ramp up time......500V/second

4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500. Alternate flow is allowed for conformance inspection in accordance with MIL-PRF-19500.

4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with MIL-PRF-19500, and table I herein. (End-point electrical measurements shall be in accordance with table I, subgroup 2 herein.)

4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JAN, JANTX, and JANTXV) of MIL-PRF-19500 and as follows. Electrical measurements (end-points) and delta requirements shall be in accordance with table I, subgroup 2 herein.

* 4.4.2.1 Group B inspection, table E-VIA (JANS) of MIL-PRF-19500.

*

	<u>Subgroup</u>	Method	Conditions
	B3	1051	Test condition G.
	B3	2075	See 3.4.2 herein.
	B3	2037	Test condition A. All internal wires for each device shall be pulled separately. If group B3 is to be continued to C6, strength test may be performed after C6.
r	B4	1042	Test condition D, 2,000 cycles (6,000 cycles for devices with .008 inch or larger bond wires). The heating cycle shall be 1 minute minimum. No heat sink or forced air cooling on the device shall be permitted during the on-cycle.
	B5	1042	A separate sample may be pulled for each test. Accelerated steady-state reverse bias; test condition A, V_{DS} = rated, T_A = +175°C, t = 120 hours, read and record $V_{BR(DSS)}$ (pre and post) at I_D = 1 mA. Read and record I_{DSS} (pre and post) in accordance with table I, subgroup 2 herein. $V_{BR(DSS)}$ delta cannot exceed 10 percent.
	B5	1042	Accelerated steady-state gate stress; test condition B, V_{GS} = rated, T_A = +175°C, t = 24 hours.

4.4.2.2 Group B inspection, table E-VIB (JAN, JANTX, and JANTXV) of MIL-PRF-19500.

<u>Subgroup</u>	<u>Method</u>	Conditions
B2	1051	Test condition G.
B3	1042	Test condition D, 2,000 cycles. The heating cycle shall be 1 minute minimum. No heat sink or forced air cooling on the device shall be permitted during the on-cycle.
В3	2037	Test condition A. All internal wires for each device shall be pulled separately. If group B3 is to be continued to C6, bond strength test may be performed after C6.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500, and as follows. Electrical measurements (end-points) and delta requirements shall be in accordance with table I, subgroup 2 herein.

<u>Subgroup</u>	Method	Conditions
C2	2036	Test condition A; weight = 10 pounds, t = 15 s (not applicable for surface mount devices).
C5	3161	See 4.3.4.
C6	1042	Test condition D, 6,000 cycles. The heating cycle shall be 1 minute minimum. No heat sink or forced air cooling on the device shall be permitted during the on-cycle.

4.4.4 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in appendix E, table E-IX of MIL-PRF-19500 and as specified in table II herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

TABLE I.	Group A inspection.

Inspection <u>1</u> /		MIL-STD-750		Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance 2/	3161	See 4.3.4.	$Z_{\theta JC}$			°C/W
Breakdown voltage, drain to source	3407	I_D = 1.0 mA dc, bias condition C, V _{GS} = 0 V dc	V _(BR) DSS			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U				100 200 400 500		V dc V dc V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}; I_D = .25 \text{ mA}$	V _{GS(th)1}	2.0	4.0	V dc
Gate reverse current	3411	V_{GS} = +20 V dc, bias condition C, V_{DS} = 0	IGSSF1		+100	nA dc
Gate reverse current	3411	V_{GS} = -20 V dc, bias condition C, V_{DS} = 0	IGSSR1		-100	nA dc
Drain current	3413	V_{DS} = 80 percent of rated V_{DS} , bias condition C, V_{GS} = 0	IDSS1		25	μA dc
Static drain to source on-state resistance	3421	$V_{GS} = 10 V dc, condition A,$ pulsed (see 4.5.1), I _D = rated I _{D2} (see 1.3)	^r DS(on)1			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					0.070 0.100 0.315 0.415	Ohm Ohm Ohm Ohm
Static drain to source on-state resistance	3421	V_{GS} = 10 V dc, pulsed (see 4.5.1), condition A, I _D = rated I _{D1} (see 1.3)	^r DS(on)2			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					0.081 0.105 0.415 0.515	Ohm Ohm Ohm Ohm

See footnotes at end of table.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 2 - Continued						
Forward voltage (source drain diode)	4011	Pulsed (see 4.5.1), $I_D = I_{D1}$ (see 1.3)	V _{SD}			
2N7224, 2N7224U 2N7725, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					1.8 1.9 1.7 1.7	V V V V
Subgroup 3						
High temperature operation:		$T_{C} = T_{J} = +125^{\circ}C$				
Gate reverse current	3411	V_{GS} = +20 V dc and -20 V dc, bias condition C, V_{DS} = 0	IGSS2		±200	nA dc
Drain current	3413	Bias condition C, V_{GS} = 0 V dc				
		V _{DS} = 80 percent rated	IDSS2		0.25	mA dc
Static drain to source on-state resistance	3421	V_{GS} = 10 V dc, pulsed (see 4.5.1) I _D = rated I _{D2} (see 1.3)	^r DS(on)3			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					0.11 0.17 0.68 0.90	Ohm Ohm Ohm Ohm
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}; I_D$ = .25 mA dc	VGS(th)2	1.0		V dc
Low temperature operation:		T _C = T _J = -55°C				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}, I_{D}$ = .25 mA dc	VGS(th)3		5.0	V dc

TABLE I. Group A inspection - Continued.

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 4						
Switching time test	3472	$I_D = I_{D1} \text{ (see 1.3)},$ $V_{GS} = 10 \text{ V dc},$ Gate drive impedance = 2.35 ohms; V_{DD} = 0.5 V_{BR}(DSS)				
Turn-on delay time			^t d(on)		35	ns
Rise time			t _r		190	ns
Turn-off delay time			^t d(off)		170	ns
Fall time			t _f		130	ns
Subgroup 5						
Safe operating area test	3474	See figure 8; $V_{DS} = 80$ percent of rated V_{DS} $V_{DS} = 200$ V maximum, $t_p = 10$ ms				
Electrical measurements		See table I, subgroup 2				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B				
On-state gate charge			Q _{g(on)}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					125 115 110 120	nC nC nC nC
Charge gate to source			Q _{gs}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					22 22 18 19	nC nC nC nC

See footnotes at end of table.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 7 - Continued						
Charge gate to drain			Q _{gd}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					65 60 65 70	nC nC nC nC
Reverse recovery time	3473	$\label{eq:VDD} \begin{array}{l} V_{DD} \leq 30 \ V, \ d_i/d_t \leq 100 \ A/\mu s \\ I_D = I_{D1} \end{array}$	t _{rr}			
2N7224, 2N7224U 2N7225, 2N7225U 2N7227, 2N7227U 2N7228, 2N7228U					500 950 1,200 1,600	ns ns ns ns

TABLE I. Group A inspection - Continued.

1/ For sampling plan, see MIL-PRF-19500.
 2/ This test required for the following end-point measurements only: Group B, subgroups 2 and 3 (JANTXV). Group B, subgroups 3 and 4 (JANS). Group C, subgroup 2 and 6. Group E, subgroup 1.

Inspection <u>1</u> /	MIL-STD-750		Sampling
	Method	Conditions	plan
Subgroup 1			22 devices c = 0
Temperature cycling	1051	500 cycles, test condition G	
Electrical measurements		See table I, subgroup 2	
Subgroup 2 2/			45 devices
Steady-state reverse bias	1042	Condition A, 1,000 hours	c = 0
Electrical measurements		See table I, subgroup 2	
Steady-state gate bias	1042	Condition B, 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Subgroup 4			Sample size N/A
Thermal impedance curves		See MIL-PRF-19500	N/A
Subgroup 5 3/			
Barometric pressure (reduced)	1001	Condition C, $V_{(ISO)} = V_{DS}$	15 devices c = 0
2N7227, 2N7227U 2N7228, 2N7228U			C = 0
Subgroup 10			5 devices, c = 0
Repetitive avalanche energy	3469	Peak current IAR = ID; peak gate voltage VGS = 10 V; gate to source resistor, RGS 2.5 \leq RGS \leq 200 ohms, temperature = TJ = +150°C +0, - 10°C Inductance = $\left[\frac{2E_{AR}}{(I_{D1})^2}\right] \left[\frac{V_{BR} - V_{DD}}{V_{BR}}\right] mH \min$ Number of pulses to be applied = 3.6 X 108; supply voltage (VDD) = 50 V; time in avalanche = 2 µs minimum, 20 µs maximum; f = 500 Hz minimum	0 = 0
Subgroup 11			22 devices, c = 0
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	

TABLE II. Group E inspection (all quality levels) for qualification or re-qualification only.

<u>1</u>/ JANHC and JANKC device are qualified with MIL-PRF-19500.
 <u>2</u>/ A separate sample for each test may be pulled.
 <u>3</u>/ Not required for 2N7224, 2N7224U, 2N7225, and 2N7225U.




FIGURE 6. Maximum drain current versus case temperature.






FIGURE 6. Maximum drain current versus case temperature - Continued.




 t_1 , RECTANGLE PULSE DURATION (SECONDS)

FIGURE 7. Thermal impedance curves.




2N7224, 2N7224U

FIGURE 8. Safe operating area graph.




2N7225, 2N7225U

FIGURE 8. Safe operating area graph - Continued.



2N7227, 2N7227U

FIGURE 8. Safe operating area graph - Continued.



2N7228, 2N7228U

FIGURE 8. Safe operating area graph - Continued.

5. PACKAGING

5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 <u>Intended use</u>. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

- 6.2 <u>Acquisition requirements</u>. Acquisition documents should specify the following:
- a. Title, number, and date of this specification.
- b. Packaging requirements (see 5.1).
- c. Lead finish (see 3.4.1).
- d. Product assurance level and type designator.
- e. For die acquisition, the JANHC or JANKC letter version shall be specified (see figures 3, 4, and 5).

* 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail <u>vqe.chief@dla.mil</u>. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at <u>https://assist.dla.mil</u>.

6.4 <u>Supersession and substitution of DESC drawing</u>. This specification supersedes DESC drawing 89026, dated 19 December 1989.

	JANC ordering information				
PIN	Manufacturers				
	69210	43611			
2N7224	JANHCA2N7224 JANKCA2N7224	JANHCB2N7224 JANKCB2N7224			
2N7225	JANHCA2N7225 JANKCA2N7225	JANHCB2N7225 JANKCB2N7225			
2N7227	JANHCA2N7227 JANKCA2N7227	JANHCB2N7227 JANKCB2N7227			
2N2778	JANHCA2N7228 JANKCA2N7228	JANHCB2N7228 JANKCB2N7228			

6.5 Suppliers of die. The qualified die suppliers will be identified on the QML (example JANHCA7224).

6.6 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians: Army - CR Navy - EC Air Force - 85 NASA - NA DLA - CC

Review activities: Army - AR, MI Navy - AS Air Force - 70, 99 Preparing activity: DLA - CC

(Project 5961-2013-004)

* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil/.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Infineon manufacturer:

Other Similar products are found below :

614233C 648584F MCH3443-TL-E MCH6422-TL-E FDPF9N50NZ FW216A-TL-2W FW231A-TL-E APT5010JVR NTNS3A92PZT5G IRF100S201 JANTX2N5237 2SK2464-TL-E 2SK3818-DL-E FCA20N60_F109 FDZ595PZ STD6600NT4G FSS804-TL-E 2SJ277-DL-E 2SK1691-DL-E 2SK2545(Q,T) 405094E 423220D MCH6646-TL-E TPCC8103,L1Q(CM 367-8430-0972-503 VN1206L 424134F 026935X 051075F SBVS138LT1G 614234A 715780A NTNS3166NZT5G 751625C 873612G IRF7380TRHR IPS70R2K0CEAKMA1 RJK60S3DPP-E0#T2 RJK60S5DPK-M0#T0 APT5010JVFR APT12031JFLL APT12040JVR DMN3404LQ-7 NTE6400 JANTX2N6796U JANTX2N6784U JANTXV2N5416U4 SQM110N05-06L-GE3 SIHF35N60E-GE3 2SK2614(TE16L1,Q)