## FEATURES

Single 8-, 10-, 12-bit DACs, 2 LSB INL 6-lead LFCSP and SC70 packages
Micropower operation: $100 \mu \mathrm{~A}$ maximum at 5 V
Power down to $<\mathbf{1 5 0}$ nA at 3 V
2.7 V to 5.5 V power supply

Guaranteed monotonic by design
Power-on reset to 0 V with brownout detection 3 power-down functions
$I^{2} \mathrm{C}$ compatible serial interface supports standard ( 100 kHz ),
fast ( $\mathbf{4 0 0} \mathbf{~ k H z}$ ), and high speed ( 3.4 MHz ) modes
On-chip output buffer amplifier, rail-to-rail operation

## APPLICATIONS

## Process control

Data acquisition systems
Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources
Programmable attenuators

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
Table 1. Related Devices

| Device No. | Description |
| :--- | :--- |
| AD5601/AD5611/AD5621 | 2.7 V to 5.5 V, $<100 \mu \mathrm{~A}, 8$-, 10-, 12-bit <br>  <br>  <br>  <br> nanoDAC with SPI interface in tiny <br> LFCSP and SC70 packages |

## PRODUCT HIGHLIGHTS

1. Available in 6-lead LFCSP and SC70 packages.
2. Maximum $100 \mu \mathrm{~A}$ power consumption, single-supply operation. These devices operate from a single 2.7 V to 5.5 V supply, typically consuming 0.2 mW at 3 V and 0.4 mW at 5 V , making them ideal for battery-powered applications.
3. The on-chip output buffer amplifier allows the output of the DAC to swing rail-to-rail with a typical slew rate of $0.5 \mathrm{~V} / \mu \mathrm{s}$.
4. Reference derived from the power supply.
5. Standard, fast, and high speed mode $I^{2} \mathrm{C}$ interface.
6. Designed for very low power consumption.
7. Power-down capability. When powered down, the DAC typically consumes $<150 \mathrm{nA}$ at 3 V .
8. Power-on reset and brownout detection.

Rev. E
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2005-2018 Analog Devices, Inc. All rights reserved. Technical Support

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagram ..... 1
General Description ..... 1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
$\mathrm{I}^{2} \mathrm{C}$ Timing Specifications ..... 4
Timing Diagram ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configurations and Function Descriptions ..... 7
Typical Performance Characteristics .....  8
Terminology ..... 14
Theory of Operation ..... 15
D/A Section ..... 15
REVISION HISTORY
6/2018-Rev. D to Rev. E
Changes to Features Section ..... 1
Changes to Serial Interface Section ..... 16
Updated Outline Dimensions ..... 22
Changes to Ordering Guide ..... 23
Deleted Automotive Products Section ..... 23
10/2015—Rev. C to Rev. D
Changes to Table 4 ..... 6
Changes to Read Operation Section ..... 19
Changes to Ordering Guide ..... 23
5/2012—Rev. B to Rev. C
Added 6-lead LFCSP Package ..... Universal
Changes to Product Title ..... 1
Changes to Ordering Guide ..... 23
Resistor String ..... 15
Output Amplifier ..... 15
Serial Interface ..... 16
Input Register. ..... 16
Power-On Reset ..... 17
Power-Down Modes ..... 17
Write Operation. ..... 18
Read Operation ..... 19
High Speed Mode ..... 20
Applications Information ..... 21
Choosing a Reference as Power Supply ..... 21
Bipolar Operation ..... 21
Power Supply Bypassing and Grounding ..... 21
Outline Dimensions ..... 22
Ordering Guide ..... 23
3/2006-Rev. A to Rev. B
Changes to Table 2 .....  3
Updates to Outline Dimensions ..... 22
Changes to Ordering Guide ..... 23
8/2005—Rev. 0 to Rev. A
Changes to Ordering Guide ..... 22
6/2005—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ to $\mathrm{GND}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to GND ; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.


| Parameter | A, B, W, Y Versions ${ }^{1}$ |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| POWER REQUIREMENTS | 2.7 |  |  | V |  |
| V ${ }_{\text {D }}$ |  |  | 5.5 |  |  |
| IDD (Normal Mode) |  |  |  |  | DAC active and excluding load current |
| $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 75 | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V |  | 60 | 90 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| IDD (All Power-Down Modes) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V |  | 0.3 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V |  | 0.15 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| POWER EFFICIENCY <br> lout/ldd |  | 96 |  | \% | $\mathrm{I}_{\text {LOAD }}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |

${ }^{1}$ Temperature ranges for $\mathrm{A}, \mathrm{B}$ versions: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, typical at $25^{\circ} \mathrm{C}$.
${ }^{2}$ Linearity calculated using a reduced code range 64 to 4032.
${ }^{3}$ Guaranteed by design and characterization, not production tested.

## $\mathbf{I}^{2} \mathbf{C}$ TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{f}_{\mathrm{SCL}}=3.4 \mathrm{MHz}$, unless otherwise noted. ${ }^{1}$
Table 3.

| Parameter | Test Conditions/Comments ${ }^{2}$ | Limit at $\mathrm{T}_{\text {min, }}$ $\mathrm{T}_{\text {max }}$ |  | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\mathrm{fscl}^{3}$ | Standard mode |  | 100 | KHz | Serial clock frequency |
|  | Fast mode |  | 400 | KHz |  |
|  | High speed mode, $\mathrm{C}_{B}=100 \mathrm{pF}$ |  | 3.4 | MHz |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ |  | 1.7 | MHz |  |
| $\mathrm{t}_{1}$ | Standard mode | 4 |  | $\mu \mathrm{s}$ | thIGH , SCL high time |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
|  | High speed mode, $\mathrm{C}_{B}=100 \mathrm{pF}$ | 60 |  | ns |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ | 120 |  | ns |  |
| $\mathrm{t}_{2}$ | Standard mode | 4.7 |  | $\mu \mathrm{s}$ | tıow, SCL low time |
|  | Fast mode | 1.3 |  | $\mu \mathrm{s}$ |  |
|  | High speed mode, $\mathrm{C}_{B}=100 \mathrm{pF}$ | 160 |  | ns |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ | 320 |  | ns |  |
| $\mathrm{t}_{3}$ | Standard mode | 250 |  | ns | tsu;DAT, data setup time |
|  | Fast mode | 100 |  | ns |  |
|  | High speed mode | 10 |  | ns |  |
| $\mathrm{t}_{4}$ | Standard mode | 0 | 3.45 | $\mu \mathrm{s}$ | thiodat, data hold time |
|  | Fast mode | 0 | 0.9 | $\mu \mathrm{s}$ |  |
|  | High speed mode, $\mathrm{C}_{B}=100 \mathrm{pF}$ |  | 70 | ns |  |
|  | High speed mode, $\mathrm{C}_{B}=400 \mathrm{pF}$ |  | 150 | ns |  |
| $\mathrm{t}_{5}$ | Standard mode | 4.7 |  | $\mu \mathrm{s}$ | tsu;STA, setup time for a repeated start condition |
|  | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |  |
|  | High speed mode | 160 |  | ns |  |
| $\mathrm{t}_{6}$ | Standard mode | 4 |  | $\mu \mathrm{s}$ | $\mathrm{thDi}_{\text {; TA, }}$, hold time (repeated) start condition |
|  | Fast mode | $0.6$ |  | $\mu \mathrm{s}$ |  |
|  | High speed mode | $160$ |  | ns |  |
| $\mathrm{t}_{7}$ | Standard mode | $4.7$ |  | $\mu \mathrm{s}$ | tbuf, bus free time between a stop and a start condition |
|  | Fast mode |  |  | $\mu \mathrm{s}$ |  |


${ }^{1}$ See Figure 2. High speed mode timing specification applies to the AD5602-1/AD5612-1/AD5622-1 only. Standard and fast mode timing specifications apply to the AD5602-1/AD5612-1/AD5622-1 and the AD5602-2/AD5612-2/AD5622-2.
${ }^{2} C_{B}$ refers to the capacitance on the bus line.
${ }^{3}$ The SDA and SCL timing is measured with the input filters enabled. Switching off the input filters improves the transfer rate but has a negative effect on EMC behavior of the device.
${ }^{4}$ Input filtering on the SCL and SDA inputs suppress noise spikes that are less than 50 ns for fast mode or 10 ns for high speed mode.

## TIMING DIAGRAM



Figure 2. 2-Wire Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Rating |
| :--- | :--- |
| V $_{\text {DD }}$ to GND | -0.3 V to +7.0 V |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Vout to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| SC70 Package |  |
| $\quad \theta_{\mathrm{JA}}$ Thermal Impedance | $332^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{J}}$ Thermal Impedance | $120^{\circ} \mathrm{C} / \mathrm{W}$ |
| LFCSP Package |  |
| $\quad \theta_{\mathrm{JA}}$ Thermal Impedance | $95^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| $\quad$ Vapor Phase ( 60 sec$)$ | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ} \mathrm{C}$ |
| ESD | 2.0 kV |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precaution should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. SC70 Pin Configuration


Figure 4. LFCSP Pin Configuration

Table 5. SC70 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | ADDR | Three-State Address Input. Sets the <br> two least significant bits (Bit A1, Bit A0) <br> of the 7-bit slave address (see Table 7). <br> Serial Clock Line. This is used in <br> conjunction with the SDA line to clock <br> data into or out of the 16-bit input <br> register. |
| 3 | SCLSerial Data Line. This is used in <br> conjunction with the SCL line to clock <br> data into or out of the 16-bit input <br> register. It is a bidirectional, open-drain <br> data line that is pulled to the supply <br> with an external pull-up resistor. <br> Power Supply Input. These devices can <br> be operated from 2.7V to 5.5 V, and VD <br> are decoupled to GND. |  |
| 4 | VDDGround. The ground reference point for <br> all circuitry on the devices. |  |
| 6 | GNDAnalog Output Voltage from the DAC. <br> The output amplifier has rail-to-rail <br> operation. |  |

Table 6. LFCSP Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | ADDR | Three-State Address Input. Sets the <br> two least significant bits (Bit A1, Bit A0) <br> of the 7-bit slave address (see Table 7). <br> Ground. The ground reference point for <br> all circuitry on the device. <br> Analog Output Voltage from the DAC. <br> The output amplifier has rail-to-rail <br> operation. <br> Power Supply Input. These devices can <br> be operated from 2.7V to 5.5 V, and VDD <br> are decoupled to GND. |
| $\mathbf{S}$ | Vout | SCLD |
| Serial Clock Line. This is used in |  |  |
| conjunction with the SDA line to clock |  |  |
| data into or out of the 16-bit input |  |  |
| register. |  |  |
| Serial Data Line. This is used in |  |  |
| conjunction with the SCL line to clock |  |  |
| data into or out of the 16-bit input |  |  |
| register. It is a bidirectional, open-drain |  |  |
| data line that are pulled to the supply |  |  |
| with an external pull-up resistor. |  |  |
| Exposed Pad. The exposed pad is |  |  |
| connected to ground (GND). |  |  |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Typical AD5622 Integral Nonlinearity Error


Figure 6. Typical AD5622 Differential Nonlinearity Error


Figure 7. Typical AD5612 Integral Nonlinearity Error


Figure 8. Typical AD5612 Differential Nonlinearity Error


Figure 9. Typical AD5602 Integral Nonlinearity Error


Figure 10. Typical AD5602 Differential Nonlinearity Error


Figure 11. Typical AD5622 Total Unadjusted Error


Figure 12. AD5622 INL Error vs. Supply


Figure 13. AD5622 Total Unadjusted Error vs. Supply


Figure 14. AD5622 DNL Error vs. Supply


Figure 15. AD5622 INL Error vs. Temperature (3 V/5 V Supply)


Figure 16. AD5622 Total Unadjusted Error vs. Temperature (3 V/5 V Supply)


Figure 17. AD5622 DNL Error vs. Temperature (3 V/5 V Supply)


Figure 18. Zero Code/Full-Scale Error vs. Temperature (3 V/5 V Supply)


Figure 19. Zero Code/Full-Scale Error vs. Supply Voltage


Figure 20. Offset Error vs. Temperature (3 V/5 V Supply)


Figure 21. Gain Error vs. Temperature (3 V/5 V Supply)


Figure 22. Supply Current vs. Supply Voltage


Figure 23. Supply Current vs. Temperature (3 V/5 V Supply)


Figure 24. Supply Current vs. Digital Input Code


Figure 25. Supply Current vs. SCL/SDA Logic Voltage


Figure 26. IDD Histogram (3 V/5 V Supply)


Figure 27. Sink and Source Capability


Figure 28. Power On Reset to 0 V

$\mathrm{CH} 1=5 \mathrm{~V} / \mathrm{DIV}, \mathrm{CH} 2=1 \mathrm{~V} / \mathrm{DIV}$, TIME BASE $=2 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 29. Exiting Power-Down Mode


Figure 30. Full-Scale Settling Time


Figure 31. Half Scale Settling Time

$\mathrm{CH} 1=1 \mathrm{~V} / \mathrm{DIV}, \mathrm{CH} 2=3 \mathrm{~V} / \mathrm{DIV}, \mathrm{TIME}$ BASE $=50 \mu \mathrm{~s} / \mathrm{DIV}$
Figure 32. Vout Vs. VDD


Figure 33. DAC Glitch Impulse


Figure 34. Digital Feedthrough


Figure 35. 1/f Noise, 0.1 Hz to 10 Hz Bandwidth


Figure 36. Output Noise Spectral Density

## TERMINOLOGY

## Relative Accuracy

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in least significant bits (LSB), from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot can be seen in Figure 5.

## Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 6.

## Zero Code Error

Zero code error is due to a combination of the offset errors in the DAC and output amplifier; it is a measure of the output error when zero code ( 0 x 0000 ) is loaded to the DAC register. Ideally, the output is 0 V . The zero code error is always positive in the AD5602/AD5612/AD5622 because the output of the DAC cannot go below 0 V . Zero code error is expressed in mV . A plot of zero code error vs. temperature can be seen in Figure 18.

## Full-Scale Error

Full-scale error is a measure of the output error when full-scale code ( 0 xFFFF ) is loaded to the DAC register; it is expressed in percent of full-scale range. Ideally, the output is $V_{D D}-1$ LSB. A plot of full-scale error vs. temperature can be seen in Figure 18.

## Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal expressed as a percent of the full-scale range.
Total Unadjusted Error (TUE)
Total unadjusted error is a measure of the output error taking all the various errors into account. A typical TUE vs. code plot can be seen in Figure 11.

## Zero Code Error Drift

Zero code error drift is a measure of the change in zero code error with a change in temperature. It is expressed in $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$.

## Gain Error Drift

Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range) $/{ }^{\circ} \mathrm{C}$.

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV -sec and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000) (see Figure 33).

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV -sec and measured with a full-scale code change on the data bus, that is, from all 0 s to all 1 s , and vice versa (see Figure 34).

## THEORY OF OPERATION

## D/A SECTION

The AD5602/AD5612/AD5622 DACs are fabricated on a CMOS process. The architecture consists of a string DACs followed by an output buffer amplifier. Figure 37 shows a block diagram of the DAC architecture.


Figure 37. DAC Architecture
Since the input coding to the DAC is straight binary, the ideal output voltage is given by

$$
V_{O U T}=V_{D D} \times\left(\frac{D}{2^{n}}\right)
$$

where:
$D$ is the decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 255 (AD5602), 0 to 1023
(AD5612), or 0 to 4095 (AD5622).
n is the bit resolution of the DAC.

## RESISTOR STRING

The resistor string structure is shown in Figure 38. It is simply a string of resistors, each of value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. Because it is a string of resistors, it is guaranteed monotonic.


Figure 38. Resistor String Structure

## OUTPUT AMPLIFIER

The output buffer amplifier is capable of generating rail-to-rail voltages on its output, giving an output range of 0 V to $\mathrm{V}_{\mathrm{DD}}$. It is capable of driving a load of $2 \mathrm{k} \Omega$ in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in Figure 27. The slew rate is $0.5 \mathrm{~V} / \mu$ s with a half scale settling time of $5 \mu \mathrm{~s}$ with the output unloaded.

## SERIAL INTERFACE

The AD5602/AD5612/AD5622 have 2-wire $\mathrm{I}^{2} \mathrm{C}$ compatible serial interfaces (refer to $I^{2} C$-Bus Specification, Version 2.1, January 2000, available from Philips Semiconductor). The AD5602/AD5612/AD5622 can be connected to an $\mathrm{I}^{2} \mathrm{C}$ bus as a slave device, under the control of a master device. See Figure 2 for a timing diagram of a typical write sequence.
The AD5602/AD5612/AD5622 support standard ( 100 kHz ), fast ( 400 kHz ), and high speed ( 3.4 MHz ) data transfer modes. Support is not provided for 10-bit addressing and general call addressing.

The AD5602/AD5612/AD5622 each have a 7 -bit slave address. The five most significant bits (MSB) are 00011 and the two LSBs are determined by the state of the ADDR pin. The facility to make hardwired changes to ADDR allows the user to incorporate up to three of these devices on one bus as outlined in Table 7.

The 2-wire serial bus protocol operates as follows:

1. The master initiates data transfer by establishing a start condition, which is when a high to low transition on the SDA line occurs while SCL is high. The following byte is the address byte, which consists of the 7 -bit slave address. The slave address corresponding to the transmitted address responds by pulling SDA low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to, or read from, its shift register.
2. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL.
3. When all data bits have been read or written, a stop condition is established. In write mode, the master pulls the SDA line high during the 10th clock pulse to establish a stop condition. If a stop condition is generated between the $7^{\text {th }}$ and $8^{\text {th }}$ clock pulse of the $I^{2} \mathrm{C}$ address frame, a power cycle is required to recover the device. In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line remains high). The master then brings the SDA line low before the 10th clock pulse, and then high during the 10th clock pulse to establish a stop condition.

Table 7. Device Address Selection

| ADDR | A1 | A0 |
| :--- | :--- | :--- |
| GND | 1 | 1 |
| V $D D^{\text {NC (No Connection) }}$ | 0 | 0 |

## INPUT REGISTER

The input register is 16 bits wide. Figure 39, Figure 40, and Figure 41 illustrate the contents of the input register for each device. Data is loaded into the device as a 16 -bit word under the control of an SCL input. The timing diagram for this operation is shown in Figure 2. The 16-bit word consists of four control bits followed by 8,10 , or 12 bits of data, depending on the device type. MSB (DB15) is loaded first. The first two bits are reserved bits that must be set to zero; the next two bits are control bits that select the mode of operation of the device (normal mode or any one of three power-down modes). See the Power-Down Modes section for a complete description. The remaining bits are left justified DAC data bits, starting with the MSB and ending with the LSB.


Figure 39. AD5602 Input Register Contents


Figure 41. AD5622 Input Register Contents

## POWER-ON RESET

The AD5602/AD5612/AD5622 each contain a power-on reset circuit that controls the output voltage during power-up. The DAC register is filled with zeros and the output voltage is 0 V where it remains until a valid write sequence is made to the DAC. This is useful in applications in which it is important to know the state of the DAC output while it is in the process of powering up.

## POWER-DOWN MODES

The AD5602/AD5612/AD5622 each contain four separate modes of operation. These modes are software programmable by setting Bit PD1 and Bit PD0 in the control register. Table 8 shows how the state of the bits corresponds to the mode of operation of the device.

Table 8. Modes of Operation

| PD1 | PD0 | Operating Mode |
| :--- | :--- | :--- |
| 0 | 0 | Normal operation |
| 0 | 1 | Power-down (1 k $\Omega$ load to GND) |
| 1 | 0 | Power-down (100 k $\Omega$ load to GND) |
| 1 | 1 | Power-down (Three-state output) |

When both bits are set to 0 , the device works normally with its usual power consumption of $100 \mu \mathrm{~A}$ maximum at 5 V . However, for the three power-down modes, the supply current falls to $<150 \mathrm{nA}$ (at 3 V ). Not only does the supply current fall, but the output stage is internally switched from the output of the amplifier to a resistor network of known values. This gives the advantage of knowing the output impedance of the device while the device is in power-down mode. There are three different options. The output is connected internally to GND through a $1 \mathrm{k} \Omega$ resistor, a $100 \mathrm{k} \Omega$ resistor, or it is left open circuited (three-state). Figure 42 shows the output stage.


Figure 42. Output Stage During Power-Down
The bias generator, output amplifier, resistor string, and other associated linear circuitry are all shut down when the powerdown mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically $14 \mu$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and $17 \mu$ for $\mathrm{V}_{\mathrm{DD}}=$ 3 V (see Figure 29).

## WRITE OPERATION

When writing to the AD5602/AD5612/AD5622, the user must begin with a start command followed by an address byte ( $\mathrm{R} / \overline{\mathrm{W}}=$ 0 ), after which the DAC acknowledges that it is prepared to receive data by pulling SDA low.

Two bytes of data are then written to the DAC, the most significant byte followed by the least significant byte as shown in Figure 40; both of these data bytes are acknowledged by the AD5602/AD5612/AD5622. A stop condition follows. The write operations for the three DACs are shown in Figure 43, Figure 44, and Figure 45.


Figure 43. AD5602 Write Sequence


Figure 44. AD5612 Write Sequence


Figure 45. AD5622 Write Sequence

## READ OPERATION

When reading data back from the AD5602/AD5612/AD5622, the user begins with a start command followed by an address byte ( $\mathrm{R} / \overline{\mathrm{W}}=1$ ), after which the DAC acknowledges that it is prepared to transmit data by pulling SDA low.

The DAC then shifts out two bytes of data, both acknowledged by the master as shown in Figure 46, Figure 47, and Figure 48. A stop condition follows. When a read operation is performed, the DAC shifts out the last transferred command. If a second readback operation is executed, the device shifts out $0 \times 00$


Figure 47. AD5612 Read Sequence


Figure 48. AD5622 Read Sequence

## AD5602/AD5612/AD5622

## HIGH SPEED MODE

High speed mode communication commences after the master addresses all devices connected to the bus with the Master Code 00001XXX to indicate that a high speed mode transfer is to begin. No device connected to the bus is permitted to acknowledge the high speed master code, therefore, the code is followed by a no acknowledge.

The master must then issue a repeated start followed by the device address. The selected device then acknowledges the address. All devices continue to operate in high speed mode until the master issues a stop condition. When the stop condition is issued, the devices return to standard/fast mode.


## APPLICATIONS INFORMATION

## CHOOSING A REFERENCE AS POWER SUPPLY

The AD5602/AD5612/AD5622 come in tiny LFCSP and SC70 packages with less than $100 \mu \mathrm{~A}$ supply current, thereby making the choice of reference dependent upon the application requirement. For space-saving applications, the ADR425 is available in an SC70 package with excellent drift at $3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. It also provides very good noise performance at $3.4 \mu \mathrm{~V}$ p-p in the 0.1 Hz to 10 Hz range.

Because the supply current required by the AD5602/AD5612/ AD5622 DACs is extremely low, they are ideal for low supply applications. The ADR293 voltage reference is recommended in this case. This requires $15 \mu \mathrm{~A}$ of quiescent current and can therefore drive multiple DACs in the one system, if required.


Figure 50. ADR425 as Power Supply
Examples of some recommended precision references for use as supplies to the AD5602/AD5612/AD5622 are shown in Table 9.

Table 9. Recommended Precision References

| Device No. | Initial Accuracy (mV max) | Temperature Drift (ppm/ ${ }^{\circ} \mathrm{C}$ max) | 0.1 Hz to 10 Hz Noise ( $\mu \mathrm{V}$ p-p typ) |
| :---: | :---: | :---: | :---: |
| ADR435 | $\pm 6$ | 3 | 3.4 |
| ADR425 | $\pm 6$ | 3 | 3.4 |
| ADR02 | $\pm 5$ | 3 | 15 |
| ADR395 | $\pm 6$ | 25 | 5 |

## BIPOLAR OPERATION

The AD5602/AD5612/AD5622 are designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 51. The circuit in Figure 51 gives an output voltage range of $\pm 5 \mathrm{~V}$. Rail-to-rail operation at the amplifier output is achievable using an AD820 or an OP295 as the output amplifier.
The output voltage for any input code can be calculated as

$$
V_{O}=\left[V_{D D} \times\left(\frac{D}{2^{n}}\right) \times\left(\frac{R 1+R 2}{R 1}\right)-V_{D D} \times\left(\frac{R 2}{R 1}\right)\right]
$$

where:
$D$ represents the input code in decimal.
$n$ represents the bit resolution of the DAC.

With $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{R} 1=\mathrm{R} 2=10 \mathrm{k} \Omega$.

$$
V_{O}=\left(\frac{10 \times D}{2^{n}}\right)-5 \mathrm{~V}
$$

This is an output voltage range of $\pm 5 \mathrm{~V}$ with $0 \times 000$ corresponding to a -5 V output, and 0 xFFF corresponding to $\mathrm{a}+5 \mathrm{~V}$ output.


Figure 51. Bipolar Operation with the AD5602/AD5612/AD5622

## POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5602/AD5612/ AD5622 has separate analog and digital sections, each having its own area of the board. If theAD5602, AD5612, or AD5622 is in a system in which other devices require an AGND to DGND connection, the connection is made at one point only. This ground point must be as close as possible to the AD5602/AD5612/ AD5622.

The power supply to the AD5602/AD5612/AD5622 is bypassed with $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors. The capacitors must be physically as close as possible to the device with the $0.1 \mu \mathrm{~F}$ capacitor ideally right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. It is important that the $0.1 \mu \mathrm{~F}$ capacitor has low effective series resistance (ESR) and effective series inductance (ESI), such as common ceramic types. This $0.1 \mu \mathrm{~F}$ capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line has as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Clocks and other fast switching digital signals must be shielded from other devices of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique where the component side of the board is dedicated to the ground plane only and the signal traces are placed on the solder side. However, the microstrip technique is not always possible with a 2-layer board.

## OUTLINE DIMENSIONS



Figure 52. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6)
Dimensions shown in millimeters


FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.

Figure 53. 6-Lead Lead Frame Chip Scale Package [LFCSP]
$2.00 \mathrm{~mm} \times 3.00 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-6-5)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1}$ | INL (max) | $I^{2}$ C Interface Modes Supported | Temperature Range | Power Supply Range | Package Description | Package Option | Marking Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5602YKSZ-1500RL7 | $\pm 0.5$ LSB | Standard, fast and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5V | 6-Lead SC70 | KS-6 | D5W |
| AD5602YKSZ-1REEL7 | $\pm 0.5$ LSB | Standard, fast and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5W |
| AD5602BKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5X |
| AD5602BKSZ-2REEL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5X |
| AD5602YKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5Y |
| AD5602YKSZ-2REEL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5Y |
| AD5612YKSZ-1500RL7 | $\pm 0.5$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5T |
| AD5612BKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5U |
| AD5612AKSZ-2500RL7 | $\pm 4$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D60 |
| AD5612AKSZ-2REEL7 | $\pm 4$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D60 |
| AD5612ACPZ-2-RL7 | $\pm 4$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead LFCSP | CP-6-5 | D2 |
| AD5612YKSZ-2500RL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5S |
| AD5612YKSZ-2REEL7 | $\pm 0.5$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7 V to 5.5 V | 6-Lead SC70 | KS-6 | D5S |
| AD5622YKSZ-1500RL7 | $\pm 2$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5M |
| AD5622YKSZ-1REEL7 | $\pm 2$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5M |
| AD5622BKSZ-2500RL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5N |
| AD5622BKSZ-2REEL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5N |
| AD5622YKSZ-2500RL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5P |
| AD5622YKSZ-2REEL7 | $\pm 2$ LSB | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5P |
| AD5622WKSZ-1500RL7 | $\pm 6$ LSB | Standard, fast, and high speed | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5Q |
| AD5622AKSZ-2500RL7 | $\pm 6 \mathrm{LSB}$ | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5R |
| AD5622AKSZ-2REEL7 | $\pm 6 \mathrm{LSB}$ | Standard, fast | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2.7V to 5.5 V | 6-Lead SC70 | KS-6 | D5R |

[^0][^1]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
5962-8871903MYA 5962-8876601LA 5962-89697013A 5962-89932012A 5962-9176404M3A PM7545FPCZ AD5311BRMZ-REEL7
AD5311RBRMZ-RL7 AD558SE/883B AD5681RBCPZ-1RL7 AD664TE/883B AD667SE AD7845SE/883B AD9115BCPZRL7 AD9162BBCA DAC08RC/883C JM38510/11302BEA AD5449YRUZ-REEL7 AD664AJ AD664BJ AD667SE/883B AD7534JPZ TCC-103A-RT 057536E 5962-87700012A 5962-87700032A 5962-87789022A 5962-89657023A 702423BB AD664BE MAX5853ETL+T MAX5801AUB+ AD9116BCPZRL7 MAX5110GTJ+ MAX5702BAUB+ DS4412U+T\&R MAX5364EUT+T MAX5858AECM+D AD5821ABCBZ-REEL7 MX7528KP+ MAX5858ECM+D MAX5138BGTE+T MAX5856AECM+D AD9164BBCA AD7545AUE $\underline{\text { MX7528JP+ TCC-303A-RT MAX5112GTJ+ DS3911T+T MAX5805BAUB+T }}$


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

[^1]:    $I^{2} \mathrm{C}$ refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

