

N-channel TrenchMOS logic level FET Rev. 03 — 20 April 2011

Product data sheet

#### 1. **Product profile**

### 1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

### 1.2 Features and benefits

- AEC Q101 compliant
- Electrostatically robust due to integrated protection diodes

### 1.3 Applications

Automotive and general purpose power switching

### 1.4 Quick reference data

Table 1. **Quick reference data** Symbol Parameter Conditions Min Typ Max Unit V<sub>DS</sub> drain-source voltage T<sub>i</sub> ≥ 25 °C; T<sub>i</sub> ≤ 150 °C 55 V -- $T_{sp} = 25 \ ^{\circ}C$  $I_D$ drain current -10.7 А \_ P<sub>tot</sub> total power dissipation T<sub>amb</sub> = 25 °C 1.8 W --Static characteristics mΩ drain-source on-state V<sub>GS</sub> = 5 V; I<sub>D</sub> = 5 A; T<sub>i</sub> = 25 °C 30 40 R<sub>DSon</sub> \_ resistance Avalanche ruggedness non-repetitive  $\mathsf{I}_\mathsf{D}=3.6~\mathsf{A};\,\mathsf{V}_\mathsf{sup}\leq 25~\mathsf{V};\,\mathsf{R}_\mathsf{GS}=50~\Omega;$ 60 mJ E<sub>DS(AL)S</sub> V<sub>GS</sub> = 5 V; T<sub>i(init)</sub> = 25 °C; unclamped drain-source avalanche energy

Low conduction losses due to low on-state resistance



#### N-channel TrenchMOS logic level FET

## 2. Pinning information

Table 2.	Pinning	g information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain		
3	S	source		
4	D	drain	☐1 ☐2 ☐3 SOT223 (SOT223)	G + + + + + + + + + + + + + + + + + + +

## 3. Ordering information

Table 3. Ordering information					
Type number	Package				
	Name	Description	Version		
BUK9840-55	SOT223	plastic surface-mounted package with increased heatsink; 4 leads	SOT223		

## 4. Marking

Table 4.   Marking codes	
Type number	Marking code <sup>[1]</sup>
BUK9840-55	94055

[1] % = placeholder for manufacturing site code

N-channel TrenchMOS logic level FET

## 5. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

		<b>391</b>			
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 150 °C	-	55	V
V <sub>DGR</sub>	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
V <sub>GS</sub>	gate-source voltage		-10	10	V
I <sub>D</sub>	drain current	T <sub>sp</sub> = 25 °C	-	10.7	А
		T <sub>amb</sub> = 25 °C	-	5	А
		T <sub>amb</sub> = 100 °C	-	3.1	А
I <sub>DM</sub>	peak drain current	T <sub>sp</sub> = 25 °C; pulsed	-	40	А
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C	-	1.8	W
		T <sub>sp</sub> = 25 °C	-	8.3	W
T <sub>stg</sub>	storage temperature		-55	150	°C
Tj	junction temperature		-55	150	°C
Source-drain	diode				
I <sub>S</sub>	source current	T <sub>sp</sub> = 25 °C	-	10.7	А
I <sub>SM</sub>	peak source current	pulsed; T <sub>sp</sub> = 25 °C	-	40	А
Avalanche rug	gedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$I_D = 3.6 \text{ A}; V_{sup} \le 25 \text{ V}; R_{GS} = 50 \Omega;$ $V_{GS} = 5 \text{ V}; T_{j(init)} = 25 ^\circ\text{C}; \text{ unclamped}$	-	60	mJ

**Electrostatic discharge** 


 $V_{\text{esd}}$ 

electrostatic discharge voltage HBM; C = 100 pF; R =  $1.5 \text{ k}\Omega$ 

kV


2

-




### **NXP Semiconductors**

#### N-channel TrenchMOS logic level FET



### 6. Thermal characteristics

Table 6.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point	Mounted on any printed-circuit board	-	12	15	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	Mounted on a printed-circuit	-	-	70	K/W




N-channel TrenchMOS logic level FET


## 7. Characteristics

Table 7.	Characteristics	O an altitude	541	<b>T</b>		11
Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
	aracteristics					
V <sub>(BR)DSS</sub>	drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	55	-	-	V
	breakdown voltage	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = -55 \text{ °C}$	50	-	-	V
V <sub>GS(th)</sub>	gate-source threshold	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 \text{ °C}$	0.6	-	-	V
	voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C}$	-	-	2.3	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C}$	1	1.5	2	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	100	μΑ
		$V_{DS} = 55 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	0.05	10	μA
I <sub>GSS</sub>	gate leakage current	V <sub>GS</sub> = 5 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 25 °C	-	0.02	1	μA
		V <sub>GS</sub> = -5 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 25 °C	-	0.02	1	μA
		V <sub>GS</sub> = 5 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 150 °C	-	-	5	μA
		V <sub>GS</sub> = -5 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 150 °C	-	-	5	μA
R <sub>DSon</sub>	drain-source on-state resistance	V <sub>GS</sub> = 5 V; I <sub>D</sub> = 5 A; T <sub>i</sub> = 150 °C	-	-	74	mΩ
		V <sub>GS</sub> = 5 V; I <sub>D</sub> = 5 A; T <sub>j</sub> = 25 °C	-	30	40	mΩ
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0 \text{ V}; \text{ T}_{j} = 25 \text{ °C}; \text{ I}_{G} = 1 \text{ mA}$	10	-	-	V
		V <sub>DS</sub> = 0 V; T <sub>j</sub> = 25 °C; I <sub>G</sub> = -1 mA	10	-	-	V
Dynamic	characteristics					
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz;	-	1050	1400	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C	-	205	245	pF
C <sub>rss</sub>	reverse transfer capacitance		-	110	150	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 3.3 \Omega; \text{ V}_{GS} = 5 \text{ V};$	-	17	25	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 10 \ \Omega; \ T_j = 25 \ ^{\circ}C; \ I_D = 9 \ A$	-	65	100	ns
t <sub>d(off)</sub>	turn-off delay time		-	70	105	ns
t <sub>f</sub>	fall time		-	70	105	ns
<b>g</b> fs	transfer conductance	V <sub>DS</sub> = 25 V; I <sub>D</sub> = 5 A; T <sub>i</sub> = 25 °C	11	19	-	S
Source-d	rain diode	,				
V <sub>SD</sub>	source-drain voltage	I <sub>S</sub> = 5 A; V <sub>GS</sub> = 0 V; T <sub>i</sub> = 25 °C	-	0.85	1.1	V
t <sub>rr</sub>	reverse recovery time	$I_{\rm S} = 5 \text{ A}; \text{ dI}_{\rm S}/\text{dt} = -100 \text{ A/}\mu\text{s};$	-	45	-	ns
Q <sub>r</sub>	recovered charge	V <sub>GS</sub> = -10 V; V <sub>DS</sub> = 30 V; T <sub>i</sub> = 25 °C	-	0.3	-	μC

#### N-channel TrenchMOS logic level FET



#### N-channel TrenchMOS logic level FET



BUK9840-55 Product data sheet

#### **NXP Semiconductors**

# BUK9840-55

N-channel TrenchMOS logic level FET

### 8. Package outline




Fig 16. Package outline SOT223 (SOT223)

All information provided in this document is subject to legal disclaimers.

BUK9840-55

### N-channel TrenchMOS logic level FET

## 9. Revision history

Table 8. Revision	history				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
BUK9840-55 v.3	20110420	Product data sheet	-	BUK9840-55 v.2	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	<ul> <li>Various chang</li> </ul>	·	company name where	appropriate.	
BUK9840-55 v.2	19980101	Product specification	-	BUK9840-55 v.1	

#### N-channel TrenchMOS logic level FET

## **10. Legal information**

#### **10.1 Data sheet status**

Document status [1] [2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

#### **10.2 Definitions**

**Preview** — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### **10.3 Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the

#### N-channel TrenchMOS logic level FET

Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I<sup>2</sup>C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

 ${\rm HD}\ {\rm Radio}\ {\rm and}\ {\rm HD}\ {\rm Radio}\ {\rm logo}\ -$  are trademarks of iBiquity Digital Corporation.

## **11. Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

BUK9840-55

#### N-channel TrenchMOS logic level FET

### **12. Contents**

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Marking2
5	Limiting values3
6	Thermal characteristics4
7	Characteristics5
8	Package outline8
9	Revision history9
10	Legal information10
10.1	Data sheet status10
10.2	Definitions10
10.3	Disclaimers
10.4	Trademarks11
11	Contact information11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 April 2011 Document identifier: BUK9840-55

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for nxp manufacturer:

Other Similar products are found below :

MC13211R2 PCA9518PW,112 LFSTBEB865X MC33399PEFR2 PCA9551PW,112 MC34825EPR2 PCF8583P MC68340AB16E MC8640DTVJ1250HE EVBCRTOUCH MC9S08PT16AVLC MC9S08PT8AVTG MC9S08SH32CTL MCF54415CMJ250 MCIMX6Q-SDB MCIMX6SX-SDB 74ALVC125BQ,115 74HC4050N 74HC4514N MK21FN1M0AVLQ12 MKV30F128VFM10 FRDM-K66F FRDM-KW40Z FRDM-MC-LVBLDC PESD18VF1BSFYL PMF63UNEX PSMN4R0-60YS,115 HEF4028BPN RAPPID-567XFSW MPC565MVR56 MPC574XG-176DS MPC860PCVR66D4 BT137-600E BT139X-600.127 BUK7628-100A118 BUK765R0-100E.118 BZT52H-B9V1.115 BZV85-C3V9.113 BZX79-C47.113 P5020NSE7VNB S12ZVML12EVBLIN SCC2692AC1N40 LPC1785FBD208K LPC2124FBD64/01 LS1020ASN7KQB LS1020AXN7HNB LS1020AXN7KQB LS1043ASE7PQA T1023RDB-PC FRDM-KW24D512