# Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit 

## General Description

The MAX8545/MAX8546/MAX8548 are voltage-mode pulse-width-modulated (PWM), step-down DC-DC controllers ideal for a variety of cost-sensitive applications. They drive low-cost n-channel MOSFETs for both the high-side switch and synchronous rectifier, and require no external current-sense resistor. These devices can supply output voltages as low as 0.8 V .
The MAX8545/MAX8546/MAX8548 have a wide 2.7V to 28 V input range, and do not need any additional bias voltage. The output voltage can be precisely regulated from 0.8 V to $0.83 \times \mathrm{VIN}$. These devices can provide efficiency up to $95 \%$. Lossless short-circuit and current-limit protection is provided by monitoring the $\operatorname{RDS}(\mathrm{ON})$ of the low-side MOSFET. The MAX8545 and MAX8548 have a current-limit threshold of 320 mV , while the MAX8546 has a current-limit threshold of 165 mV . All devices feature foldback-current capability to minimize power dissipation under short-circuit condition. Pulling the COMP/EN pin low with an open-collector or low-capacitance, opendrain device can shut down all devices.
The MAX8545/MAX8546 operate at 300 kHz and the MAX8548 operates at 100 kHz . The MAX8545/MAX8546/ MAX8548 are compatible with low-cost aluminum electrolytic capacitors. Input undervoltage lockout prevents proper operation under power-sag operations to prevent external MOSFETs from overheating. Internal soft-start is included to reduce inrush current. These devices are offered in space-saving 10 -pin $\mu \mathrm{MAX}{ }^{\circledR}$ packages.

|  | Applications |
| :--- | :--- |
| Set-Top Boxes | Notebook Docking |
| Graphic Card and Video | Station Supplies |
| Supplies | Cable Modems and |
| Desktops and Desknotes | Routers |
| PCI Express Power | Networking Power |
| Suplies | Supplies |
| Telecom Power Supplies |  |
| Ordering Information |  |


| PART | TEMP RANGE | PIN- <br> PACKAGE | PKG <br> CODE |
| :--- | :--- | :--- | :--- |
| MAX8545EUB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\mathrm{U} 10-2$ |
| MAX8545EUB + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\mathrm{U} 10-2$ |
| MAX8546EUB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\mathrm{U} 10-2$ |
| MAX8546EUB + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\mathrm{U} 10-2$ |
| MAX8548EUB | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\mathrm{U} 10-2$ |
| MAX8548EUB + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ | $\mathrm{U} 10-2$ |

+Denotes a lead-free package.
HMAX is a registered trademark of Maxim Integrated Products, Inc.

```
2.7V to 28 V Input Range
- Foldback Short-Circuit Protection
- No Additional Bias Supply Needed
- 0.8 V to 0.83 x VIN Output
- Up to \(95 \%\) Efficiency
- Low-Cost External Components
- No Current-Sense Resistor
- All n-Channel MOSFET Design
- Adaptive Gate Drivers Eliminate Shoot-Through
- Lossless Overcurrent and Short-Circuit Protection
- 300kHz Switching Frequency
(MAX8545/MAX8546)
- 100kHz Switching Frequency (MAX8548)
- Pin-Compatible with the MAX1967
- Thermal Shutdown
```

Selector Guide

| PART | SWITCHING <br> FREQUENCY <br> $\mathbf{( k H z )}$ | CURRENT-LIMIT <br> THRESHOLD <br> $\mathbf{( m V )}$ |
| :--- | :---: | :---: |
| MAX8545 | 300 | -320 |
| MAX8546 | 300 | -165 |
| MAX8548 | 100 | -320 |

Typical Operating Circuit


Pin Configuration appears at end of data sheet.

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND unless otherwise noted.)


|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{I N}=V_{L}=V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN Operating Range | VIN | $\mathrm{V}_{\mathrm{CC}}=\mathrm{VL}, \mathrm{V}_{\text {IN }}$ separate from $\mathrm{V}_{\text {CC }}$ | 4.9 |  | 28.0 | V |
|  |  | $\mathrm{V}_{\text {IN }}=\mathrm{VLL}=\mathrm{V}_{\text {CC }}$ | 2.7 |  | 5.5 |  |
| VIN Undervoltage Lockout (UVLO) Trip Level |  | Rising and falling edge, hysteresis $=2 \%$ | 2.35 | 2.50 | 2.66 | V |
| VIN Operating Supply Current |  | $\mathrm{V}_{\mathrm{FB}}=0.88 \mathrm{~V}$ (no switching) |  | 0.7 | 1.2 | mA |
| VL Output Voltage |  | $\begin{aligned} & 5.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<28 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{VL}, \\ & 1 \mathrm{~mA}<\mathrm{I}_{\mathrm{LOAD}}<25 \mathrm{~mA} \end{aligned}$ | 4.7 | 5 | 5.3 | V |
| Thermal Shutdown |  | Rising temperature, typical hysteresis $=10^{\circ} \mathrm{C}$ (Note 1 ) |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| OSCILLATOR |  |  |  |  |  |  |
| Frequency | fosc | MAX8545, MAX8546 | 250 | 300 | 360 | kHz |
|  |  | MAX8548 | 80 | 100 | 120 |  |
| Minimum Duty Cycle | DCmin | DH output, MAX8545, MAX8546 |  |  | 5 | \% |
|  |  | MAX8548 |  |  | 10 |  |
| Maximum Duty Cycle | DCmax | DH output, MAX8545, MAX8546 | 83 | 86 |  | \% |
|  |  | MAX8548 | 90 | 95 |  |  |
| SOFT-START |  |  |  |  |  |  |
| Digital Ramp Period |  | MAX8545, MAX8546 |  | 6.6 |  | ms |
|  |  | MAX8548 |  | 10.2 |  |  |
| Soft-Start Levels |  | MAX8545, MAX8546 |  | Vout / 64 |  | V |
|  |  | MAX8548 |  | Vout / 32 |  |  |

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V} I N=V_{L}=V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| FB Regulation Voltage |  | $2.7 \mathrm{~V}<\mathrm{VCC}<5.5 \mathrm{~V}, 0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.787 | 0.800 | 0.815 | V |
|  |  | $2.7 \mathrm{~V}<\mathrm{VCC}<5.5 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 0.782 | 0.800 | 0.815 |  |
| FB to COMP/EN Gain |  |  | 4000 |  |  | V/V |
| FB to COMP/EN Transconductance |  | $-5 \mu \mathrm{~A}$ < ICOMP/EN $<+5 \mu \mathrm{~A}$ | 70 | 108 | 160 | $\mu \mathrm{S}$ |
| FB Input Bias Current |  | $\mathrm{V}_{\mathrm{FB}}=0.88 \mathrm{~V}$ |  | 1 | 2 | $\mu \mathrm{A}$ |
| COMP/EN Source Current |  | $\mathrm{V}_{\text {COMP/EN }}=0 \mathrm{~V}$ | 15 | 46 | 100 | $\mu \mathrm{A}$ |
| Current-Limit Threshold Voltage (Across Low-Side MOSFET) |  | LX to GND, MAX8545, MAX8548, $V_{F B}=0.8 \mathrm{~V}$ | -355 | -320 | -280 | mV |
|  |  | LX to GND MAX8546, $\mathrm{V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ | -185 | -165 | -140 |  |
| Foldback Current-Limit Threshold Voltage (Across Low-Side MOSFET) When Output is Short |  | LX to GND, $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$, MAX8545, MAX8548 | -105 | -75 | -45 | mV |
|  |  | MAX8546, LX to GND, $\mathrm{V}_{\mathrm{FB}}=0$ | -53 | -38 | -22 |  |
| MOSFET DRIVERS |  |  |  |  |  |  |
| Break-Before-Make Time |  | Rising edge, DH going low to DL going high |  | 96 |  | ns |
|  |  | Falling edge, DL going low to DH going high |  | 28 |  |  |
| DH On-Resistance in Low State |  |  |  | 1.6 | 4 | $\Omega$ |
| DH On-Resistance in High State |  |  |  | 2.5 | 5.5 | $\Omega$ |
| DL On-Resistance in Low State |  |  |  | 1.1 | 2.5 | $\Omega$ |
| DL On-Resistance in High State |  |  |  | 2.5 | 5.5 | $\Omega$ |
| BST Leakage Current |  | $\mathrm{V}_{\text {BST }}=33 \mathrm{~V}, \mathrm{~V}_{\text {LX }}=28 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.88 \mathrm{~V}$ |  | 0 | 50 | $\mu \mathrm{A}$ |
| LX Leakage Current |  | $\mathrm{V}_{\text {BST }}=33 \mathrm{~V}, \mathrm{~V}_{\text {LX }}=28 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.88 \mathrm{~V}$ |  | 33 | 100 | $\mu \mathrm{A}$ |

Note 1: Thermal shutdown disables the buck regulator when the die reaches this temperature. Soft-start is reset but the VL regulator remains on.

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit


$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right.$, typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


EFFICIENCY vs. LOAD CURRENT


EFFICIENCY vs. LOAD CURRENT



EFFICIENCY vs. LOAD CURRENT


EFFICIENCY vs. LOAD CURRENT


EFFICIENCY vs, LOAD CURRENT


EFFICIENCY vs. LOAD CURRENT


CHANGE IN OUTPUT VOLTAGE
vs. LOAD CURRENT


## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right.$, typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



40us/div

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}\right.$, typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | COMP/EN | Compensation Input. Pull COMP/EN low with an open-collector or open-drain device to turn off the output. |
| 2 | FB | Feedback Input. Connect a resistive-divider network to set Vout. FB threshold is 0.8 V . |
| 3 | VCC | Internal Chip Supply. Connect $\mathrm{V}_{\mathrm{CC}}$ to VL through a $10 \Omega$ resistor. Bypass $\mathrm{V}_{\mathrm{CC}}$ to GND with at least a $0.1 \mu \mathrm{~F}$ ceramic capacitor. |
| 4 | VIN | Power Supply for LDO Regulator for $\mathrm{V}_{\mathrm{IN}}>5.5 \mathrm{~V}$, and Chip Supply for $\mathrm{V}_{\mathrm{IN}}<5.5 \mathrm{~V}$. Bypass $\mathrm{V}_{\mathrm{IN}}$ with at least a $1 \mu \mathrm{~F}$ ceramic capacitor to GND. |
| 5 | VL | Output of Internal 5V LDO. Connect VL to VIN for VIN $<5.5 \mathrm{~V}$. Bypass VL with at least a $1 \mu \mathrm{~F}$ ceramic capacitor to GND. |
| 6 | DL | Low-Side External MOSFET Gate-Driver Output. DL swings from VL to GND. |
| 7 | GND | Ground and Negative Current-Sense Input |
| 8 | LX | Inductor Switching Node. LX is used for both current limit and the return supply of the DH driver. |
| 9 | DH | High-Side External MOSFET Gate-Driver Output. DH swings from BST to LX. |
| 10 | BST | Positive Supply of DH Driver. Connect a $0.1 \mu$ F ceramic capacitor between BST and LX. |

Functional Diagram


# Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit 


#### Abstract

Detailed Description The MAX8545/MAX8546/MAX8548 are BiCMOS switchmode power-supply controllers designed to implement simple, buck-topology regulators in cost-sensitive applications. The main power-switching circuit consists of two n-channel MOSFETs, an inductor, and input/output filter capacitors. An all n-channel synchronous-rectified design provides high efficiency at reduced cost. These devices have an internal 5 V linear regulator that steps down the input voltage to supply the IC and the gate drivers. The low-side-switch gate driver is directly powered from the 5 V regulator (VL), while the high-side-switch gate driver is indirectly powered from VL plus an external diode-capacitor boost circuit.


## Current-Limit and Short-Circuit Protection

The MAX8545/MAX8546/MAX8548 employ a valley cur-rent-sensing algorithm that uses the $\operatorname{RDS}(\mathrm{ON})$ of the lowside n-channel MOSFET to sense the current. This eliminates the need for an external sense resistor usually placed in series with the output. The voltage measured across the low-side MOSFET's RDS(ON) is compared to a fixed -320 mV reference for the MAX8545/MAX8548 and a fixed -165 mV reference for the MAX8546. The current limit is given by the equations below:

$$
\begin{aligned}
& \text { LIMIT }=\frac{320 \mathrm{mV}}{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}}(\mathrm{MAX8545/MAX8548)} \\
& \text { LIIMIT }=\frac{165 \mathrm{mV}}{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}}(\mathrm{MAX8546)}
\end{aligned}
$$

Aside from current limiting, these devices feature foldback short-circuit protection. This feature is designed to reduce the current limit by $80 \%$ as the output voltage drops to OV .

MOSFET Gate Drivers
The DH and DL drivers are optimized for driving n-channel MOSFETs with low gate charge. An adaptive deadtime circuit monitors the DL output and prevents the high-side MOSFET from turning on until the low-side MOSFET is fully off. There must be a low-resistance, low-inductance connection from the DL driver to the MOSFET gate for the adaptive dead-time circuit to work properly. Otherwise, the sense circuitry in the MAX8545/ MAX8546/MAX8548 may detect the MOSFET gate as off while there is actually charge left on the gate. Use very short, wide traces measuring no less than 50 mils to 100
mils wide if the MOSFET is 1in away from the MAX8545/ MAX8546/MAX8548. The same type of adaptive deadtime circuit monitors the DH off edge. The same recommendations apply for the gate connection of the high-side MOSFET.
The internal pulldown transistor that drives DL low is robust, with a $1.1 \Omega$ (typ) on-resistance. This helps prevent DL from being pulled up due to capacitive coupling from the drain to the gate of the low-side synchronous-rectifier MOSFET during the fast rise time of the LX node.

## Soft-Start

The MAX8545/MAX8546/MAX8548 feature an internally set soft-start function that limits inrush current. It accomplishes this by ramping the internal reference input to the controller's transconductance error amplifier from 0 to the 0.8 V reference voltage. The ramp time is 1024 oscillator cycles for the MAX8548 and 2048 oscillator cycles for the MAX8545/MAX8546. At the nominal 100 kHz and 300 kHz switching rate, the soft-start ramp is approximately 10.2 ms and 6.8 ms , respectively.

High-Side Gate-Drive Supply (BST) A flying-capacitor boost circuit generates gate-drive voltage for the high-side n-channel MOSFET. The flying capacitor is connected between the BST and LX nodes.
On startup, the synchronous rectifier (low-side MOSFET) forces LX to ground and charges the boost capacitor to VL. On the second half-cycle, the MAX8545/MAX8546/ MAX8548 turn on the high-side MOSFET by closing an internal switch between BST and DH. This provides the necessary gate-to-source voltage to drive the high-side MOSFET gate above its source at the input voltage.

Internal 5V Linear Regulator All MAX8545/MAX8546/MAX8548 functions are internally powered from an on-chip, low-dropout 5 V regulator (VL). These devices have a maximum input voltage (VIN) of 28 V . Connect $\mathrm{V}_{\mathrm{Cc}}$ to $\mathrm{V}_{\mathrm{L}}$ through a $10 \Omega$ resistor and bypass VCC to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor. The Vin-to-VL dropout voltage is typically 140 mV , so when Vin is less than 5.5 V , VL is typically V IN -140 mV .
The internal linear regulator can source a minimum of 25 mA and a maximum of approximately 40 mA to supply power to the IC low-side and high-side MOSFET drivers.

## Duty-Cycle Limitations for Low Vout/Vin Ratios

 The MAX8545/MAX8546/MAX8548s' output voltage is adjustable down to 0.8 V . However, the minimum duty cycle can limit the ability to supply low-voltage outputs
## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

from high-voltage inputs. With high input voltages, the required duty factor is approximately:

$$
\frac{\mathrm{V}_{\mathrm{OUT}}+\left(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{I}_{\mathrm{LOAD}}\right)}{\mathrm{V}_{\mathrm{IN}}}
$$

where RDS(ON) x ILOAD is the voltage drop across the synchronous rectifier. Therefore, the maximum input voltage (VIN(DFMAX)) that can supply a given output voltage is:

$$
\mathrm{V}_{\mathrm{IN}(\mathrm{DFMAX})} \leq \frac{1}{\mathrm{DC}_{\mathrm{MIN}}}\left(\mathrm{~V}_{\mathrm{OUT}}+\left(\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{I}_{\mathrm{LOAD}}\right)\right)
$$

If the circuit cannot attain the required duty cycle dictated by the input and output voltages, the output voltage still remains in regulation. However, there may be intermittent or continuous half-frequency operation as the controller attempts to lower the average duty cycle by deleting pulses. This can increase output voltage ripple and inductor current ripple, which increases noise and reduces efficiency. Furthermore, circuit stability is not guaranteed.

## Applications Information

## Design Procedures

1) Input Voltage Range. The maximum value (VIN(MAX)) must accommodate the worst-case high input voltage. The minimum value ( $\mathrm{VIN}(\mathrm{MIN})$ ) must account for the lowest input voltage after drops due to connectors, fuses, and switches are considered. In general, lower input voltages provide the best efficiency.
2) Maximum Load Current. There are two current values to consider. Peak load current (ILOAD(MAX)) determines the instantaneous component stresses and filtering requirements and is key in determining output capacitor requirements. ILOAD(MAX) also determines the required inductor saturation rating. Continuous load current (lloAD) determines the thermal stresses, input capacitor, and MOSFETs, as well as the RMS ratings of other heat-contributing components such as the inductor
3) Inductor Value. This choice provides tradeoffs between size, transient response, and efficiency. Higher inductance value results in lower inductor ripple current, lower peak current, lower switching losses, and, therefore, higher efficiency at the cost of slower transient response and larger size. Lower inductance values result in large ripple currents, smaller size, and poor efficiency, while also providing faster transient response.

Setting the Output Voltage
An output voltage between 0.8 V and $(0.83 \times \mathrm{VIN})$ can be configured by connecting FB to a resistive divider between the output and GND (see Figures 1 and 2). Select resistor R4 in the $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ range. R3 is then given by:

$$
\mathrm{R}_{3}=\mathrm{R}_{4}\left[\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right]
$$

where $\mathrm{V}_{\mathrm{FB}}=+0.8 \mathrm{~V}$.

## Inductor Selection

Determine an appropriate inductor value with the following equation:

$$
L=V_{\text {OUT }} \times \frac{\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{I N} \times f_{O S C} \times \operatorname{LIR} \times I_{\text {LOAD }}(M A X)}
$$

where LIR is the ratio of inductor ripple current to average continuous maximum load current. Choosing LIR between $20 \%$ to $40 \%$ results in a good compromise between efficiency and economy. Choose a low-coreloss inductor with the lowest possible DC resistance. Ferrite-core-type inductors are often the best choice for performance; however, the MAX8548's low switching frequency also allows the use of powdered iron core inductors in ultra-low-cost applications where efficiency is not critical. With any core material, the core must be large enough not to saturate at the peak inductor current (IPEAK):

$$
\text { PEAK }=\operatorname{LOAD}(M A X)+\left(\frac{\text { LIR }}{2}\right) \times \operatorname{LOAD}(M A X)
$$

## Setting the Current Limit

The MAX8545/MAX8546/MAX8548 provide valley current limit by sensing the voltage across the external low-side MOSFET. The minimum current-limit threshold voltage is -280 mV for the MAX8545/MAX8548 and -140mV for the MAX8546. The MOSFET on-resistance required to allow a given peak inductor current is:

$$
\begin{aligned}
& R_{\mathrm{DS}(\mathrm{ON}) \mathrm{MAX}} \leq \frac{0.28 \mathrm{~V}}{l_{V A L L E Y}} \text { (for the MAX8545/MAX8548) } \\
& \mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \mathrm{MAX}} \leq \frac{0.14 \mathrm{~V}}{\text { IVALLEY }} \text { (for the MAX8546) }
\end{aligned}
$$

where IVALLEY $=\operatorname{ILOAD}($ MAX $) \times(1-\operatorname{LIR} / 2)$, and RDS(ON)MAX is the maximum on-resistance of the lowside MOSFET at the maximum operating junction temperature.

Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit


Figure 1. Typical Application Circuit (2.7V to 5V) Input (see Tables 1a, 1b)


Figure 2. Typical Application Circuit (10V to 24V) Input (see Tables 2a, 2b)

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

A limitation of sensing current across a MOSFET's onresistance is that the current-limit threshold is not accurate since MOSFET RDS(ON) specifications are not precise. This type of current limit provides a coarse level of fault protection. It is especially suited when the input source is already current-limited or otherwise protected.

## Power MOSFET Selection

The MAX8545/MAX8546/MAX8548 drive two external, logic-level, n-channel MOSFETs as the circuit switching elements. The key selection parameters are:

1) On-resistance (RDS(ON)): the lower, the better.
2) Maximum drain-to-source voltage (VDSS) should be at least 10\% higher than the input supply rail at the high-side MOSFET's drain.
3) Gate charges $\left(Q_{g}, Q_{g d}, Q_{g s}\right)$ : the lower, the better.

Choose the MOSFETs with rated $\mathrm{RDS}(\mathrm{ON})$ at $\mathrm{VGS}=4.5 \mathrm{~V}$ for an input voltage greater than 5 V , and at $\mathrm{V}_{\mathrm{GS}}=2.5 \mathrm{~V}$ for an input voltage less than 5.5 V . For a good compromise between efficiency and cost, choose the high-side MOSFET (N1) that has conduction losses equal to the switching losses at nominal input voltage and maximum output current. For N2, make sure it does not spuriously turn on due to a $\mathrm{dV} / \mathrm{dt}$ caused by N 1 turning on as this would result in shoot-through current degrading the efficiency. MOSFETs with a lower $Q_{g d} / Q_{g s}$ ratio have higher immunity to $\mathrm{dV} / \mathrm{dt}$.

MOSFET Power Dissipation
For proper thermal-management design, the power dissipation must be calculated at the desired maximum operating junction temperature, maximum output current, and worst-case input voltage (for the low-side MOSFET (N2) the worst case is at $\mathrm{V}_{\mathrm{IN}}(\mathrm{MAX})$, for the highside MOSFET (N1) the worst case can be either at VIN(MIN) or VIN(MAX)). N1 and N2 have different loss components due to the circuit operation. N2 operates as a zero-voltage switch; therefore, the major losses are: the channel conduction loss (PN2CC), the body-diode conduction loss (PN2DC), and the gate-drive loss (PN2DR):

$$
P_{\mathrm{N} 2 \mathrm{CC}}=\left(1-\frac{V_{\mathrm{OUT}}}{V_{\text {IN }}}\right) \times 1^{2} \mathrm{LOAD} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}
$$

Use RDS(ON) at $T_{J(M A X): ~}^{\text {(M }}$

$$
P_{\text {N2DC }}=2 \times I_{\text {LOAD }} \times V_{F} \times t_{d t} \times f_{S}
$$

where $V_{F}$ is the body-diode forward voltage drop, $t_{d t}$ is the dead time between N1 and N2 switching transitions (which is 30 ns ), and fs is the switching frequency.

Because of zero-voltage switch operation, the N2 gatedrive losses are due to charging and discharging the input capacitor, CISS. These losses are distributed between the average DL gate driver's pullup and pulldown resistors and the internal gate resistance. The RDL is typically $1.8 \Omega$, and the internal gate resistance (RGATE) of the MOSFET is typically $2 \Omega$. The drive power dissipated in N 2 is given by:

$$
P_{\mathrm{N} 2 \mathrm{DR}}=\mathrm{C}_{\mathrm{ISS}} \times\left(\mathrm{V}_{\mathrm{GS}}\right)^{2} \times f_{S} \times \frac{\mathrm{R}_{\mathrm{GATE}}}{R_{\text {GATE }}+\mathrm{R}_{\mathrm{DL}}}
$$

N1 operates as a duty-cycle control switch and has the following major losses: the channel conduction loss (PN1CC), the voltage and current overlapping switching loss (PN1SW), and the drive loss (PN1DR). N1 does not have a body-diode conduction loss because the diode never conducts current:

$$
P_{\mathrm{NICC}}=\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN }}}\right) \times\left(\left(_{\mathrm{LOAD}}\right)^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right.
$$

Use RDS(ON) at TJ(MAX):

$$
\mathrm{P}_{\mathrm{NISW}}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{I}_{\mathrm{LOAD}} \times \mathrm{f}_{\mathrm{S}} \times \frac{\mathrm{Q}_{\mathrm{GS}}+\mathrm{Q}_{\mathrm{GD}}}{I_{\mathrm{GATE}}}
$$

where IGATE is the average DH high driver output-current capability determined by:

$$
\operatorname{lgATE}(O N)=\frac{1}{2} \times \frac{V L}{R_{D H}+R_{G A T E}}
$$

where $\mathrm{RDH}_{\mathrm{DH}}$ is the high-side MOSFET driver's average on-resistance ( $2.05 \Omega$ typ) and RGATE is the internal gate resistance of the MOSFET ( $2 \Omega$ typ):

$$
P_{\mathrm{NIDR}}=Q_{G S} \times V_{G S} \times f_{S} \times \frac{R_{G A T E}}{R_{D H}+R_{G A T E}}
$$

where $\mathrm{V}_{\mathrm{GS}} \sim \mathrm{VL}$.
In addition to the losses above, allow about 20\% more for additional losses due to MOSFET output capacitance and N2 body-diode reverse recovery charge dissipated in N1. Refer to the MOSFET data sheet for thermal resistance specifications to calculate the PC board area needed. This information is essential to maintain the desired maximum operating junction temperature with the above calculated power dissipation.
To reduce EMI caused by switching noise, add a $0.1 \mu \mathrm{~F}$ ceramic capacitor from the high-side MOSFET drain to the low-side MOSFET source or add resistors in series

# Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit 

with DH and DL to slow down the switching transitions. However, adding series resistors increases the power dissipation of the MOSFET, so ensure temperature ratings of the MOSFET are not exceeded.

## Input-Capacitor Selection

The input capacitors (C2 and C3 in Figure 1) reduce noise injection and current peaks drawn from the input supply. The input capacitor must meet the ripple-current requirement (IRMS) imposed by the switching currents. The RMS input ripple current is given by:

$$
I_{\text {RMS }}=I_{\text {LOAD }} \times \sqrt{\frac{V_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\mathbb{I N}_{N}}}}
$$

For optimal circuit reliability, choose a capacitor that has less than $10^{\circ} \mathrm{C}$ temperature rise at the RMS current. IRMS is maximum when the input voltage equals $2 \times$ VOUT, where IRMS $=1 / 2$ ILOAD .

## Output Capacitor Selection

The key parameters for the output capacitor are the actual capacitance value, the equivalent series resistance (ESR), the equivalent series inductance (ESL), and the voltage-rating requirements. All these parameters affect the overall stability, output ripple voltage, and transient response.
The output ripple has three components: variations in the charge stored in the output capacitor, the voltage drop across the ESR, and the voltage drop across the ESL.
VRIPPLE $=V_{\text {RIPPLE(ESR) }}+$ VRIPPLE(C) $+\mathrm{V}_{\text {RIPPLE(ESL) }}$
The output voltage ripple as a consequence of the ESR and output capacitance is:

$$
\begin{aligned}
& V_{\text {RIPPLE }(E S R)}=I_{P-P} \times E S R \\
& V_{\text {RIPPLE }(C)}=\frac{I_{P-P}}{8 \times C_{\text {OUT }} \times f_{S W}} \\
& V_{\text {RIPPLE }(E S L)}=\frac{V_{I N} \times E S L}{L+E S L} \\
& I_{\text {P_P }}=\left(\frac{V_{I N}-V_{\text {OUT }}}{f_{S W} \times L}\right)\left(\frac{V_{\text {OUT }}}{V_{\text {IN }}}\right)
\end{aligned}
$$

where IP-P is the peak-to-peak inductor current (see the Inductor Selection section).
While these equations are suitable for initial capacitor selection to meet the ripple requirement, final values may also depend on the relationship between the LC double-pole frequency and the capacitor ESR-zero frequency. Generally, the ESR zero is higher than the LC double pole; however, it is preferable to keep the ESR
zero close to the LC double pole when possible to negate the sharp phase shift of the typically high-Q double LC pole (see the Compensation Design section). Aluminum electrolytic or POS capacitors are recommended. Higher output current requires multiple capacitors to meet the output ripple voltage.
The MAX8545/MAX8546/MAX8548s' response to a load transient depends on the selected output capacitor. After a load transient, the output instantly changes by (ESR $\times$ $\Delta \operatorname{ILOAD})+(E S L \times d I / d t)$. Before the controller can respond, the output deviates further depending on the inductor and output capacitor values. After a short period of time (see the Typical Operating Characteristics), the controller responds by regulating the output voltage back to its nominal state. The controller response time depends on the closed-loop bandwidth. Higher bandwidth results in faster response time, preventing the output voltage from further deviation. Do not exceed the capacitor's voltage or ripple-current ratings.

## Boost Diode and Capacitor Selection

A low-current Schottky diode, such as the CMPSH-3 from Central Semiconductor, works well for most applications. Do not use large power diodes since higher junction capacitance can charge up BST to LX voltage that could exceed the device rating of 6 V . The boost capacitor should be in the range of $0.1 \mu \mathrm{~F}$ to $0.47 \mu \mathrm{~F}$, depending on the specific input and output voltages and the external components and PCB layout. The boost capacitance needs to be as large as possible to prevent it from charging to excessive voltage, but small enough to adequately charge during the minimum lowside MOSFET conduction time, which happens at the maximum operating duty cycle (this occurs at the minimum input voltage). In addition, ensure the boost capacitor does not discharge to below the minimum gate-to-source voltage required to keep the high-side MOSFET fully enhanced for lowest on-resistance. This minimum gate-to-source voltage $\operatorname{VGS}(\mathrm{MIN})$ is determined by:

$$
V_{G S(M I N)}=V_{L}-\frac{Q_{G}}{C_{B O O S T}}
$$

where $Q_{G}$ is the total gate charge of the high-side MOSFET and Cboost is the boost capacitor value.

## Compensation Design

The MAX8545/MAX8546/MAX8548 use a voltage-mode control scheme that regulates the output voltage. This is done by comparing the error amplifier's output (COMP) to a fixed internal ramp. The inductor and output capacitor create a double pole at the resonant frequency, which

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

has a gain drop of 40 dB per decade, and a phase shift of $180^{\circ}$. The error amplifier must compensate for this gain drop and phase shift to achieve a stable highbandwidth, closed-loop system.
The basic regulator loop consists of a power modulator (Figure 3), an output feedback divider, and an error amplifier. The power modulator has DC gain set by VIN/VRAMP, with a double pole set by the inductor and output capacitor, and a single zero set by the output capacitor (COUT) and its equivalent series resistance (ESR). Below are equations that define the power modulator:
The DC gain of the power modulator is:

$$
G_{M O D(D C)}=\frac{V_{I N}}{V_{\text {RAMP }}}
$$

where $\mathrm{V}_{\text {RAMP }}=1 \mathrm{~V}$.
The pole frequency due to the inductor and output capacitor is:

$$
f_{\text {PMOD }}=\frac{1}{2 \pi \sqrt{\mathrm{LC}_{\text {OUT }}}}
$$

The zero frequency due to the output capacitor's ESR is:

$$
\mathrm{f}_{\mathrm{ZESR}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

The output capacitor is usually comprised of several same capacitors connected in parallel. With n capacitors in parallel, the output capacitance is:

$$
\text { COUT }=\mathrm{n} \times \text { CEACH }
$$

The total ESR is:

$$
\mathrm{ESR}=\frac{\mathrm{ESR}_{\text {EACH }}}{\mathrm{n}}
$$

The ESR zero (fZESR) for a parallel combination of capacitors is the same as for an individual capacitor.
The feedback divider has a gain of GFB $=V_{F B} / V_{O U T}$, where $V_{F B}$ is 0.8 V .
The transconductance error amplifier has DC gain GEA(dc) of 72 dB . A dominant pole (fDPEA) is set by the compensation capacitor (CC), the amplifier output resistance ( Ro ) equals $37 \mathrm{M} \Omega$, and the compensation resistor (Rc):

$$
f_{\text {DPEA }}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times\left(\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{C}}\right)}
$$

The compensation resistor and the compensation capacitor set a zero:

$$
\mathrm{f}_{\mathrm{ZEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times \mathrm{R}_{\mathrm{C}}}
$$

The total closed-loop gain must equal unity at the crossover frequency. The crossover frequency should be higher than fZESR, so that the -1 slope is used to cross over at unity gain. Also, the crossover frequency should be less than or equal to $1 / 5$ the switching frequency (fSW) of the controller:

$$
\mathrm{f}_{\mathrm{ZESR}}<\mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{5}
$$

The loop-gain equation at the crossover frequency is:

$$
V_{F B} / \text { VOUT } \times \operatorname{GEA(fC)} \times \operatorname{GMOD}(f C)=1
$$

where $G E A(f C)=g m E A \times R C$, and $G M O D(f C)=$ GMOD(DC) $\times(f P M O D)^{2} /(f Z E S R \times f C)$.
The compensation resistor, $\mathrm{R}_{\mathrm{C}}$, is calculated from:

$$
\mathrm{R}_{\mathrm{C}}=\mathrm{V}_{\text {OUT }} / \mathrm{gmEA} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GmOD}_{\text {(fC) }}
$$

where $\mathrm{gmEA}=108 \mu \mathrm{~S}$.
Due to the underdamped $(\mathrm{Q}>1)$ nature of the output LC double pole, the error-amplifier compensation zero should be approximately 0.2 fPMOD to provide good phase boost. Cc is calculated from:

$$
C_{C}=\frac{5}{2 \pi \times R_{C} \times f_{P M O D}}
$$

A small capacitor, CF, can also be added from COMP to GND to provide high-frequency decoupling. CF adds another high-frequency pole, fPHF, to the error-amplifier response. This pole should be greater than 100 times the error-amplifier zero frequency to have negligible impact on the phase margin. This pole should also be less than $1 / 2$ the switching frequency for effective decoupling:

$$
100 \mathrm{fZEA}<\mathrm{fPHF}<0.5 \mathrm{f}_{\mathrm{sw}}
$$

Select a value for fPHF in the range given above, then solve for CF using the following equation:

$$
C_{F}=\frac{1}{2 \pi \times R_{C} \times f_{P H F}}
$$

PCB Layout Guidelines
Careful PCB layout is critical to achieve low switching losses and stable operation. If possible, mount all the power components on the top side of the board with their

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit



Figure 3. Compensation Scheme
ground terminals flush against one another. Follow these guidelines for good PCB layout:

1) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
2) Connect the power and analog grounds close to the IC pin 7.
3) Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PCBs (2oz vs. 1oz) can enhance fullload efficiency by $1 \%$ or more. Correctly routing PCB traces is a difficult task that must be approached in terms of fractions of centimeters, where a few milohms of excess trace resistance cause a measurable efficiency penalty.
4) LX and GND connections to the low-side MOSFET for current sensing must be made using Kelvin sense connections to guarantee the current-limit accuracy. With 8-pin MOSFETs, this is best done by routing power to the MOSFETs from outside using the top copper layer, while connecting LX and GND inside (underneath) the 8-pin package.
5) When tradeoffs in trace lengths must be made, it is preferable to allow the inductor charging current path to be longer than the discharge path. For example, it is better to allow some extra distance between the inductor and the low-side MOSFET or between the inductor and the output filter capacitor.
6) Ensure that the connection between the inductor and C3 is short and direct.
7) Route switching nodes (BST, LX, DH, and DL) away from sensitive analog areas (COMP and FB).
Ensure the C1 ceramic bypass capacitor is immediately adjacent to the pins and as close to the device as possible. Furthermore, the VIN and GND pins of MAX8545/ MAX8546/MAX8548 must terminate at the two ends of C1 before connecting to the power switches and C2.

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

Table 1a. Component Selection for Standard Applications for VIN $=2.7 \mathrm{~V}$ to 5.5 V , Vout $=1.8 \mathrm{~V} / 3 \mathrm{~A}$ (Figure 1) (MAX8546 Only)

| COMPONENT | QTY | DESCRIPTION |
| :---: | :---: | :---: |
| C1, C4 | 2 | 1 $\mu \mathrm{F}, 10 \mathrm{~V}$ X7R ceramic capacitors Taiyo Yuden LMK212BJ105MG |
| C2 | 0 | Not installed |
| C3 | 1 | $1200 \mu \mathrm{~F}, 10 \mathrm{~V}, 44 \mathrm{~m} \Omega, 1.25 \mathrm{~A}$ aluminum electrolytic capacitor <br> SANYO 10MV1200AX <br> ( $10 \times 16$ case size) |
| C5, C8, C9 | 3 | $0.1 \mu \mathrm{~F}, 10 \mathrm{~V}$ X7R ceramic capacitors Kemet C0603C104M8RAC |
| C6, C7 | 2 | $1000 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 69 \mathrm{~m} \Omega, 0.8 \mathrm{~A}$ aluminum electrolytic capacitors SANYO 6.3MV1000AX ( $8 \times 20$ case size) |
| C10 | 1 | 1.5nF, 10V X7R ceramic capacitor Kemet C0603C152M8RAC |
| C11 | 0 | Not installed |
| D1, D2 | 2 | 30V, 100mA Schottky diodes Central Semiconductor CMPSH-3 |
| L1 | 1 | $4.7 \mu \mathrm{H}, 5.7 \mathrm{~A}, 18 \mathrm{~m} \Omega$ inductor Sumida CDRH124-4R7 |
| Q1 | 1 | 20V/30V, 35m $\Omega$ dual n-channel, <br> 8-pin SO <br> Vishay Si4966DY (for 2.7V to 3.6VIN) <br> Fairchild FDS6912A (for 4.5V to 5.5VIN) |
| R1 | 1 | $10 \Omega \pm 5 \%$ resistor |
| R2 | 1 | $150 \mathrm{k} \Omega \pm 5 \%$ resistor |
| R3 | 1 | $5.11 \mathrm{k} \Omega \pm 1 \%$ resistor |
| R4 | 1 | $4.02 \mathrm{k} \Omega \pm 1 \%$ resistor |

Table 1b. Component Selection for
Standard Applications for VIN =2.7V to
5.5 V , Vout $=1.8 \mathrm{~V} / 6 \mathrm{~A}$ (Figure 1) (MAX8546 Only)

| COMPONENT | QTY | DESCRIPTION |
| :---: | :---: | :---: |
| C1, C4 | 2 | 1 $\mathrm{FF}, 10 \mathrm{~V}$ X7R ceramic capacitors Taiyo Yuden LMK212BJ105MG |
| C2, C3 | 2 | $1200 \mu \mathrm{~F}, 10 \mathrm{~V}, 44 \mathrm{~m} \Omega, 1.25 \mathrm{~A}$ aluminum electrolytic capacitors SANYO 10MV1200AX ( $10 \times 16$ case size) |
| C5, C8, C9 | 3 | $0.1 \mu \mathrm{~F}, 10 \mathrm{~V}$ X7R ceramic capacitors Kemet C0603C104M8RAC |
| C6, C7 | 2 | $1500 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, 44ms, 1.25A aluminum electrolytic capacitors SANYO 6.3MV1500AX ( $10 \times 20$ case size) |
| C10 | 1 | 1.5nF, 10V X7R ceramic capacitor Kemet C0603C152M8RAC |
| C11 | 0 | Not installed |
| D1, D2 | 2 | 30V, 100mA Schottky diodes Central Semiconductor CMPSH-3 |
| L1 | 1 | $2.1 \mu \mathrm{H}, 8 \mathrm{~A}, 11.6 \mathrm{~m} \Omega$ inductor Sumida CEP122-2R1 |
| Q1 | 1 | 20V, $18 \mathrm{~m} \Omega$ dual n-channel, 8-pin SO <br> Fairchild FDS6898A (for 2.7 V to 3.6 V IN) <br> Fairchild FDS6890A (for 4.5 V to 5.5 V IN) |
| R1 | 1 | $10 \Omega \pm 5 \%$ resistor |
| R2 | 1 | $110 \mathrm{k} \Omega \pm 5 \%$ resistor |
| R3 | 1 | $5.11 \mathrm{k} \Omega \pm 1 \%$ resistor |
| R4 | 1 | $4.02 \mathrm{k} \Omega \pm 1 \%$ resistor |

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

Table 2a. Component Selection for Standard Applications for VIN = 10V to 24 V , VOUT $=2.5 \mathrm{~V} / 3 \mathrm{~A}$ (Figure 2) (MAX8546 Only)

| COMPONENT | QTY | DESCRIPTION |
| :---: | :---: | :---: |
| C1 | 1 | $1 \mu \mathrm{~F}, 10 \mathrm{~V}$ X7R ceramic capacitor Taiyo Yuden LMK212BJ105MG |
| C2 | 0 | Not installed |
| C3 | 1 | $470 \mu \mathrm{~F}, 35 \mathrm{~V}, 39 \mathrm{~m} \Omega, 1.45 \mathrm{~A}$ aluminum electrolytic capacitor SANYO 35MV470AX ( $10 \times 22$ case size) |
| C4, C12 | 2 | $1 \mu \mathrm{~F}, 35 \mathrm{~V}$ X7R ceramic capacitors Taiyo Yuden GMK316BJ105ML |
| C5, C8, C9 | 3 | $0.1 \mu \mathrm{~F}, 10 \mathrm{~V}$ X7R ceramic capacitors Kemet C0603C104M8RAC |
| C6, C7 | 2 | $1000 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 69 \mathrm{~m} \Omega, 0.8 \mathrm{~A}$ aluminum electrolytic capacitors <br> SANYO 6.3MV1000AX <br> ( $8 \times 20$ case size) |
| C10 | 1 | 6.8nF, 10V X7R ceramic capacitor Kemet C0603C6822M8RAC |
| C11 | 0 | Not installed |
| D1, D2 | 2 | 30V, 100 mA Schottky diodes Central Semiconductor CMPSH-3 |
| L1 | 1 | $8.2 \mu \mathrm{H}, 5.8 \mathrm{~A}, 9.5 \mathrm{~m} \Omega$ inductor Sumida CEP125-8R2 |
| Q1 | 1 | $30 \mathrm{~V}, 35 \mathrm{~m} \Omega$, dual n-channel, 8-pin SO Fairchild FDS6912A |
| R1 | 1 | $10 \Omega \pm 5 \%$ resistor |
| R2 | 1 | $82 \mathrm{k} \Omega \pm 5 \%$ resistor |
| R3 | 1 | $8.66 \mathrm{k} \boldsymbol{\Omega} \pm 1 \%$ resistor |
| R4 | 1 | $4.02 \mathrm{k} \Omega \pm 1 \%$ resistor |

Table 2b. Component Selection for Standard Applications for VIN =10V to 24 V , Vout $=2.5 \mathrm{~V} / 6 \mathrm{~A}$ (Figure 2)
(MAX8546 Only)

| COMPONENT | QTY | DESCRIPTION |
| :---: | :---: | :---: |
| C1 | 1 | 1 $\mu \mathrm{F}, 10 \mathrm{~V}$ X7R ceramic capacitor Taiyo Yuden LMK212BJ105MG |
| C2, C3 | 2 | $470 \mu \mathrm{~F}, 35 \mathrm{~V}, 39 \mathrm{~m} \Omega, 1.45 \mathrm{~A}$ aluminum electrolytic capacitors SANYO 35MV470AX ( $10 \times 22$ case size) |
| C4, C12 | 2 | $1 \mu \mathrm{~F}, 35 \mathrm{~V}$ X7R ceramic capacitors Taiyo Yuden GMK316BJ105ML |
| C5, C8, C9 | 3 | $0.1 \mu \mathrm{~F}, 10 \mathrm{~V}$ X7R ceramic capacitors Kemet C0603C104M8RAC |
| C6, C7 | 2 | $1500 \mu \mathrm{~F}, 6.3 \mathrm{~V}, 44 \mathrm{~m} \Omega, 1.25 \mathrm{~A}$ aluminum electrolytic capacitors SANYO 6.3MV1500AX ( $10 \times 20$ case size) |
| C10 | 1 | 6.8nF, 10V X7R ceramic capacitor Kemet C0603C682M8RAC |
| C11 | 0 | Not installed |
| D1, D2 | 2 | 30V, 100mA Schottky diodes Central Semiconductor CMPSH-3 |
| L1 | 1 | $4 \mu \mathrm{H}, 8.3 \mathrm{~A}, 6.6 \mathrm{~m} \Omega$ inductor Sumida CEP125-4RO |
| Q1 | 1 | $30 \mathrm{~V}, 18 \mathrm{~m} \Omega$ (LSFET)/35m $\Omega$ (HSFET), dual n-channel, 8-pin SO Fairchild FDS6982 |
| R1 | 1 | $10 \Omega \pm 5 \%$ resistor |
| R2 | 1 | $68 \mathrm{k} \Omega \pm 5 \%$ resistor |
| R3 | 1 | $8.66 \mathrm{k} \boldsymbol{\Omega} \pm 1 \%$ resistor |
| R4 | 1 | $4.02 \mathrm{k} \boldsymbol{\Omega} \pm 1 \%$ resistor |

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit


Chip Information
TRANSISTOR COUNT: 3351
PROCESS: BCMOS

MAX8545/MAX8546/MAX8548

## Low-Cost, Wide Input Range, Step-Down Controllers with Foldback Current Limit

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


## Revision History

Pages changed at Rev 2: 1, 2, 8, 11, 15, 16, 18

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
LV5065VB-TLM-H LV5066V-TLM-H LV5725JAZ-AH 633888R MP2908AGF AZ7500EP-E1 NCP1012AP133G NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP1587GDR2G NCP6153MNTWG NCP81101BMNTXG NCP81205MNTXG HV9123NG-G-M934 IR35207MTRPBF CAT874-80ULGT3 SJ6522AG SJE6600 TLE63893GV50XUMA1 IR35215MTRPBF SG3845DM NCP1216P133G NCP1236DD65R2G NCP1247BD100R2G NCP1250BP65G NCP4202MNR2G NCP4204MNTXG NCP6132AMNR2G NCP81141MNTXG NCP81142MNTXG NCP81172MNTXG NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UC3845ADM UBA2051C IR35201MTRPBF MAX8778ETJ+ MAX16933ATIR/V+ NCP1010AP130G NCP1063AD100R2G NCP1216AP133G NCP1217AP100G NCP1230P133G NCP1247AD065R2G MAX1715EEI+T MAX1715EEI MAX17024ETD+T

