

Dual-/Triple-/Quad-Voltage, Capacitor-Adjustable, Sequencing/Supervisory Circuits

General Description

The MAX16025–MAX16030 are dual-/triple-/quad-voltage monitors and sequencers that are offered in a small TQFN package. These devices offer enormous design flexibility as they allow fixed and adjustable thresholds to be selected through logic inputs and provide sequence timing through small external capacitors. These versatile devices are ideal for use in a wide variety of multivoltage applications.

As the voltage at each monitored input exceeds its respective threshold, its corresponding output goes high after a propagation delay or a capacitor-set time delay. When a voltage falls below its threshold, its respective output goes low after a propagation delay. Each detector circuit also includes its own enable input, allowing the power-good outputs to be shut off independently. The independent output for each detector is available with push-pull or open-drain configuration with the open-drain version capable of supporting voltages up to 28V, thereby allowing them to interface to shutdown and enable inputs of various DC-DC regulators. Each detector can operate independently as four separate supervisory circuits or can be daisy-chained to provide controlled power-supply sequencing.

The MAX16025–MAX16030 also include a reset function that deasserts only after all of the independently monitored voltages exceed their threshold. The reset timeout is internally fixed or can be adjusted externally. These devices are offered in a 4mm x 4mm TQFN package and are fully specified from -40°C to +125°C.

Applications

Multivoltage Systems DC-DC Supplies Servers/Workstations Storage Systems

Networking/Telecommunication Equipment

PART	MONITORED VOLTAGES	INDEPENDENT OUTPUTS	RESET OUTPUT
MAX16025	2	2 (Open-drain)	Open-drain
MAX16026	2	2 (Push-pull)	Push-pull
MAX16027	3	3 (Open-drain)	Open-drain
MAX16028	3	3 (Push-pull)	Push-pull
MAX16029	4	4 (Open-drain)	Open-drain
MAX16030	4	4 (Push-pull)	Push-pull

Selector Guide

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

- ♦ 2.2V to 28V Operating Voltage Range
- Fixed Thresholds for 3.3V, 2.5V, 1.8V, 1.5V, and 1.2V Systems
- 1.5% Accurate Adjustable Threshold Monitors Voltages Down to 0.5V
- 2.7% Accurate Fixed Thresholds Over Temperature
- Fixed (140ms min)/Capacitor-Adjustable Delay Timing
- Independent Open-Drain/Push-Pull Outputs
- ♦ Enable Inputs for Each Monitored Voltage
- ♦ 9 Logic-Selectable Threshold Options
- ♦ Manual Reset and Tolerance Select (5%/10%) Inputs
- Small, 4mm x 4mm TQFN Package
- ♦ Fully Specified from -40°C to +125°C

Ordering Information

PART*	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX16025TE+	-40°C to +125°C	16 TQFN	T1644-4
MAX16026TE+	-40°C to +125°C	16 TQFN	T1644-4
MAX16027TP+	-40°C to +125°C	20 TQFN	T2044-3
MAX16028TP+	-40°C to +125°C	20 TQFN	T2044-3
MAX16029TG+	-40°C to +125°C	24 TQFN	T2444-4
MAX16030TG+	-40°C to +125°C	24 TQFN	T2444-4

+Denotes lead-free package.

*For tape and reel, add a "T" after the "+." All tape and reel orders are available in 2.5k increments.

Pin Configurations



_ Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

V _{CC}	0.3V to +30V
EN1-EN4	0.3V to (V _{CC} + 0.3V)
OUT1-OUT4 (push-pull)	0.3V to (V _{CC} + 0.3V)
OUT1-OUT4 (open-drain)	0.3V to +30V
RESET (push-pull)	0.3V to (V _{CC} + 0.3V)
RESET (open-drain)	0.3V to 30V
IN1–IN4	0.3V to (V _{CC} + 0.3V)
MR, TOL, TH1, TH0	0.3V to (V _{CC} + 0.3V)
CDLY1-CDLY4	0.3V to +6V

CRESET	0.3V to (V _{CC} + 0.3V)
Input/Output Current (all pins)	±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}$	°C)
16-Pin TQFN (derate 25mW/°C above +	-70°C)2000mW
20-Pin TQFN (derate 25.6mW/°C above	e +70°C)2051mW
24-Pin TQFN (derate 27.8mW/°C above	e +70°C)2222mW
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.2V to 28V, T_A = -40°C to +125°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V and T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	ТҮР	МАХ	UNITS
SUPPLY							
Operating Voltage Range	VCC	(Note 2)		2.2		28.0	V
Undervoltage Lockout	UVLO	(Note 2)		1.8	1.9	2.0	V
Undervoltage-Lockout Hysteresis	UVLO _{HYST}	V _{CC} falling			50		mV
		All OUT_ and RESET at	$V_{CC} = 3.3V$		40	75	
V _{CC} Supply Current	ICC	logic-high (IN_ current	$V_{CC} = 12V$		47	75	μA
		excluded)	$V_{CC} = 28V$		52	80	
INPUTS (IN_)							
		3.3V threshold, TOL = GI	ND	2.970	3.052	3.135	
		3.3V threshold, TOL = V_{C}	C	2.805	2.888	2.970	
		2.5V threshold, TOL = GI	ND	2.250	2.313	2.375	
		2.5V threshold, TOL = V_{C}	C	2.125	2.187	2.250	
IN Throsholds (IN Folling)	\/ _	1.8V threshold, TOL = GI	ND	1.620	1.665	1.710	V
IN_ ITTESTICIOS (IN_ Failing)	VIH	1.8V threshold, TOL = V_{C}	C	1.530	1.575	1.620	v
		1.5V threshold, TOL = GI	ND	1.350	1.387	1.425	
		1.5V threshold, TOL = V_{C}	C	1.275	1.312	1.350	
		1.2V threshold, TOL = GI	ND	1.080	1.110	1.140	
		1.2V threshold, TOL = VC	C	1.020	1.050	1.080	
Adjustable Threshold (IN_		TOL = GND		0.492	0.5	0.508	V
Falling)	VTH	$TOL = V_{CC}$		0.463	0.472	0.481	V
IN_ Hysteresis (IN_ Rising)	V _{HYST}				0.5		%
IN_ Input Resistance		Fixed threshold		500	918		kΩ
IN_ Input Current	١L	Adjustable threshold only	/ (V _{IN} _ = 1V)	-100		+100	nA

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.2V \text{ to } 28V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3V \text{ and } T_A = +25^{\circ}\text{C}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
CRESET AND CDLY_						
CRESET Threshold	VTH-RESET	CRESET rising, $V_{CC} = 3.3V$	0.465	0.5	0.535	V
CRESET Charge Current	I _{CH-RESET}	$V_{CC} = 3.3V$	380	500	620	nA
CDLY_ Threshold	VTH-CDLY	CDLY_ rising, $V_{CC} = 3.3V$	0.95	1	1.05	V
CDLY_ Charge Current	ICH-CDLY	V _{CC} = 3.3V	200	250	300	nA
DIGITAL LOGIC INPUTS (EN_, M	R, TOL, TH1,	TH0)				•
Input Low Voltage	VIL				0.4	V
Input High Voltage	VIH		1.4			V
TH1, TH0 Logic-Input Floating				0.6		V
TOL, TH1, TH0 Logic-Input Current		V_{TOL} , V_{TH1} , V_{TH0} = GND or V_{CC}	-1		+1	μA
EN_ Input Leakage Current		$V_{EN} = V_{CC}$ or GND	-100		+100	nA
MR Internal Pullup Current		$V_{CC} = 3.3V$	250	535	820	nA
OUTPUTS (OUT_, RESET)						
		V _{CC} ≥ 1.2V, I _{SINK} = 90µA			0.3	
Output Low Voltage (Open-Drain	Vol	V _{CC} ≥ 2.25V, I _{SINK} = 0.5mA			0.3	V
or Push-Pull)		$V_{CC} \ge 4.5V$, $I_{SINK} = 1mA$			0.35	1
		V _{CC} ≥ 3V, I _{SOURCE} = 500µA	0.8 x Vcc	;		
Output High Voltage (Push-Pull)	VOH	V _{CC} ≥ 4.5V, I _{SOURCE} = 800µA	0.8 x V _{CC}	;		V
Output Leakage Current (Open- Drain)	ILKG	Output not asserted low, V _{OUT} = 28V			1	μA
		CRESET = V_{CC} , V_{CC} = 3.3V	140	190	260	
Reset Timeout Period	^I RP	CRESET open		0.030		ms
TIMING		•	•			
	tDELAY+	IN_ rising, CDLY_ open		35		
IN_ to OUT_ Propagation Delay	tDELAY-	IN_ falling, CDLY_ open		20		μs
IN_ to RESET Propagation Delay	tRST-DELAY	IN_ falling		35		μs
MR Minimum Input Pulse Width		(Note 3)	2			μs
EN_ or MR Glitch Rejection				280		ns
	tOFF	From device enabled to device disabled		3		
EN_ to OUT_ Delay	ton	From device disabled to device enabled (CDLY_ open)		30		μs
MR to RESET Delay		MR falling		3		μs

Note 1: Devices are production tested at $T_A = +25^{\circ}C$. Limits over temperature are guaranteed by design.

Note 2: Operating below the UVLO causes all outputs to go low. The outputs are guaranteed to be in the correct state for V_{CC} down to 1.2V.

Note 3: In order to guarantee an assertion, the minimum input pulse width must be greater than 2µs.

MAX16025-MAX16030

Typical Operating Characteristics

(V_{CC} = 3.3V, T_A = +25°C, unless otherwise noted.)

SUPPLY CURRENT SUPPLY CURRENT NORMALIZED ADJUSTABLE THRESHOLD vs. SUPPLY VOLTAGE vs. TEMPERATURE vs. TEMPERATURE 60 1.003 60 MAX16026 = 28V 1.002 MAX16026 Vcc : $TOL = \dot{V}_{CC}$ 55 1.001 55 1.000 **VORMALIZED THRESHOLD** SUPPLY CURRENT (µA) SUPPLY CURRENT (µA) 0.999 50 50 0.998 0.997 45 45 TOI = GND0.996 $V_{CC} = 12V$ 0.995 40 40 0.994 0.993 35 35 V_{CC} = 3.3V 0.992 0.991 ADJUSTABLE THRESHOLD 30 30 0.990 14 2 6 10 18 22 26 30 -40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 SUPPLY VOLTAGE (V) TEMPERATURE (°C) TEMPERATURE (°C) **RESET TIMEOUT PERIOD** NORMALIZED ADJUSTABLE THRESHOLD OUT_ DELAY vs. C_{CDLY} **vs.** CCRESET vs. TEMPERATURE 5000 1200 1.003 1.002 1100 TÓL = V_{CC} 4500 1.001 1000 4000 TIMEOUT PERIOD (ms) 900 THRESHOL 3500 0.999 800 DELAY (ms) 0.998 3000 700 0.997 600 2500 NORMALIZED = GND 0.996 TOL 500 DUT 2000 0.995 400 RESET 0.994 1500 300 0.993 1000 200 0.992 500 3.3V THRESHOLD 100 0 991 0.990 0 0 -40 -25 -10 5 20 35 50 65 80 95 110 125 0 100 200 300 400 500 600 700 800 900 1000 0 100 200 300 400 500 600 700 800 900 1000 TEMPERATURE (°C) C_{CDLY} (nF) C_{CRESET} (nF) OUT LOW VOLTAGE FIXED RESET TIMEOUT PERIOD OUT_ HIGH VOLTAGE vs. TEMPERATURE vs. SINK CURRENT vs. SOURCE CURRENT 195 1.0 3.5 CRESET = V_{CC} 194 3.0 FIXED RESET TIMEOUT PERIOD (ms) 0.8 193 2.5 192 191 0.6 S S 2.0 Vour Vout_ (190 1.5 0.4 189 188 1.0 0.2 187 0.5 186 PUSH-PULL VERSIONS 0 185 0 -40 -25 -10 5 20 35 50 65 80 95 110 125 0 1 2 3 4 5 6 7 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 SINK CURRENT (mA) TEMPERATURE (°C)



4

Typical Operating Characteristics (continued)

 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$





Pin Description

	PIN			
MAX16025/ MAX16026	MAX16027/ MAX16028	MAX16029/ MAX16030	NAME	FUNCTION
1	1	1	V _{CC}	Supply Voltage Input. Connect a 2.2V to 28V supply voltage to power the device. All outputs are low when V_{CC} is below the UVLO. For noisy systems, bypass V_{CC} to GND with a 0.1 μ F capacitor.
2	2	2	IN1	Monitored Input 1. When the voltage at IN1 exceeds its threshold, OUT1 goes high after the capacitor-adjustable delay period. When the voltage at IN1 falls below its threshold, OUT1 goes low after a propagation delay.
3	3	3	IN2	Monitored Input 2. When the voltage at IN2 exceeds its threshold, OUT2 goes high after the capacitor-adjustable delay period. When the voltage at IN2 falls below its threshold, OUT2 goes low after a propagation delay.
	4	4	IN3	Monitored Input 3. When the voltage at IN3 exceeds its threshold, OUT3 goes high after the capacitor-adjustable delay period. When the voltage at IN3 falls below its threshold, OUT3 goes low after a propagation delay.
	_	5	IN4	Monitored Input 4. When the voltage at IN4 exceeds its threshold, OUT4 goes high after the capacitor-adjustable delay period. When the voltage at IN4 falls below its threshold, OUT4 goes low after a propagation delay.
4	5	6	TOL	Threshold Tolerance Input. Connect TOL to GND to select thresholds 5% below nominal. Connect TOL to V_{CC} to select thresholds 10% below nominal.
5	6	7	GND	Ground
6	7	8	EN1	Active-High Logic-Enable Input 1. Driving EN1 low causes OUT1 to go low regardless of the input voltage. Drive EN1 high to enable the monitoring comparator.
7	8	9	EN2	Active-High Logic-Enable Input 2. Driving EN2 low causes OUT2 to go low regardless of the input voltage. Drive EN2 high to enable the monitoring comparator.
	9	10	EN3	Active-High Logic-Enable Input 3. Driving EN3 low causes OUT3 to go low regardless of the input voltage. Drive EN3 high to enable the monitoring comparator.
		11	EN4	Active-High Logic-Enable Input 4. Driving EN4 low causes OUT4 to go low regardless of the input voltage. Drive EN4 high to enable the monitoring comparator.
8	10	12	TH1	Threshold Select Input 1. Connect TH1 to V_{CC} or GND, or leave it open to select the input-voltage threshold option in conjunction with TH0 (see Table 2).
9	11	13	TH0	Threshold Select Input 0. Connect TH0 to V_{CC} or GND, or leave it open to select the input-voltage threshold option in conjunction with TH1 (see Table 2).
		14	OUT4	Output 4. When the voltage at IN4 is below its threshold or EN4 goes low, OUT4 goes low.
	12	15	OUT3	Output 3. When the voltage at IN3 is below its threshold or EN3 goes low, OUT3 goes low.
10	13	16	OUT2	Output 2. When the voltage at IN2 is below its threshold or EN2 goes low, OUT2 goes low.

Pin Description (continued)

	PIN			
MAX16025/ MAX16026	MAX16027/ MAX16028	MAX16029/ MAX16030	NAME	FUNCTION
11	14	17	OUT1	Output 1. When the voltage at IN1 is below its threshold or EN1 goes low, OUT1 goes low.
12	15	18	RESET	Active-Low Reset Output. RESET asserts low when any of the monitored voltages (IN_) falls below its respective threshold, any EN_ goes low, or MR is asserted. RESET remains asserted for the reset timeout period after all of the monitored voltages exceed their respective threshold, all EN_ are high, all OUT_ are high, and MR is deasserted.
13	16	19	MR	Active-Low Manual Reset Input. Pull $\overline{\text{MR}}$ low to assert $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains low for the reset timeout period after $\overline{\text{MR}}$ is deasserted (as long as all OUT_ are high).
14	17	20	CRESET	Capacitor-Adjustable Reset Delay Input. Connect an external capacitor from CRESET to GND to set the reset timeout period or connect to V _{CC} for the default 140ms minimum reset timeout period. Leave CRESET open for internal propagation delay.
	_	21	CDLY4	Capacitor-Adjustable Delay Input 4. Connect an external capacitor from CDLY4 to GND to set the IN4 to OUT4 (and EN4 to OUT4) delay period. Leave CDLY4 open for internal propagation delay.
	18	22	CDLY3	Capacitor-Adjustable Delay Input 3. Connect an external capacitor from CDLY3 to GND to set the IN3 to OUT3 (and EN3 to OUT3) delay period. Leave CDLY3 open for internal propagation delay.
15	19	23	CDLY2	Capacitor-Adjustable Delay Input 2. Connect an external capacitor from CDLY2 to GND to set the IN2 to OUT2 (and EN2 to OUT2) delay period. Leave CDLY2 open for internal propagation delay.
16	20	24	CDLY1	Capacitor-Adjustable Delay Input 1. Connect an external capacitor from CDLY1 to GND to set the IN1 to OUT1 (and EN1 to OUT1) delay period. Leave CDLY1 open for internal propagation delay.
_	_	_	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane.

Table 1. Output State*

EN_	IN_	OUT_
Low	$V_{IN} < V_{TH}$	Low
High	$V_{IN} < V_{TH}$	Low
Low	$V_{IN} > V_{TH}$	Low
High		OUT_ = high (MAX16026/MAX16028/ MAX16030)
nigri	VIN_>VTH	OUT_ = high impedance (MAX16025/MAX16027/ MAX16029)

*When V_{CC} falls below the UVLO, all outputs go low regardless of the state of EN_ and V_{IN}. The outputs are guaranteed to be in the correct state for V_{CC} down to 1.2V.

Table 2. Input-Voltage Threshold Selector

TH1/TH0 LOGIC	IN1 (ALL VERSIONS) (V)	IN2 (ALL VERSIONS) (V)	IN3 (MAX16027/ MAX16028) (V)	IN4 (MAX16029/ MAX16030) (V)
Low/Low	3.3	2.5	1.8	1.5
Low/High	3.3	1.8	Adj	Adj
Low/Open	3.3	1.5	Adj	Adj
High/Low	3.3	1.2	1.8	2.5
High/High	2.5	1.8	Adj	Adj
High/Open	3.3	Adj	2.5	Adj
Open/Low	3.3	Adj	Adj	Adj
Open/High	2.5	Adj	Adj	Adj
Open/Open	Adj	Adj	Adj	Adj



Figure 1. MAX16029/MAX16030 Simplified Functional Diagram



Figure 2. Timing Diagram (CDLY_ Open)

Detailed Description

The MAX16025–MAX16030 are low-voltage, accurate, dual-/triple-/quad-voltage microprocessor (μ P) supervisors in a small TQFN package. These devices provide supervisory and sequencing functions for complex multivoltage systems. The MAX16025/MAX16026 monitor two voltages, the MAX16027/MAX16028 monitor three voltages, and the MAX16029/MAX16030 monitor four voltages.

The MAX16025–MAX16030 offer independent outputs and enable functions for each monitored voltage. This configuration allows the device to operate as four separate supervisory circuits or be daisy-chained together to allow controlled sequencing of power supplies during power-up initialization. When all of the monitored voltages exceed their respective thresholds, an independent reset output deasserts to allow the system processor to operate.

These devices offer enormous flexibility as there are nine threshold options that are selected through two threshold-select logic inputs. Each monitor circuit also offers an independent enable input to allow both digital and analog control of each monitor output. A tolerance select input allows these devices to be used in systems requiring 5% or 10% power-supply tolerances. In addition, the time delays and reset timeout can be adjusted using small capacitors. There is also a fixed 140ms minimum reset timeout feature.

Applications Information

Tolerance

The MAX16025–MAX16030 feature a pin-selectable threshold tolerance. Connect TOL to GND to select the thresholds 5% below the nominal value. Connect TOL to V_{CC} to select the threshold tolerance 10% below the nominal voltage. Do not leave TOL unconnected.

Adjustable Input

These devices offer several monitoring options with both fixed and/or adjustable reset thresholds (see Table 2). For the adjustable threshold inputs, the threshold voltage (V_{TH}) at each adjustable IN_ input is typically 0.5V (TOL = GND) or 0.472V (TOL = V_{CC}). To monitor a voltage V_{INTH}, connect a resistive divider network to the circuit as shown in Figure 3 and use the following equation to calculate the threshold voltage:

$$V_{\rm INTH} = V_{\rm TH} \times \left(1 + \frac{\rm R1}{\rm R2}\right)$$

Choosing the proper external resistors is a balance between accuracy and power use. The input to the voltage monitor is a high-impedance input with a small 100nA leakage current. This leakage current contributes to the overall error of the threshold voltage where the output is asserted. This induced error is proportional to the value of the resistors used to set the threshold. With lower value resistors, this error is reduced, but the amount of power consumed in the resistors increases.



Figure 3. Setting the Adjustable Input

The following equation is provided to help estimate the value of the resistors based on the amount of acceptable error:

$$R_1 = \frac{e_A \times V_{INTH}}{I_L}$$

where eA is the fraction of the maximum acceptable absolute resistive divider error attributable to the input leakage current (use 0.01 for $\pm 1\%$), V_{INTH} is the voltage at which the output (OUT_) should assert, and I_L is the worst-case IN_ leakage current (see the *Electrical Characteristics*). Calculate R2 as follows:

$$R_2 = \frac{V_{TH} \times R1}{V_{INTH} - V_{TH}}$$

Unused Inputs

Connect any unused IN_ and EN_ inputs to VCC.

OUT_ Output

An OUT_ goes low when its respective IN_ input voltage drops below its specified threshold or when its EN_ goes low (see Table 1). OUT_ goes high when EN_ is high and VIN_ is above its threshold after a time delay. The MAX16025/MAX16027/MAX16029 feature open-drain, outputs while the MAX16026/MAX16028/MAX16030 have push-pull outputs. Open-drain outputs require an external pullup resistor to any voltage from 0 to 28V.

RESET Output

RESET asserts low when any of the monitored voltages (IN_) falls below its respective threshold, any EN_ goes low, or MR is asserted. RESET remains asserted for the reset timeout period after all of the monitored voltages exceed their respective threshold, all EN_ are high, all OUT_ are high, and MR is deasserted. The MAX16025/MAX16027/MAX16029 have an open-drain, active-low reset output, while the MAX16026/MAX16028/MAX16030 have a push-pull, active-low reset output. Open-drain RESET requires an external pullup resistor to any voltage from 0 to 28V.

Adjustable Reset Timeout Period (CRESET)

All of these parts offer an internally fixed reset timeout (140ms min) by connecting CRESET to V_{CC}. The reset timeout can also be adjusted by connecting a capacitor from CRESET to GND. When the voltage at CRESET reaches 0.5V, RESET goes high. When RESET goes high, CRESET is immediately held low.

Calculate the reset timeout period as follows:

 $t_{RP} = \frac{V_{TH-RESET}}{I_{CH-RESET}} \times C_{CRESET} + 35 \times 10^{-6}$

where VTH-RESET is 0.5V, ICH-RESET is 0.5 μ A, trp is in seconds, and CCRESET is in Farads. To ensure timing accuracy and proper operation, minimize leakage at CCRESET.

Adjustable Delay (CDLY_)

When V_{IN} rises above V_{TH} with EN_ high, the internal 250nA current source begins charging an external capacitor connected from CDLY_ to GND. When the voltage at CDLY_ reaches 1V, OUT_ goes high. When OUT_ goes high, CDLY_ is immediately held low. Adjust the delay (tDELAY) from when V_{IN} rises above V_{TH} (with EN_ high) to OUT_ going high according to the equation:

$$t_{\text{DELAY}} = \frac{V_{\text{TH-CDLY}}}{I_{\text{CH-CDLY}}} \times C_{\text{CDLY}} + 35 \times 10^{-6}$$

where V_{TH-CDLY} is 1V, I_{CH-CDLY} is 0.25 μ A, C_{CDLY} is in Farads, t_{DELAY} is in seconds, and t_{DELAY+} is the internal propagation delay of the device. To ensure timing accuracy and proper operation, minimize leakage at CDLY.

Manual-Reset Input (MR)

Many µP-based products require manual-reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic-low on MR asserts RESET low. RESET remains asserted while MR is low and during the reset timeout period (140ms fixed or capacitor adjustable) after MR returns high. The MR input has a 500nA internal pullup, so it can be left unconnected, if not used. MR can be driven with TTL or CMOS logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manual-reset function. External debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or if the device is used in a noisy environment, connect a 0.1µF capacitor from $\overline{\text{MR}}$ to GND to provide additional noise immunity.

Pullup Resistor Values

The exact value of the pullup resistors for the opendrain outputs is not critical, but some consideration should be made to ensure the proper logic levels when the device is sinking current. For example, if $V_{CC} = 2.25V$ and the pullup voltage is 28V, keep the sink current less than 0.5mA as shown in the *Electrical Characteristics* table. As a result, the pullup resistor should be greater than 56k Ω . For a 12V pullup, the resistor should be larger than 24k Ω . Note that the ability to sink current is dependent on the V_{CC} supply voltage.

Power-Supply Bypassing

The device operates with a V_{CC} supply voltage from 2.2V to 28V. When V_{CC} falls below the UVLO threshold, all the outputs go low and stay low until V_{CC} falls below 1.2V. For noisy systems or fast rising transients on V_{CC}, connect a 0.1μ F ceramic capacitor from V_{CC} to GND as close to the device as possible to provide better noise and transient immunity.

Ensuring Valid Output with Vcc Down to OV (MAX16026/MAX16028/MAX16030 Only)

When V_{CC} falls below 1.2V, the ability for the output to sink current decreases. In order to ensure a valid output as V_{CC} falls to 0V, connect a 100k Ω resistor from OUT/RESET to GND.

Typical Application Circuits

Figures 4 and 5 show typical applications for the MAX16025–MAX16030. In high-power applications, using an n-channel device reduces the loss across the MOSFETs as it offers a lower drain-to-source on-resistance. However, an n-channel MOSFET requires a sufficient VGs voltage to fully enhance it for a low RDS_ON. The application in Figure 4 shows the MAX16027 configured in a multiple-output sequencing application. Figure 5 shows the MAX16029 in a power-supply sequencing application using n-channel MOSFETs.



Figure 4. Sequencing Multiple-Voltage System



Figure 5. Multiple-Voltage Sequencing Using n-Channel FETs



Pin Configurations (continued)

Chip Information

PROCESS: BICMOS TRANSISTOR COUNT: 3642

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



M/IXI/M

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

					10N	DIME	INSI	SNE									<u> </u>	XPUS	ED	РАЛ			<u>ONS</u>	
PKG	12	2L 4x	4	16	L 4x	4	20	L 4x	4	2	4L 4>	(4	28	BL 4×	(4	וו	PKG.		D2			E2		DOWN
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MEN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	ALLOVEI
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	[T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
A1	0.0	0.02	0.05	0.0	20.0	0.05	0,0	0.02	0.05	0,0	0.02	0.05	0.0	0.02	0.05	[T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
A2	0	.20 RE	F	0.	20 RE	F	0.	20 RE	F	٥	.20 RE	F	0	20 RE	F		T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25		T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
D	3,90	4,00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
Ε	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	ND
e	0	08.08	IC.	0.	65 BS	C.	0	50 BS	с.	0	0.50 BS	.с. Г	0	40 BS	х.		T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
ĸ	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-			T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	╡╎	T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	ND
N		12			16			20		<u> </u>	24			28		ιl	T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	ND
ND		3			4			5			6													
NE		3			4		<u> </u>	5			6	-		7										
	-															-								
NOT 1. 2. 3.	es: Dimens All Dim N Is Ti	ioning Mension He tot	& TOL NS ARE TAL NU	ERANC In Mi MBER (ing CC Lumeti Df ter	ONFORM ERS. A	to as Vgles	SME Y1 ARE IN	4.5M— Degri	1994. EES.														
NOTE 1. 2. 3. A 7. 9. 11	ES: DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPTI COPLAN MARKING	IONING MENSION HE TOT RMINAL 5-1 SP IONE INE ION B TERMIN/ D NE R ULATION NARITY NG CON G IS FO	& TOL NS ARE AL NUI PP-012 DICATED APPLIE AL TIP. REFER I IS PC APPLIE IFORMS OR PAC	ERANC IN MI ABER (ENTIFIE DETAIL THE STO I SSIBLE STO I TO JE (AGE (ING CO LLIMETI DF TERI ILS OF TERMIN METALLI ILS OF TERMIN METALLI ILS OF TERMIN METALLI ILS OF M DRIENTA	NFORM ERS. A MINALS TERMIN AL #1 ZED TE SYMME POSED 0220, TION F	TO AS NGLES NAL NIL IDENTI RMINAL TERMIN TRICAL HEAT EXCEPT	SME Y1 ARE IN IDENTIFIER MA AND I FASHIK SINK SI FOR VCE ON	4.5N- DEGRI NG COM FIER AF AY BE IS MEA IN EACI DN. LUG AS T2444-	1994. EES. WENTK E OPT SURED H D A S WELL -3, T2	on Sh/ Tional, R A MC D BETWI ND E S L AS TH	All coi But M SLD OR EEN 0.3 SIDE RE HE TER AND T	NFORM UST BE MARKE 25 mm SPECTI NINALS 2844-	TO LOCAT ED FEA AND IVELY.	TED WIT TURE. 0.30 m	'HIN Im								
NOTE 1. 2. 3. 4. 7. 9. 11. 0. 12. 12. 12. 12. 13. 14. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	ES: DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZC DIMENS FROM DIMENS FROM ND ANI DEPOPT COPLAN MARKING COPLAN	IONING MENSION HE TOT FRMINAL 15-1 SF ONE INE SION & TERMINA D NE R ULATION NARITY S FO ARITY S	& TOL NS ARE AL NUI PP-012 DICATED APPLIE APPLIE FORMS DR PACI HALL N	LERANC IN MI ABER (ENTIFIE DETAIL THE S TO I S TO I S TO I TO JE (AGE (NOT EX	ING CC ILLIMETI DF TERMIN METALLI ILS OF TERMIN METALLI IN A THE EXI DEC M DRIENTA CEED (ND 0 1	NFORM ERS. A MINALS. TERMIN TERMIN TERMIN TERMIN TERMIN TERMIN ER OF SYMME POSED 0220, NION R 0.08mm	TO AS VGLES NAL NIL AL #1 IDENTI RMINAL TERMII TRICAL HEAT EXCEPT	SME Y1 ARE IN IDENTII FIER M. AND I VALS O FASHK SINK SI FOR VCE ON	4.5M- DEGRI FIER AF AY BE IS MEA IN EACI DN. LUG AS T2444- JLY.	1994. EES. WENTK EITHEF SURED H D A S WELL -3, T2	ON SH/ TONAL, D BETWI ND E S AS TH	ALL COI BUT M SLD OR EEN 0.7 SIDE RE HE TER AND T	NFORM UST BE MARKE 25 mm SPECTI NINALS, 2844–	TO LOCAT ED FEA AND IVELY.	TED WIT TURE. 0.30 m	'HIN 1m								
NOTE 1. 2. 3. 4. 7. 9. 11. 0. 12. V	ES: DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPI COPLAN MARKING COPLAN MARKING COPLAN	MENSION MENSION THE TOT REMINAL SION & SONE INC SION & TERMINA D NE R ULATION NARITY S G CON S IS FO ARITY S E SHALL	& TOL NS ARE AL NUI PP-012 DICATED APPLIE AL TIP. REFER I IS PO APPLIE IFORMS DR PACI HALL N L NOT	ERANC IN MI MBER (ENTIFIE DETA DETA THE STO I TO THE SSIBLE STO T TO JE (AGE (NOT EX EXCEE	ING CC ILLINETI DF TERMIN ILS OF TERMIN METALLI IN A IN A IN A IN A IN A IN A IN A IN	NFORM ERS. A MINALS TERMIN TERMIN TERMIN TERMIN TERMIN TERMIN TERMIN ER OF SYMME POSED 0220, NION R 0.08mm 0mm	TO AS VGLES NAL NIL VAL #1 IDENTI IDENTI RMINAL TERMII TRICAL HEAT EFFEREI	SME Y1 ARE IN IDENTII FIER M. AND I VALS O FASHK SINK SI FOR NCE ON	4.5N- DEGRI NG COM FIER AF AY BE IS MEA IN EACI DN. LUG AS T2444- JLY.	1994. EES. WENTK EITHEF SURED H D A S WELL -3, T2	ON SHA TONAL, BETWI ND E S AS TH 4444-4	ALL COI BUT M SLD OR EEN 0.3 SIDE RE HE TER AND T	NFORM UST BE MARKE 25 mm SPECTI NINALS 2844-	TO LOCAT ED FEA I AND IVELY.	TED WIT TURE. 0.30 m	'HIN 1m) DA						I /L
NOTE 1. 2. 3. 4. 7. 9. 11. 12. V 12. V 14. NOTE	ES: DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPI COPLAN DRAWIN (ARKING COPLAN) WARPAGI LEAD CE NUMBER	MENSION MENSION THE TOT REMINAL SION & SION & TERMINA D NE R ULATION NARITY S CON SIS FO ARITY S E SHAL ENTERLIN OF 15	& TOL NS ARE (AL NU) PP-012 DICATED APPLIE AL TIP. REFER I IS PO APPLIE FORMS OR PACI HALL N L NOT NES TO	ERANC In Mi MBER (Entifie Deta The SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE (AGE (IOT FAX CASE (IOT EX EXCEE) BE A HOWN	ING CC ILLIMETI DF TERI R AND ILLS OF TERMIN METALLI IN METALLI IN METALLI IN METALLI IN METALLI CEED (ND 0.1 T TRUE ARE FC	NFORM ERS. A MINALS. TERMIN IAL #1 ZED TE VER OF SYMME POSED 0220, TION F 0.08mm 0mm 2 POSED	TO AS NGLES NAL NU IDENTII TERMII TERMII TRICAL HEAT EXCEPT ION AS ERENCI	SME Y1 ARE IN IDENTII FIER M. AND I VALS O FASHIK SINK SI FOR VCE ON	4.5N- DEGRI NG CON FIER AF AY BE IS MEA IN EACI IS MEA IN EACI IS MEA IN EACI IS MEA IN EACI IS MEA	1994. EES. WENTK ECOPT EITHEF SURED H D A S WELL -3, T2 BASIC	on Shi Tional, R A MC BETWI ND E S AS Tr 4444-4	ALL COI BUT M ELD OR EEN 0.3 SIDE RE HE TER AND T	NFORM UST BE MARKE 25 mm SPECTI NINALS 2844-	TO : LOCAI DE FEA MND IVELY. 1.	TED WIT TURE. 0.30 m	'HIN 1m				S			×	1/1
NOTE 1. 2. 3. 4. 7. 9. 11. 0. 12. V 14. N	ES: DIMENS ALL DI N IS TI THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPI COPLAN, VARPAGI COPLAN, VARPAGI COPLAN, VARPAGI COPLAN,	Sioning Mension Rentation Rentation Sion 5 Sion 5 S	& TOL NS ARE AL NUH PI DO NCATED APPLIE FORMS IN PACIONS IN PACIONS INTONINA IN PACIONS IN PACIONS INTONINA INTONINA INTONINA INTONINA INTONINA INTONINA I	LERANC IN MI HABER (DENTIFIER IN DETAA IN TOTALE SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE SSIBLE DESTINATION (AGE (DOT HE SSIBLE DESTINATION (AGE) DE A HOWN (ING CC LLINETI FTER R AND LS OF TERMIN METALLI S NUMB E IN A ITE EXX DEC M ORIENTA CEED (0.1 T TRUE ARE FC	NFORM RES. M MINALS. TERMIN	TO AS VGLES VAL NU IDENTI	SME Y1 ARE IN IDENTI FIER M. AND I FASHK SINK S SINK S FOR VCE ON CE ONLY	4.5N- DEGRI NG COM FIER AF BE IS MEA N EACI DN. LLUG AS T2444-	1994. EES. WVENTIK E OPT EITHEF EITHEF SURED H D A S WELL -3, T2 BASIC	on Sh/ Honal,) Betwi ND E S - AS T 444-4	all coi but m bud or een 0.; side re he ter and t sidon °	NFORM UST BE MARKE 25 mm SSPECTI NIINALS. 2844– 'e°, ±0	TO LOCAL ED FEA AND IVELY.	red Wit Ture. 0.30 rr	'HIN 1m		DA semici	LLA DADUCT KAGE 6, 20, 1	OUTLI 24, 28	NE, THIN	QFN, 4	X	
NOTE 1. 2. 3. 4. 7. 9. 11. 2. 14. N	ES: DIMENS ALL DIN N IS TI THE TE JESD 9 THE ZC DIMENS ND ANI DEPOPI COPLAY MARKING COPLAN/ WARPAGI COPLAN/ WARPAGI EAD CE UMBER	Sioning Mensioi Trannal 15-1 Sione Ind Cone Ind	& TOL NS ARE AL NUI PT DO INCATED APPLIE FORMS IN PACION IN PACIONI IN PACIONI INTONI IN PACIONI INTONI IN PACIONI IN PACIONI IN PACIONI INTONI IN PACIONI INTONI I	LERANC I IN MIL ENTIFIE ENTIFIE TO THE STO I TO JE STO J TO JE KAGE (IOT EX EXCEE BE A HOWN)	Ing CC Llineti GF Terr ILS OF Termin Metalli C NUMB C NUM	NFORM MINALS. TERMIN AL #1 ZED TE POSED D0220, JUION R 0.08mm 0mm COSED 0.08mm 0mm	TO AS VGLES VAL NU IDENTI	SME Y1 ARE IN IDENTI FIER M. AND I FASHK SINK S SINK S FOR VGE ON CE ONLY	4.5N DEGRI NG CON FIER AF BE IS MEA IS ME	1994. EES. The opp Either Sured H D A S Well -3, T2 BASIC	on Sh/ Nonal, Betwi ND E S - AS T 2444-4 C Dimen	all coi but m DLD or EEN 0.7 BIDE RE BIDE RE HE TER AND T	NFORM UST BE MARKE SPECTI NIINALS. '2844-	TO LOCAL ED FEA NAND IVELY.	TED WIT TURE. 0.30 m	'HIN hm		BEANCY SEMIC	LLA ONDUCT KAGE 6, 20, 2	OUTLI 24, 281	NE, THIN TOWN	QFN, 4	X	mm Rev. 12

Revision History

Pages changed at Rev 1: 1, 3, 15

Г

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ___

is a registered trademark of Maxim Integrated Products, Inc.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Supervisory Circuits category:

Click to view products by Maxim manufacturer:

Other Similar products are found below :

NCP304LSQ38T1G NCP304LSQ42T1G NCP304LSQ43T1G NCP305LSQ11T1G NCP305LSQ16T1G NCP305LSQ17T1G NCP305LSQ18T1G NCP305LSQ24T1G NCP305LSQ25T1G NCP305LSQ29T1G NCP305LSQ31T1G NCP305LSQ32T1G NCP308MT250TBG NCP308SN300T1G NCP391FCALT2G NCV303LSN42T1G NCV308SN330T1G CAT1161L1-25-G CAT853STBI-T3 CAT1026LI-30-G CAT1320LI-25-G CAT872-30ULGT3 NCP304HSQ18T1G NCP304HSQ29T1G NCP304LSQ27T1G NCP304LSQ29T1G NCP304LSQ45T1G NCP305LSQ26T1G NCP305LSQ35T1G NCP305LSQ37T1G NCP308MT300TBG NCV300LSN36T1G NCV302LSN30T1G NCV303LSN16T1G NCV303LSN22T1G NCV303LSN27T1G NCV33161DMR2G TC54VN2402EMB713 MCP1316T-44NE/OT MCP1316MT-45GE/OT MCP1316MT-23LI/OT MCP1316T-26LE/OT MAX8997EWW+ MAX821RUS+T MAX6725AKASYD3-LF-T MAX6445UK31L+T MAX809SEUR MAX6701LKA+ MAX16126TCA+T MAX16046ATN+