# () IDT.

# 2 OUTPUT PCIE GEN1-2-3 SYNTHESIZER

# DATASHEET

#### IDT5V41315

#### **Recommended Applications**

PCIe Gen1-2-3 Synthesizer for Common and SRNS-clocked systems

#### **General Description**

The IDT5V41315 is a PCIe Gen1-2-3 clock synthesizer suitable for use in both Common-Clocked and Separate Reference clock with No Spread (SRNS) timing architectures. The IDT5V41315 uses a 25MHz input to generate 4 different output frequencies. The output frequency is selectable via select pins.

#### **Output Features**


• 2 - 0.7V current mode differential HCSL output pairs

#### **Features/Benefits**

- 16-pin TSSOP or VFQFPN package; small board footprint
- Outputs can be terminated to LVDS; can drive a wider variety of devices
- OE control pin; greater system power management
- Industrial temperature range available; supports demanding embedded applications


#### **Key Specifications**


- Cycle-to-cycle jitter: 80ps
- Output-to-output skew: <50 ps
- PCIe Gen2 phase jitter: <3.0ps RMS (Common Clock)
- PCIe Gen3 phase jitter: <1.0ps RMS (Common Clock)
- Low Phase Noise: 12KHz to 20MHz <6ps RMS</li>



#### **Block Diagram**

#### **Pin Assignments**





16-pin VFQFPN

#### Output Select Table 1 (MHz)

| S1 | S0 | CLK(1:0), CLK(1:0) |
|----|----|--------------------|
| 0  | 0  | 25M                |
| 0  | 1  | 100M               |
| 1  | 0  | 125M               |
| 1  | 1  | 200M               |

#### **Pin Descriptions**

| VFQFPN<br>Pin Number | TSSOP Pin<br>Number | Pin Name | Pin Type | Pin Description  |
|----------------------|---------------------|----------|----------|--|
| 16                   | 1                   | S0       | Input    | Select pin 0. See Table1. Internal pull-up resistor.   |
| 1                    | 2                   | S1       | Input    | Select pin 1. See Table 1. Internal pull-up resistor.  |
| 2                    | 3                   | NC       |          | No connect.  |
| 3                    | 4                   | X1/ICLK  | Input    | Crystal or clock input. Connect to a 25 MHz crystal or single ended clock.                                 |
| 4                    | 5                   | X2       | Output   | Crystal connection. Leave unconnected for clock input.   |
| 5                    | 6                   | OE       | Input    | Output enable. Tri-states outputs and device is not shut down. Internal pull-up resistor.                  |
| 6                    | 7                   | GNDXD    | Power    | Connect to ground.   |
| 7                    | 8                   | NC       |          | No connect.  |
| 8                    | 9                   | IREF     | Output   | Precision resistor attached to this pin is connected to the internal current reference, typically 475 ohm. |
| 9                    | 10                  | CLK1     | Output   | HCSL complementary clock output 1.   |
| 10                   | 11                  | CLK1     | Output   | HCSL true clock output 1.  |
| 11                   | 12                  | VDDODA   | Power    | Connect to voltage supply +3.3 V for output driver and analog circuits                                     |
| 12                   | 13                  | GNDODA   | Power    | Connect to ground.   |
| 13                   | 14                  | CLK0     | Output   | HCSL complementary clock output 0.   |
| 14                   | 15                  | CLK0     | Output   | HCSL true clock output 0.  |
| 15                   | 16                  | VDDXD    | Power    | Connect to voltage supply +3.3 V for crystal oscillator and digital circuit.                               |

#### Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the IDT5V41315. These ratings are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item                          | Rating              |
|-------------------------------|---------------------|
| Supply Voltage, VDDXD, VDDODA | 4.6 V               |
| All Inputs and Outputs        | -0.5 V to VDD+0.5 V |
| Storage Temperature           | -65 to +150°C       |
| Junction Temperature          | 125°C               |
| Soldering Temperature         | 260°C               |
| ESD Protection (Input)        | 2000 V min. (HBM)   |

### **DC Electrical Characteristics**

| Parameter                          | Symbol               | Conditions   | Min.    | Тур. | Max.     | Units |
|------------------------------------|----------------------|--|---------|------|----------|-------|
| Supply Voltage                     | V                    |  | 3.135   | 3.3  | 3.465    | V     |
| Ambient Operating<br>Temperature   | T <sub>AMBIENT</sub> | Industrial Temperature range                                   | -40     | +25  | +85      | °C    |
| Input High Voltage <sup>1</sup>    | V <sub>IH</sub>      | S0, S1, OE, ICLK   | 2.2     |      | VDD +0.3 | V     |
| Input Low Voltage <sup>1</sup>     | V <sub>IL</sub>      | S0, S1, OE, ICLK   | VSS-0.3 |      | 0.8      | V     |
| Input Leakage Current <sup>2</sup> | ۱ <sub>IL</sub>      | 0 < Vin < VDD  | -5      |      | 5        | μA    |
| Operating Supply Current           | I <sub>DD</sub>      | R <sub>S</sub> =33Ω, R <sub>P</sub> =50Ω, C <sub>L</sub> =2 pF |         | 63   | 85       | mA    |
| @100 MHz                           | IDDOE                | OE =Low  |         | 42   | 50       | mA    |
| Input Capacitance                  | C <sub>IN</sub>      | Input pin capacitance  |         |      | 7        | pF    |
| Output Capacitance                 | C <sub>OUT</sub>     | Output pin capacitance   |         |      | 6        | pF    |
| X1, X2 Capacitance                 | C <sub>INX</sub>     |  |         |      | 5        | pF    |
| Pin Inductance                     | L <sub>PIN</sub>     |  |         |      | 5        | nH    |
| Output Impedance                   | Z <sub>O</sub>       | CLK outputs  | 3.0     |      |          | kΩ    |
| Pull-up Resistor                   | R <sub>PU</sub>      | S0, S1, OE   |         | 100  |          | kΩ    |

Unless stated otherwise, **VDD = 3.3 V \pm5%**, T<sub>A</sub> = T<sub>AMBIENT</sub>

1. Single edge is monotonic when transitioning through region.

2. Inputs with pull-ups/-downs are not included.

# AC Electrical Characteristics - CLK0/CLK1, CLK0/CLK1

| Parameter                               | Symbol              | Conditions               | Min. | Тур. | Max. | Units |
|---|---------------------|--------------------------|------|------|------|-------|
| Input Frequency                         |                     |                          |      | 25   |      | MHz   |
| Output Frequency                        |                     | HCSL termination         | 25   |      | 200  | MHz   |
|   |                     | LVDS termination         | 25   |      | 100  | MHz   |
| Output High Voltage <sup>1,2</sup>      | V <sub>OH</sub>     | HCSL                     |      |      | 850  | mV    |
| Output Low Voltage <sup>1,2</sup>       | V <sub>OL</sub>     | HCSL                     | -150 |      |      | mV    |
| Crossing Point Voltage <sup>1,2</sup>   |                     | Absolute                 | 250  |      | 550  | mV    |
| Crossing Point Voltage <sup>1,2,4</sup> |                     | Variation over all edges |      |      | 140  | mV    |
| Jitter, Cycle-to-Cycle <sup>1,3</sup>   |                     |                          |      |      | 80   | ps    |
| Frequency Synthesis Error               |                     | All outputs              |      | 0    |      | ppm   |
| Rise Time <sup>1,3</sup>                | t <sub>OR</sub>     | ±150mV                   | 1    |      | 4    | V/ns  |
| Fall Time <sup>1,3</sup>                | t <sub>OF</sub>     | ±150mV                   | 1    |      | 4    | V/ns  |
| Rise/Fall Time Variation <sup>1,2</sup> |                     |                          |      |      | 125  | ps    |
| Output to Output Skew                   |                     |                          |      |      | 50   | ps    |
| Duty Cycle <sup>1,3</sup>               |                     |                          | 45   |      | 55   | %     |
| Output Enable Time <sup>5</sup>         |                     | All outputs              |      | 50   | 100  | ns    |
| Output Disable Time <sup>5</sup>        |                     | All outputs              |      | 50   | 100  | ns    |
| Stabilization Time                      | t <sub>STABLE</sub> | From power-up VDD=3.3 V  |      |      | 1.8  | ms    |

Unless stated otherwise, VDD=3.3 V  $\pm$ 5%, T<sub>A</sub> = T<sub>AMBIENT</sub>

Note 1: Test setup is R<sub>S</sub>=33 $\Omega$ , R<sub>P</sub>=50 $\Omega$  with C<sub>L</sub>=2 pF, Rr = 475 $\Omega$  (1%).

Note 2: Measurement taken from a single-ended waveform.

Note 3: Measurement taken from a differential waveform.

Note 4: Measured at the crossing point where instantaneous voltages of both CLK and CLK are equal.

Note 5: CLK pins are tri-stated when OE is low asserted. CLK is driven differential when OE is high.

#### **Electrical Characteristics - Differential Phase Jitter Parameters**

 $T_A = T_{AMBIENT}$ , Supply Voltage VDD = 3.3 V +/-5%

| PARAMETER     | Symbol                    | Conditions                                 | Min | Тур | Max | Units       | Notes |
|---------------|---------------------------|--|-----|-----|-----|-------------|-------|
|               | t <sub>jphaseG1</sub>     | PCIe Gen 1                                 |     | 32  | 86  | ps (p-p)    | 1,2,3 |
|               | t <sub>jphaseG2Lo</sub>   | PCIe Gen 2<br>10kHz < f < 1.5MHz           |     | 0.7 | 3   | ps<br>(RMS) | 1,2,3 |
| Jitter, Phase | t <sub>jphaseG2High</sub> | PCIe Gen 2<br>1.5MHz < f < Nyquist (50MHz) |     | 2.3 | 3.1 | ps<br>(RMS) | 1,2,3 |
|               | t <sub>jphaseG3</sub>     | PCIe Gen 3                                 |     | 0.6 | 1   | ps<br>(RMS) | 1,2,3 |
|               | t <sub>jphase12K20M</sub> | 12kHz-20MHz                                |     |     | N/A | ps<br>(RMS) | 1,2,3 |

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>2</sup>See http://www.pcisig.com for complete specs

<sup>3</sup>Applies to 100MHz

## **Applications Information**

#### **External Components**

A minimum number of external components are required for proper operation.

#### **Decoupling Capacitors**

Decoupling capacitors of 0.01  $\mu$ F should be connected between each VDD pin and the ground plane, as close to the VDD pin as possible. Do not share ground vias between components. Route power from power source through the capacitor pad and then into ICS pin.

#### Crystal

A 25 MHz fundamental mode parallel resonant crystal should be used. This crystal must have less than 300 ppm of error across temperature in order for the IDT5V41315 to meet PCI Express specifications.

#### **Crystal Capacitors**

Crystal capacitors are connected from pins X1 to ground and X2 to ground to optimize the accuracy of the output frequency.

CL= Crystal's load capacitance in pF

Crystal Capacitors (pF) =  $(C_L - 8) * 2$ 

For example, for a crystal with a 16 pF load cap, each external crystal cap would be 16 pF. (16-8)\*2=16.

Current Source (Iref) Reference Resistor - R<sub>R</sub>


If board target trace impedance (Z) is 50 $\Omega$ , then R<sub>R</sub> = 475 $\Omega$  (1%), providing IREF of 2.32 mA. The output current (I<sub>OH</sub>) is equal to 6\*IREF.

#### **Output Termination**

The PCI-Express differential clock outputs of the IDT5V41315 are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are shown in detail in the **PCI-Express Layout Guidelines** section.

The IDT5V41315 can also be configured for LVDS compatible voltage levels. See the LVDS Compatible Layout Guidelines section.

#### **Output Structures**



#### **General PCB Layout Recommendations**

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

1. Each  $0.01\mu$ F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible.

2. No vias should be used between decoupling capacitor and VDD pin.

3. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.


4. An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (any ferrite beads and bulk decoupling capacitors can be mounted on the back). Other signal traces should be routed away from the IDT5V41315. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.


# **Layout Guidelines**

| SRC Reference Clock                             |                    |      |        |  |  |  |  |  |
|---|--------------------|------|--------|--|--|--|--|--|
| Common Recommendations for Differential Routing | Dimension or Value | Unit | Figure |  |  |  |  |  |
| L1 length, route as non-coupled 50ohm trace     | 0.5 max            | inch | 1      |  |  |  |  |  |
| L2 length, route as non-coupled 50ohm trace     | 0.2 max            | inch | 1      |  |  |  |  |  |
| L3 length, route as non-coupled 50ohm trace     | 0.2 max            | inch | 1      |  |  |  |  |  |
| Rs  | 33                 | ohm  | 1      |  |  |  |  |  |
| Rt  | 49.9               | ohm  | 1      |  |  |  |  |  |

| Down Device Differential Routing                                 |                     |      |   |
|--|---------------------|------|---|
| L4 length, route as coupled microstrip 100ohm differential trace | 2 min to 16 max     | inch | 1 |
| L4 length, route as coupled stripline 1000hm differential trace  | 1.8 min to 14.4 max | inch | 1 |


| Differential Routing to PCI Express Connector                    |                       |      |   |
|--|-----------------------|------|---|
| L4 length, route as coupled microstrip 100ohm differential trace | 0.25 to 14 max        | inch | 2 |
| L4 length, route as coupled stripline 1000hm differential trace  | 0.225 min to 12.6 max | inch | 2 |






|         | Alternative Termination for LVDS and other Common Differential Signals (figure 3) |      |    |      |      |     |                                |  |  |  |
|---------|---|------|----|------|------|-----|--------------------------------|--|--|--|
| Vdiff   | Vp-p  | Vcm  | R1 | R2   | R3   | R4  | Note                           |  |  |  |
| 0.45v   | 0.22v   | 1.08 | 33 | 150  | 100  | 100 |                                |  |  |  |
| 0.58    | 0.28  | 0.6  | 33 | 78.7 | 137  | 100 |                                |  |  |  |
| 0.80    | 0.40  | 0.6  | 33 | 78.7 | none | 100 | ICS874003i-02 input compatible |  |  |  |
| 0.60    | 0.3   | 1.2  | 33 | 174  | 140  | 100 | Standard LVDS                  |  |  |  |
| R1a = R | 1b = R1   |      |    |      | -    |     | ÷                              |  |  |  |


R2a = R2b = R2




| Cable Connecte | Cable Connected AC Coupled Application (figure 4) |      |  |  |  |  |  |
|----------------|---|------|--|--|--|--|--|
| Component      | Value   | Note |  |  |  |  |  |
| R5a, R5b       | 8.2K 5%   |      |  |  |  |  |  |
| R6a, R6b       | 1K 5%   |      |  |  |  |  |  |
| Cc             | 0.1 µF  |      |  |  |  |  |  |
| Vcm            | 0.350 volts                                       |      |  |  |  |  |  |



# **Typical PCI-Express (HCSL) Waveform**



# **Typical LVDS Waveform**




### **Thermal Characteristics (16TSSOP)**

| Parameter                           | Symbol        | Conditions     | Min. | Тур. | Max. | Units |
|-------------------------------------|---------------|----------------|------|------|------|-------|
| Thermal Resistance Junction to      | $\theta_{JA}$ | Still air      |      | 78   |      | °C/W  |
| Ambient                             | $\theta_{JA}$ | 1 m/s air flow |      | 70   |      | °C/W  |
|                                     | $\theta_{JA}$ | 3 m/s air flow |      | 68   |      | °C/W  |
| Thermal Resistance Junction to Case | $\theta_{JC}$ |                |      | 37   |      | °C/W  |

#### **Thermal Characteristics (16VFQFPN)**

| Parameter                           | Symbol          | Conditions     | Min. | Тур. | Max. | Units |
|-------------------------------------|-----------------|----------------|------|------|------|-------|
| Thermal Resistance Junction to      | $\theta_{JA}$   | Still air      |      | 63.2 |      | °C/W  |
| Ambient                             | $\theta_{JA}$   | 1 m/s air flow |      | 55.9 |      | °C/W  |
|                                     | $\theta_{JA}$   | 3 m/s air flow |      | 51.4 |      | °C/W  |
| Thermal Resistance Junction to Case | θ <sub>JC</sub> |                |      | 65.8 |      | °C/W  |

#### Marking Diagrams




Notes:

1. "XXX" denotes lot number.


- 2. "#" denotes die revision.
- 3. "YYWW" or "YWW" denotes date code
- 4. "\$" denotes assembly location.
- 5. "G" after the two-letter package code designates RoHS compliant package.
- 6. "I" at the end of part number indicates industrial temperature range.
- 7. Bottom marking: country of origin if not USA (TSSOP package only).

# Package Outline and Package Dimensions (16-pin 3x3mm VFQFPN)




|                | Millimeters    |      |  |
|----------------|----------------|------|--|
| Symbol         | Min            | Max  |  |
| A              | 0.80           | 1.00 |  |
| A1             | 0              | 0.05 |  |
| A3             | 0.20 Reference |      |  |
| b              | 0.18           | 0.30 |  |
| е              | 0.50 BASIC     |      |  |
| N              | 16             |      |  |
| N <sub>D</sub> | 4              |      |  |
| N <sub>E</sub> | 4              |      |  |
| D x E BASIC    | 3.00 x 3.00    |      |  |
| D2             | 1.55           | 1.80 |  |
| E2             | 1.55           | 1.80 |  |
| L              | 0.30           | 0.50 |  |

#### Package Outline and Package Dimensions (16-pin TSSOP, 173 Mil. Narrow Body)



|        | Millimeters            |            | Inch         | nes*       |
|--------|------------------------|------------|--------------|------------|
| Symbol | Min                    | Max        | Min          | Мах        |
| А      |                        | 1.20       |              | 0.047      |
| A1     | 0.05                   | 0.15       | 0.002        | 0.006      |
| A2     | 0.80                   | 1.05       | 0.032        | 0.041      |
| b      | 0.19                   | 0.30       | 0.007        | 0.012      |
| С      | 0.09                   | 0.20       | 0.0035       | 0.008      |
| D      | 4.90                   | 5.1        | 0.193        | 0.201      |
| E      | 6.40 BASIC 0.252 BASIC |            | BASIC        |            |
| E1     | 4.30                   | 4.50       | 0.169        | 0.177      |
| е      | 0.65 Basic             |            | 0.0256 Basic |            |
| L      | 0.45                   | 0.75       | 0.018        | 0.030      |
| а      | 0°                     | <b>8</b> ° | 0°           | <b>8</b> ° |
| aaa    |                        | 0.10       |              | 0.004      |



#### **Ordering Information**

| Part / Order Number | Marking    | Shipping Packaging | Package       | Temperature   |
|---------------------|------------|--------------------|---------------|---------------|
| 5V41315PGGI         | See Page 9 | Tubes              | 16-pin TSSOP  | -40 to +85° C |
| 5V41315PGGI8        |            | Tape and Reel      | 16-pin TSSOP  | -40 to +85° C |
| 5V41315NLGI         |            | Trays              | 16-pin VFQFPN | -40 to +85° C |
| 5V41315NLGI8        |            | Tape and Reel      | 16-pin VFQFPN | -40 to +85° C |

#### "G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

#### **Revision History**

| Rev. | Date     | Originator | Description of Change   |  |
|------|----------|------------|---|--|
| А    | 10/24/12 | J. Chao    | Initial release-preliminary   |  |
| В    | 03/20/13 | R. Wade    | <ol> <li>Updated General Description verbiage.</li> <li>Added 16-pin VFQFPN package and pinout</li> <li>Updated pin descriptions for both TSSOP and VFQFPN</li> <li>Minor updates to AC/DC char tables.</li> <li>Updated Differential Phase Jitter Parameters table; removed typical specs, added<br/>'tjphase12K20M' parameter.</li> <li>Added 16-pin VFQFPN package drawing/dimensions, thermal characteristics, marking diagram,<br/>and ordering information</li> </ol> |  |
| В    | 07/30/13 | J. Chao    | Updated device top-side marking on VFQFPN package; removed "G".   |  |
| С    | 09/20/13 | RDW        | Changed Rise/Fall times to differential slew rates.   |  |
| D    | 06/01/15 | IH         | Added typical values to Differential Phase Jitter table.  |  |

#### Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

www.idt.com/go/clockhelp

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



© 2015 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Synthesizer / Jitter Cleaner category:

Click to view products by IDT manufacturer:

Other Similar products are found below :

CY28323OXC MPC9230EIR2 8T49N287A-998NLGI 8T49N286A-999NLGI PI6CX201ALE 8T49N285A-999NLGI PL902166USY 954204CGLF 252MI-52LF 9LPRS485DGLF 8T49N285A-998NLGI P1P8160AG-10CR DS31406GN+ PL902167USY 8T49N287A-999NLGI 8T49N286A-998NLGI AD9542BCPZ 8T49N287A-041NLGI Si5344H-D-GM 8A34001E-000AJG HMC822LP6CETR SI5345D-A03700-GM 83PN187DKILF CS230009-CZZ 8T49N287-999NLGI 84330CYLN 83PN625DKILF 83PN156DKILF MK2703BSLFTR 954101DFLF AD9578BCPZ-REEL7 SM802124UMG 8T49N286-999NLGI 840001BGLF 251PMLF SI5324E-C-GM SI5324D-C-GM PI6CX201ALE 841S101EGILFT LMK04808BISQ/NOPB 8T49N287-998NLGI 291PGILF 9LRS3165BGLFT SI2168-D60-GMR SI5347A-B03693-GM SI5347A-D-GM SI5347A-D04325-GM 83PN15639ANRGI 8430252CGI-45LF 9LPRS365BGLFT