

PI6C4853111

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

Features


- $F_{MAX} = 500\text{MHz}$
- 10 pairs of differential LVPECL outputs
- Low additive jitter, <100fs 12k-20MHz
- Selectable differential input pairs with single ended input option
- Input CLK accepts: LVPECL, LVDS, CML, SSTL input level
- Output skew: 35ps (typ)
- Operating Temperature: -40°C to 85°C
- Core Power supply: $3.3\text{V} \pm 10\%$, Output Power supply: $2.5\text{V} \pm 5\%$ & $3.3\text{V} \pm 10\%$
- Packaging (Pb-free & Green):
-32-pin TQFP (FA)

Description


The PI6C4853111 is a high-performance low-skew 1-to-10 LVPECL fanout buffer. The PI6C4853111 features two selectable differential clock inputs and translates to ten LVPECL outputs. The CLK inputs accept LVPECL, LVDS, CML and SSTL signals.

PI6C4853111 is ideal for clock distribution applications such as providing fanout for low noise SaRonix-eCera oscillators.

Block Diagram



Pin Configuration



Pin Description⁽¹⁾

Name	Pin #	Type	Description
V _{EE}	8	P	Connect to negative power supply
CLK_SEL	2	I	Clock select input. When high, selects CLK1 input. When low, selects CLK0 input. LVCMOS/LVTTL level with 50kΩ pull down.
CLK0	3	I	Differential LVPECL clock input with 75kΩ pull-down
/CLK0	4	I	Inverting differential LVPECL clock input. Defaults to V _{DD} /2 if left floating.
CLK1	6	I	Differential LVPECL clock input with 75kΩ pull-down
/CLK1	7	I	Inverting differential LVPECL clock input. Defaults to V _{DD} /2 if left floating.
NC	5		No Connect
V _{DDO}	9,16, 25,32	P	Output Power pin
V _{DD}	1	P	Core Power Supply
Q3, /Q3	24,23	O	Differential output pair, LVPECL interface level.
Q2, /Q2	27,26	O	Differential output pair, LVPECL interface level.
Q1, /Q1	29,28	O	Differential output pair, LVPECL interface level.
Q0, /Q0	31,30	O	Differential output pair, LVPECL interface level.
Q9, /Q9	11,10	O	Differential output pair, LVPECL interface level.
Q8, /Q8	13,12	O	Differential output pair, LVPECL interface level.
Q7, /Q7	15,14	O	Differential output pair, LVPECL interface level.
Q6, /Q6	18,17	O	Differential output pair, LVPECL interface level.
Q5, /Q5	20,19	O	Differential output pair, LVPECL interface level.
Q4, /Q4	22,21	O	Differential output pair, LVPECL interface level.

Note:

1. I = Input, O = Output, P = Power supply connection.

Pin Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
R	Input Pullup/Pulldown Resistance			50		kΩ

Control Input Function Table

Inputs	Outputs
0	CLK0
1	CLK1

Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{DD}	Supply voltage	Referenced to GND			4.6	V
V _{IN}	Input voltage	Referenced to GND	-0.5		V _{DD} +0.5V	V
I _{OUT}	Surge Current				100	mA
T _{STG}	Storage temperature		-65		150	°C
V _{BB}	Smk/source Current, I _{BB}		-0.5		+0.5	mA
T _J	Junction Temperature				125	°C

Note:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{DD}	Power Supply Voltage		3.0		3.6	V
V _{DDO}	Output Power Supply Voltage		2.375		3.6	V
T _A	Ambient Temperature		-40		85	°C

LVC MOS/LVTTL DC Characteristics (T_A = -40°C to +85°C, V_{DD} = 3.3V ±5%, V_{DDO} = 2.5V ±5% to 3.3V ±10%)

Symbol	Parameter		Conditions	Min	Typ	Max	Units
V _{IH}	Input High Voltage	CLK_SEL		2		V _{DD} +0.3	V
V _{IL}	Input Low Voltage	CLK_SEL		-0.3		0.8	
I _{IH}	Input High Current	CLK_SEL	V _{IN} = V _{DD} = 3.6V			150	μA
I _{IL}	Input Low Current	CLK_SEL	V _{IN} = 0V, V _{DD} = 3.6V	-5			μA

LVPECL DC Characteristics ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 3.3\text{V} \pm 10\%$, $V_{DDO} = 2.5\text{V} \pm 5\%$ to $3.3\text{V} \pm 10\%$)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_{IH}	Input High Current	CLK0, CLK1	$V_{IN} = V_{DD} = 3.6\text{V}$		150	μA
		/CLK0, /CLK1	$V_{IN} = V_{DD} = 3.6\text{V}$		150	μA
I_{IL}	Input Low Current	CLK0, CLK1	$V_{DD} = 3.6\text{V}$, $V_{IN} = 0\text{V}$	-5		μA
		/CLK0, /CLK1	$V_{DD} = 3.6\text{V}$, $V_{IN} = 0\text{V}$	-150		μA
V_{PP}	Peak-to-peak Voltage		0.3		1	V
V_{CMR}	Common Mode Input Voltage ⁽¹⁾		$V_{EE} + 1.5$		V_{DD}	V
V_{OH}	Output High Voltage ⁽²⁾	$V_{DDO} = 2.5\text{V}$ or 3.3V	$V_{DDO} - 1.4$		$V_{DDO} - 0.9$	V
V_{OL}	Output Low Voltage ⁽²⁾	$V_{DDO} = 2.5\text{V}$ or 3.3V	$V_{DDO} - 2.0$		$V_{DDO} - 1.7$	V
V_{SWING}	Peak-to-peak Output Voltage Swing		0.6		1.0	V
I_{EE}	Power Supply Current	@ 400 MHz		120	140	mA

Notes:

- For single-ended applications, the maximum input voltage for CLK and /CLK is $V_{DD} + 0.3\text{V}$
- Outputs terminated with 50Ω to $V_{DD} - 2.0\text{V}$

AC Characteristics ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = 3.3\text{V} \pm 10\%$, $V_{DDO} = 2.5\text{V} \pm 5\%$ to $3.3\text{V} \pm 10\%$)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
f_{max}	Output Frequency				500	MHz
t_{pd}	Propagation Delay ⁽¹⁾				4	ns
T_{sk}	Output-to-output Skew ⁽²⁾			35	60	ps
t_r/t_f	Output Rise/Fall time	20% - 80%	150		700	ps
odc	Output duty cycle	$f \leq 400\text{ MHz}$	45		55	%
J_{add}	Additive jitter	$V_{DD} = V_{DDO} = 2.5\text{V}$ or 3.3V		75		fs

Notes:

- Measured from the differential input to the differential output crossing point
- Defined as skew between outputs at the same supply voltage and with equal loads. Measured at the output differential crossing point

Additive Jitter Calculation

The additive jitter is measured at 12kHz to 20MHz standard noise band with the LVPECL differential input clock at 156.25MHz.


$$\text{additive jitter} = \sqrt{\text{jitter}_{out}^2 - \text{jitter}_{in}^2}$$

Summary of Phase Jitter (Diff. Input and Diff. Output)

	Input	Output	Additive Jitter	Unit
$V_{DD} = 3.3\text{V}$, 12kHz-20MHz	253.7	259.7	55.5	fs RMS
$V_{DD} = 2.5\text{V}$, 12kHz-20MHz	186.6	201.3	75.5	fs RMS

PI6C4853111

Packaging Mechanical: 32-pin TQFP (FA)



Ordering Information(1,2,3)

Ordering Code	Package Code	Package Description
PI6C4853111FAE	FA	Pb-free & Green, 32-pin TQFP
PI6C4853111FAEX	FA	Pb-free & Green, 32-pin TQFP, pin 1 orientation on top right in tape and reel
PI6C4853111FAE+CWX	FA	Pb-free & Green, 32-pin TQFP, pin 1 orientation on top left in tape and reel

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- X suffix = Tape/Reel

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Clock Buffer](#) category:

Click to view products by [Diodes Zetex](#) manufacturer:

Other Similar products are found below :

[PL133-27GI](#) [9DBV0541AKLF](#) [9DBV0941AKLF](#) [MPC962309EJ-1H](#) [NB3M8304CDG](#) [NB4N121KMNG](#) [NB7VQ58MMNG](#) [P5P2305AF-1H08SR](#) [8T39S11ANLGI](#) [8T73S1802NLGI](#) [9DBV0941AKILF](#) [MC10E111FNG](#) [MK2308S-1HILF](#) [5PB1216NDGK](#) [6V31024NLG](#) [P5I2305AF-1H08SR](#) [PL133-27GI-R](#) [9DBV0941AKILFT](#) [NB3L02FCT2G](#) [NB3L03FCT2G](#) [NB7VQ58MMNHTBG](#) [ZL40203LDG1](#) [ZL40200LDG1](#) [9DMV0141AKILFT](#) [ZL40205LDG1](#) [ZL40212LDG1](#) [ZL40201LDG1](#) [9DBV0541AKILF](#) [PI49FCT32807QE](#) [552-02SPGGI](#) [9FG1200DF-1LF](#) [MDB1900ZCQY](#) [9ZXL1530DKILF](#) [8SLVP1102ANLGI/W](#) [ZL40223LDG1](#) [5PB1203NTGK8](#) [9FG1001BGLF](#) [MDB1900ZBQY](#) [5PB1214CMGK](#) [ZL40202LDG1](#) [8L30205NLGI8](#) [5PB1204CMGK](#) [5PB1214CMGK8](#) [5PB1203NTGK](#) [5PB1206NDGK](#) [PI49FCT20802QE](#) [MAX9317AECJ+](#) [SL2305SC-1T](#) [PI6C10810HE](#) [5P1103A517NLGI](#)