## FEATURES

## Ultralow power operation

3.3 V operation
$5.6 \mu \mathrm{~A}$ per channel quiescent current, refresh enabled $0.3 \mu \mathrm{~A}$ per channel quiescent current, refresh disabled $148 \mu \mathrm{~A} / \mathrm{Mbps}$ per channel typical dynamic current

### 2.5 V operation

$3.1 \mu \mathrm{~A}$ per channel quiescent current, refresh enabled
$0.1 \mu \mathrm{~A}$ per channel quiescent current, refresh disabled $116 \mu \mathrm{~A} / \mathrm{Mbps}$ per channel typical dynamic current Small, 20-lead SSOP package and small 8-lead SOIC package Bidirectional communication Up to 2 Mbps data rate nonreturn to zero (NRZ) High temperature operation: $125^{\circ} \mathrm{C}$ High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V} / \mu \mathrm{s}$ Safety and Regulatory Approvals

UL 1577 component recognition program 3750 V rms for 1 minute per UL 1577 (20-lead SSOP) 3000 V rms for 1 minute per UL 1577 (8-lead SOIC)
CSA Component Acceptance Notice 5A
VDE certificate of conformity DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 $V_{\text {IORM }}=849$ V peak (20-lead SSOP) $V_{\text {IORM }}=560$ V peak (8-lead SOIC)

## APPLICATIONS

General-purpose, low power, multichannel isolation 1 MHz low power serial peripheral interface (SPI)
4 mA to $\mathbf{2 0} \mathbf{~ m A}$ loop process control

## GENERAL DESCRIPTION

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 ${ }^{1}$ are micropower, 2-channel, digital isolators based on the Analog Devices, Inc., iCoupler technology. Combining high speed, complementary metal oxide semiconductor (CMOS) and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to the alternatives, such as optocoupler devices. The 20-lead SSOP version of the ADuM1240/ADuM1241/ ADuM1245/ADuM1246 allows control of the internal refresh functions. As shown in Figure 3, in standard operating mode, when $E N_{\mathrm{x}}=0$ (internal refresh enabled), the current per channel is less than $10 \mu \mathrm{~A}$.
When $\mathrm{EN}_{\mathrm{x}}=1$ (internal refresh disabled), the current per channel drops to less than $1 \mu \mathrm{~A}$.


Figure 1. 20-Lead SSOP Package Functional Block Diagram


Figure 2. 8-Lead SOIC Package Functional Block Diagram
The ADuM1240/ADuM1241/ADuM1245/ADuM1246 are packaged in either a 20 -lead SSOP for 3.75 kV reinforced isolation or an 8-lead SOIC for 3 kV basic isolation. The devices meet regulatory requirements, such as UL and CSA standards.
In addition to the space saving package options, the ADuM1240/ ADuM1241/ADuM1245/ADuM1246 operate with supplies as low as 2.25 V . All models provide low, pulse width distortion at $<8 \mathrm{~ns}$. In addition, every model has an input glitch filter to protect against extraneous noise disturbances.


Figure 3. Typical Total Supply Current (IDD1 + IDD2) per Channel (VDDx = 3.3 V ) as a Function of Data Rate

[^0]
## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
General Description ..... 1
Functional Block Diagrams. .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-3.3 V Operation ..... 3
Electrical Characteristics-2.5 V Operation .....  4
Electrical Characteristics- $\mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$ Operation .....  6
Electrical Characteristics- $\mathrm{V}_{\mathrm{DD} 1}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ Operation. .....  6
Package Characteristics .....  7
Regulatory Information ..... 7
Insulation and Safety Related Specifications ..... 8
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
Insulation Characteristics .....  8
Recommended Operating Conditions ..... 9
REVISION HISTORY
9/2016-Rev. A to Rev. B
Changes to Features Section .....  1
Changes to Regulatory Information Section and Table 12 ..... 7
3/2014—Rev. 0 to Rev. A
Added 8-lead SOIC Package ..... Universal
Changes to Features Section, General Description Section, and
Figure 3 ..... 1
Deleted Product Highlights Section .....  1
Added Figure 2; Renumbered Sequentially .....  1
Changes to Table 12 .....  7
Changes to Table 13 ..... 8
Added Table 14; Renumbered Sequentially ..... 8
Changed Case Temperature to Ambient Temperature, Figure 4 Caption ..... 9

## 12/2013-Revision 0: Initial Version <br> 12/2013—Revision 0: Initial Version

Absolute Maximum Ratings ..... 10
Continuous Working Voltage ..... 10 ..... 0
ESD Caution ..... 10
Pin Configurations and Function Descriptions ..... 11
Truth Tables. ..... 13
Typical Performance Characteristics. ..... 14
Applications Information ..... 17
PCB Layout ..... 17
Propagation Delay Related Parameters ..... 17
DC Correctness and Low Power Operation ..... 17
Magnetic Field Immunity. ..... 18
Power Consumption ..... 19
Insulation Lifetime ..... 19
Packaging and Ordering Information ...Error! Bookmark not defined.
Outline Dimensions ..... 20 ..... 0
Ordering Guide ..... 20

Added Figure 5

Added Figure 5

Added Figure 5

Added Figure 5

Added Figure 5

Added Figure 5

Added Figure 5

Added Figure 5

Added Figure 5

Added Figure 5 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  .....  ..... 11

Changes to Table 19

Changes to Table 19

Changes to Table 19

Changes to Table 19

Changes to Table 19

Changes to Table 19

Changes to Table 19

Changes to Table 19

Changes to Table 19

Changes to Table 19 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11 .....  .....  .....  .....  .....  .....  .....  ..... 11

Added Figure 7.

Added Figure 7.

Added Figure 7.

Added Figure 7.

Added Figure 7.

Added Figure 7.

Added Figure 7.

Added Figure 7.

Added Figure 7.

Added Figure 7. .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  .....  ..... 12

Changes to Table 20

Changes to Table 20

Changes to Table 20

Changes to Table 20

Changes to Table 20

Changes to Table 20

Changes to Table 20

Changes to Table 20

Changes to Table 20

Changes to Table 20 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12 .....  .....  .....  .....  .....  ..... 12

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23

Changes to Table 22 and Table 23 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13 .....  .....  .....  .....  ..... 13

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section

Changes to PCB Layout Section .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17 .....  .....  .....  ..... 17

Added Figure 28

Added Figure 28

Added Figure 28

Added Figure 28

Added Figure 28

Added Figure 28

Added Figure 28

Added Figure 28

Added Figure 28

Added Figure 28 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17 .....  .....  ..... 17

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power

Changes to Recommended Input Voltage for Low Power  Operation Section.  Operation Section.  Operation Section.  Operation Section.  Operation Section.  Operation Section.  Operation Section.  Operation Section.  Operation Section.  Operation Section. .....  ..... 18 .....  ..... 18 .....  ..... 18 .....  ..... 18 .....  ..... 18 .....  ..... 18 .....  ..... 18 .....  ..... 18 .....  ..... 18 .....  ..... 18
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions.
Added Figure 35, Outline Dimensions. ..... 20 ..... 20 ..... 20 ..... 20 ..... 20 ..... 20 ..... 20 ..... 20 ..... 20 ..... 20
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide
Changes to Ordering Guide ..... 21 ..... 21 ..... 21 ..... 21 ..... 21 ..... 21 ..... 21 ..... 21 ..... 21 ..... 21

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS-3.3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum and maximum specifications apply over the entire recommended operation range of $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.
Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS | $\mathrm{t}_{\text {PHL, }}$ tPLH | 500 | $\begin{aligned} & 80 \\ & 200 \end{aligned}$ |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within pulse width distortion (PWD) limit |
| Propagation Delay |  |  |  | 180 | ns | 50\% input to 50\% output |
| Change vs. Temperature |  |  |  |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Minimum Pulse Width | PW |  |  |  | ns | Within PWD limit |
| Pulse Width Distortion | PWD |  |  | 8 | ns | \|tplh - tphl| |
| Propagation Delay Skew ${ }^{1}$ | tpsk |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | tpskco |  |  | 10 | ns |  |
| Opposing Direction | tPskod |  |  | 15 | ns |  |

${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst case difference in $t_{\text {PHL }}$ and $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SUPPLY CURRENT |  |  |  |  |  | 2 Mbps, no load |
| ADuM1240/ADuM1245 | IDD1 |  | 366 | 600 | $\mu \mathrm{~A}$ |  |
|  | IDD2 |  | 246 | 375 | $\mu \mathrm{~A}$ |  |
| ADuM1241/ADuM1246 | IDD1 |  | 306 | 450 | $\mu \mathrm{~A}$ |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 306 | 450 | $\mu \mathrm{~A}$ |  |

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DDx }}{ }^{1}$ |  |  | V |  |
| Logic Low | VIL |  |  | 0.3 VDDx ${ }^{1}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {OH }}$ | $\mathrm{V}_{\text {DXx }}{ }^{1}-0.1$ | 3.3 |  | V | $\mathrm{I}_{\text {outx }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{~lx}}=\mathrm{V}_{\text {lxH }}$ |
|  |  | $V_{\text {DDX }}{ }^{1}-0.4$ | 3.1 |  | V | $\mathrm{l}_{\text {outx }}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low | VoL |  | 0.0 | 0.1 | V | $\mathrm{l}_{\text {loutx }}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\text {outx }}=4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | I | -1 | +0.01 | +1 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IX}} \leq \mathrm{V}_{\mathrm{DDX}}{ }^{1}$ |
| Input Switching Thresholds |  |  |  |  |  |  |
| Positive Threshold Voltage | $\mathrm{V}_{\text {T+ }}$ |  | 1.8 |  | V |  |
| Negative Going Threshold | $\mathrm{V}_{\text {T- }}$ |  | 1.2 |  | V |  |
| Input Hysteresis | $\Delta V_{T}$ |  | 0.6 |  | V |  |
| Undervoltage Lockout, $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ | UVLO |  | 1.5 |  | V |  |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Current |  |  |  |  |  |  |
| Input Supply | IDDI(0) |  | 4.8 | 10 | $\mu \mathrm{A}$ | ENx low |
| Output Supply | IdDo (0) |  | 0.8 | 6 | $\mu \mathrm{A}$ | ENx low |
| Input (Refresh Off) | IDDI(0) |  | 0.12 |  | $\mu \mathrm{A}$ | ENx high |
| Output (Refresh Off) | IDDO (0) |  | 0.13 |  | $\mu \mathrm{A}$ | ENx high |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Supply Current Input Output | IDDI (D) <br> IDDO (D) |  | $\begin{aligned} & 88 \\ & 60 \end{aligned}$ |  | $\mu \mathrm{A} / \mathrm{Mbps}$ $\mu \mathrm{A} / \mathrm{Mbps}$ |  |
| AC SPECIFICATIONS <br> Output Rise Time/Fall Time Common-Mode Transient Immunity ${ }^{2}$ <br> Refresh Rate | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ <br> \|CM| <br> $\mathrm{f}_{\mathrm{r}}$ | 25 | $\begin{aligned} & 2 \\ & 40 \\ & 14 \end{aligned}$ |  | ns kV/ $\mu \mathrm{s}$ <br> kbps | $\begin{aligned} & 10 \% \text { to } 90 \% \\ & V_{\text {Ix }}=V_{D D x}{ }^{1}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |

${ }^{1} \mathrm{~V}_{\mathrm{DDx}}=\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$.
${ }^{2}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\text {OUt }}>0.8 \mathrm{~V}_{\mathrm{DDx}}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## ELECTRICAL CHARACTERISTICS—2.5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$. Minimum and maximum specifications apply over the entire recommended operation range of $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 2.75 \mathrm{~V}, 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 2.75 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ |  | 112 | 180 | ns | 50\% input to 50\% output |
| Change vs. Temperature |  |  | 280 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Pulse Width Distortion | PWD |  |  | 12 | ns | \|tPLH - tryL $^{\text {l }}$ |
| Minimum Pulse Width | PW | 500 |  |  | ns | Within PWD limit |
| Propagation Delay Skew ${ }^{1}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 10 | ns |  |
| Opposing Direction | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 30 | ns |  |

${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst case difference in $\mathrm{t}_{\text {PHL }}$ or $\mathrm{t}_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SUPPLY CURRENT |  |  |  |  | 2 Mbps, no load |  |
| ADuM1240/ADuM1245 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 312 | 400 | $\mu \mathrm{~A}$ |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 168 | 250 | $\mu \mathrm{~A}$ |  |
| ADuM1241/ADuM1246 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 240 | 375 | $\mu \mathrm{~A}$ |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  |  | 240 | 375 | $\mu \mathrm{~A}$ |
|  |  |  |  |  |  |  |

Table 6.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {D }}{ }^{1}$ |  |  | V |  |
| Logic Low | VIL |  |  | $0.3 \mathrm{VDDx}^{1}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | Vor | $V_{\text {DDx }}{ }^{1}-0.1$ | 2.5 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $V_{\text {DDx }}{ }^{1}-0.4$ | 2.35 |  | V | $\mathrm{l}_{\text {ox }}=-4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low | VoL |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {l }}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.1 | 0.4 | V | $\mathrm{I}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | 1 | -1 | +0.01 | +1 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\text {DDx }}{ }^{1}$ |
| Input Switching Thresholds |  |  |  |  |  |  |
| Positive Threshold Voltage | $\mathrm{V}_{\text {T+ }}$ |  | 1.5 |  | V |  |
| Negative Going Threshold | $\mathrm{V}_{\text {T- }}$ |  | 1.0 |  | V |  |
| Input Hysteresis | $\Delta \mathrm{V}_{\mathrm{T}}$ |  | 0.5 |  | V |  |
| Undervoltage Lockout, $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ | UVLO |  | 1.5 |  | V |  |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Current |  |  |  |  |  |  |
| Input Supply | IDDI (0) |  | 2.6 | 3.75 | $\mu \mathrm{A}$ | ENx low |
| Output Supply | IdDo (Q) |  | 0.5 | 3.75 | $\mu \mathrm{A}$ | ENx low |
| Input (Refresh Off) | $\mathrm{ldDI}(0)$ |  | 0.05 |  | $\mu \mathrm{A}$ | ENx high |
| Output (Refresh Off) | IDDO (0) |  | 0.05 |  | $\mu \mathrm{A}$ | ENx high |
| Dynamic Supply Current |  |  |  |  |  |  |
| Input | IDDI (D) |  | 76 |  | $\mu \mathrm{A} / \mathrm{Mbps}$ |  |
| Output | IdDo (D) |  | 41 |  | $\mu \mathrm{A} / \mathrm{Mbps}$ |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise Time/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{2}$ | \|CM| | 25 | 40 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDD}}{ }^{1}, \mathrm{~V}_{C M}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{r}$ |  | 14 |  | kbps |  |

## ADuM1240/ADuM1241/ADuM1245/ADuM1246

## ELECTRICAL CHARACTERISTICS— $\mathbf{V}_{\mathrm{DD} 1}=\mathbf{3 . 3} \mathbf{V}, \mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$ OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=2.5 \mathrm{~V}$. Minimum and maximum specifications apply over the entire recommended operation range of $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD1}} \leq 3.6 \mathrm{~V}, 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 2.75 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

For dc specifications and ac specifications, see Table 3 for parameters related to Side 1 operation, and see Table 6 for parameters related to Side 2 operation.
Table 7.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within PWD limit |
| Propagation Delay |  |  |  |  |  |  |
| Side 1 to Side 2 | $\mathrm{t}_{\text {PHL, }}$ tPLH |  | 84 | 180 | ns | 50\% input to 50\% output |
| Side 2 to Side 1 | tphL, tpLH |  | 120 | 180 | ns | 50\% input to $50 \%$ output |
| Change vs. Temperature |  |  | 280 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Pulse Width Distortion | PWD |  |  | 12 | ns | $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHLL }}\right\|$ |
| Pulse Width | PW | 500 |  |  | ns | Within PWD limit |
| Propagation Delay Skew ${ }^{1}$ | $t_{\text {PSK }}$ |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | $\mathrm{t}_{\text {PKKCD }}$ |  |  | 10 | ns |  |
| Opposing Direction | tPsKod |  |  | 60 | ns |  |

${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst case difference in $\mathrm{t}_{\text {PHL }}$ or $\mathrm{t}_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
Table 8.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SUPPLY CURRENT |  |  |  |  | 2 Mbps, no load |  |
| ADuM1240/ADuM1245 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 366 | 500 | $\mu \mathrm{~A}$ |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 168 | 375 | $\mu \mathrm{~A}$ |  |
| ADuM1241/ADuM1246 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 306 | 400 | $\mu \mathrm{~A}$ |  |
|  | $\mathrm{IDD2}$ |  | 240 | 375 | $\mu \mathrm{~A}$ |  |

## ELECTRICAL CHARACTERISTICS— $\mathrm{V}_{\mathrm{DD} 1}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$ OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=2.5 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum and maximum specifications apply over the entire recommended operation range of $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 2.75 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.
For dc specifications and ac specifications, see Table 6 for parameters related to Side 1 operation, and see Table 3 for parameters related to Side 2 operation.

Table 9.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| Data Rate |  |  |  | 2 | Mbps | Within PWD limit |
| Propagation Delay |  |  |  |  |  |  |
| Side 1 to Side 2 | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ |  | 120 | 180 | ns | 50\% input to 50\% output |
| Side 2 to Side 1 | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ |  | 84 | 180 | ns | $50 \%$ input to $50 \%$ output |
| Change vs. Temperature |  |  | 200 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Pulse Width Distortion | PWD |  |  | 12 | ns | \|tplh - $\mathrm{t}_{\text {PHLL }}$ |
| Pulse Width | PW | 500 |  |  | ns | Within PWD limit |
| Propagation Delay Skew ${ }^{1}$ | $t_{\text {PSK }}$ |  |  | 10 | ns |  |
| Channel Matching |  |  |  |  |  |  |
| Codirectional | tpskco |  |  | 10 | ns |  |
| Opposing Direction | tPskod |  |  | 60 | ns |  |

[^1]Table 10.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SUPPLY CURRENT |  |  |  |  | 2 Mbps, no load |  |
| ADuM1240/ADuM1245 | I DD1 |  | 306 | 500 | $\mu \mathrm{~A}$ |  |
|  | IDD2 |  | 248 | 375 | $\mu \mathrm{~A}$ |  |
| ADuM1241/ADuM1246 | IDD1 |  | 240 | 375 | $\mu \mathrm{~A}$ |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  |  | 306 | 450 | $\mu \mathrm{~A}$ |
|  |  |  |  |  |  |  |

## PACKAGE CHARACTERISTICS

Table 11.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Test Conditions/Comments |  |  |  |  |  |
| Resistance (Input to Output) ${ }^{1}$ | $\mathrm{R}_{-\mathrm{O}}$ |  | $10^{13}$ | $\Omega$ |  |
| Capacitance (Input to Output) $^{1}$ | $\mathrm{C}_{-\mathrm{O}}$ |  | 2 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance $^{2}$ | $\mathrm{C}_{\mathrm{I}}$ |  | 4.0 | pF |  |
| IC Junction to Ambient Thermal Resistance | $\theta_{\mathrm{JA}}$ |  | 85 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside |

${ }^{1}$ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

See Table 18 and the Absolute Maximum Ratings section for recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table 12.

| UL | CSA | VDE |
| :---: | :---: | :---: |
| Recognized under 1577 component recognition program ${ }^{1}$ | Approved under CSA Component Acceptance Notice 5A | Certified according to DIN VVDE V 0884-10 (VDE V 0884-10): 2006-12 ${ }^{2}$ |
| Single protection, 8-lead SOIC package, 3000 V rms isolation voltage | 8-lead SOIC package, basic insulation per CSA 60950-1-03 and IEC 60950-1, $400 \mathrm{~V} \mathrm{rms} \mathrm{( } 565 \mathrm{~V}$ peak) maximum working voltage | 8 -lead SOIC package, reinforced insulation, $560 \mathrm{~V}_{\text {PEAK }}$ |
| Single protection, 20-lead SSOP package, 3750 V rms isolation voltage | 20-lead SSOP package, basic insulation per CSA 60950-1-03 and IEC 60950-1, 530 V rms ( 700 V peak) maximum working voltage <br> 20-lead SSOP package, reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 265 V rms (374 V peak) maximum working voltage | 20-lead SSOP package, reinforced insulation, $849 \mathrm{~V}_{\text {PEAK }}$ |
| File E214100 | File 205078 | File 2471900-4880-0001 |

[^2]
## ADuM1240/ADuM1241/ADuM1245/ADuM1246

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 13.

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter \& Symbol \& Value \& Unit \& Test Conditions/Comments <br>
\hline Rated Dielectric Insulation Voltage (8-Lead SOIC) \& \& 3000 \& V rms \& 1 minute duration <br>
\hline Rated Dielectric Insulation Voltage (20-Lead SSOP) \& \& 3750 \& V rms \& 1 minute duration <br>
\hline Minimum External Tracking and Air Gap, 8-Lead SOIC (Creepage and Clearance) \& L(102) \& 4 \& mm min \& Measured from input terminals to output terminals, shortest distance path along package body <br>
\hline Minimum Clearance in the Plane of the Printed Circuit Board, 8-Lead SOIC (PCB Clearance) \& L(101) \& 4.5 \& mm min \& Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane <br>
\hline Minimum Clearance in the Plane of the Printed Circuit Board, 20-Lead SSOP (PCB Clearance) \& L(101) \& 5.1 \& mm min \& Measured from input terminals to output terminals, shortest distance path along package body <br>
\hline Minimum Clearance in the Plane of the Printed Circuit Board, 20-Lead SSOP (PCB Clearance) \& L(102) \& 5.1 \& mm min \& Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane <br>
\hline Minimum Internal Gap (Internal Clearance) \& \& 0.017 \& mm min \& Insulation distance through insulation <br>
\hline Tracking Resistance (Comparative Tracking Index) Isolation Group \& CTI \& >400

II \& V \& | DIN IEC 112/VDE 0303 Part 1 |
| :--- |
| Material Group (DIN VDE 0110, 1/89, Table 1) | <br>

\hline
\end{tabular}

## DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk ( ${ }^{*}$ ) marked on packages denotes DIN V VDE V 0884-10 approval.

Table 14. 8-Lead SOIC (R-8)

| Parameter | Symbol | Test Conditions/Comments | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V} \mathrm{rms}$ |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage | VIorm |  | 560 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, Method b1 | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {pd }}(\mathrm{m}), 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=$ one second, partial discharge $<5 \mathrm{pC}$ | 1050 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, Method a |  |  |  |  |
| After Environmental Tests Subgroup 1 | $\mathrm{V}_{\text {pd(m) }}$ | $V_{\text {IORM }} \times 1.5=V_{\text {pd }(m), ~} \mathrm{t}_{\text {ini }}=60$ seconds, $\mathrm{t}_{\mathrm{m}}=10$ seconds, partial discharge $<5 \mathrm{pC}$ | 840 | $V_{\text {peak }}$ |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{\text {pd(m) }}$ | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd( }(\mathrm{m})}, \mathrm{t}_{\text {ni }}=60$ seconds, $\mathrm{t}_{\mathrm{m}}=10$ seconds, partial discharge $<5 \mathrm{pC}$ | 672 | $V_{\text {PEAK }}$ |
| Highest Allowable Overvoltage | V ${ }_{\text {Iotm }}$ |  | 3500 | $V_{\text {peak }}$ |
| Surge Isolation Voltage | VIOSM | $\mathrm{V}_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | 4000 | $V_{\text {peak }}$ |
| Safety Limiting Values |  | Maximum value allowed in the event of a failure (see Figure 4) |  |  |
| Case Temperature | Ts |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Total Power Dissipation at $25^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{s} 1}$ |  | 1.64 | W |
| Insulation Resistance at $\mathrm{T}_{5}$ | Rs | $\mathrm{V}_{10}=500 \mathrm{~V}$ | $>10^{9}$ | $\Omega$ |

Table 15. 20-Lead SSOP (RS-20)

| Parameter | Symbol | Test Conditions/Comments | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | I to IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V} \mathrm{rms}$ |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage | VIorm |  | 849 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, Method b1 | $V_{\text {pd( }}$ ( $)$ | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {pd }}(\mathrm{m}), 100 \%$ production test, $\mathrm{t}_{\mathrm{ini}}=\mathrm{t}_{\mathrm{m}}=$ one second, partial discharge $<5 \mathrm{pC}$ | 1592 | $V_{\text {peak }}$ |
| Input to Output Test Voltage, Method a |  |  |  |  |
| After Environmental Tests Subgroup 1 | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | $\mathrm{V}_{\text {IORM }} \times 1.5=\mathrm{V}_{\text {pd }(\mathrm{m})}$, $\mathrm{t}_{\text {ini }}=60$ seconds, $\mathrm{t}_{\mathrm{m}}=10$ seconds, partial discharge $<5 \mathrm{pC}$ | 1273 | $\mathrm{V}_{\text {Peak }}$ |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd }(\mathrm{m})}, \mathrm{t}_{\text {ini }}=60$ seconds, $\mathrm{t}_{\mathrm{m}}=10$ seconds, partial discharge $<5 \mathrm{pC}$ | 1018 | $V_{\text {peak }}$ |
| Highest Allowable Overvoltage | $\mathrm{V}_{\text {İTM }}$ |  | 5335 | $\mathrm{V}_{\text {PEAK }}$ |
| Surge Isolation Voltage | VIOSM | $\mathrm{V}_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}$, $50 \%$ fall time | 6000 | $V_{\text {PEAK }}$ |
| Safety Limiting Values |  | Maximum value allowed in the event of a failure (see Figure 4) |  |  |
| Case Temperature | Ts |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Side 1 lod ${ }^{\text {Current }}$ | $\mathrm{IS}_{\text {S }}$ |  | 2.5 | W |
| Insulation Resistance at $\mathrm{T}_{5}$ | Rs | $\mathrm{V}_{10}=500 \mathrm{~V}$ | $>10^{9}$ | $\Omega$ |



## RECOMMENDED OPERATING CONDITIONS

Table 16.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages $^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 2.25 | 3.6 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

${ }^{1}$ See the DC Correctness and Low Power Operation section for more information.

Figure 4. Thermal Derating Curve, Dependent on Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 17.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{Tst}^{\text {) Range }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Supply Voltages (VDD1, $\mathrm{V}_{\mathrm{DD} 2}$ ) | -0.5 V to +5 V |
| Input Voltages ( $\mathrm{V}_{\text {IA }}, \mathrm{V}_{1 B}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{DDI}}+0.5 \mathrm{~V}$ |
| Output Voltages ( $\mathrm{V}_{\text {OA, }} \mathrm{V}_{\text {OB }}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{DD} 2}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{1}$ |  |
| Side 1 (loı) | -10 mA to +10 mA |
| Side 2 (loz) | -10 mA to +10 mA |
| Common-Mode Transients ${ }^{2}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ See Figure 4 for maximum rated current values for various temperatures.
${ }^{2}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings can cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## CONTINUOUS WORKING VOLTAGE

Table 18. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :---: | :---: | :---: | :---: |
| AC Voltage |  |  |  |
| Bipolar Waveform | 565 | $\checkmark$ peak | 50-year minimum lifetime |
| Unipolar Waveform | 1131 | $\checkmark$ peak | 50-year minimum lifetime |
| DC Voltage | 1131 | $\checkmark$ peak | 50-year minimum lifetime |
| ${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details. |  |  |  |
| ESD CAUTION |  |  |  |



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. ADuM1240/ADuM1245 8-Lead SOIC (R-8) Pin Configuration


NIC $=$ NOT INTERNALLY CONNECTED.
Figure 6. ADuM1240/ADuM1245 20-Lead SSOP (RS-20) Pin Configuration

Table 19. ADuM1240/ADuM1245 8-Lead SOIC (R-8) and 20-Lead SSOP (RS-20) Pin Function Descriptions ${ }^{1}$

| 8-Lead SOIC Pin No. ${ }^{2}$ | $\begin{aligned} & \text { 20-Lead } \\ & \text { SSOP } \\ & \text { Pin No. } \end{aligned}$ | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 1 | 1 | VDD1 | Supply Voltage for Isolator Side 1 ( 2.25 V to 3.6 V ). Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{GND}_{1}$. |
| N/A | 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| N/A | 3 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 4 | NIC | Not Internally Connected. Leave this pin floating. |
| 2 | 5 | $V_{\text {IA }}$ | Logic Input A. |
| 3 | 6 | $V_{\text {IB }}$ | Logic Input B. |
| N/A | 7 | $\mathrm{EN}_{1}$ | Refresh and Watchdog Enable 1. In the 20-lead SSOP package, connecting Pin 7 to GND ${ }_{1}$ enables the input/output refresh and watchdog functionality for Side 1, supporting standard iCoupler operation. Tying Pin 7 to $\mathrm{V}_{\text {DD1 }}$ disables the refresh and watchdog functionality for the lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. $E N_{1}$ and $E N_{2}$ must be set to the same logic state. |
| N/A | 8 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 9 | NIC | Not Internally Connected. Leave this pin floating. |
| 4 | 10 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. In the 20-lead SSOP package, Pin 2 and Pin 10 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 5 | 11 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| N/A | 12 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 13 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 14 | $\mathrm{EN}_{2}$ | Refresh and Watchdog Enable 2. In the 20-lead SSOP package, connecting Pin 14 to GND 2 enables the input/output refresh and watchdog functionality for Side 2, supporting standard iCoupler operation. Tying Pin 14 to $V_{D D 2}$ disables the refresh and watchdog functionality for lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. EN1 and EN2 must be set to the same logic state. |
| 6 | 15 | $\mathrm{V}_{\text {OB }}$ | Logic Output B. |
| 7 | 16 | VoA | Logic Output A. |
| N/A | 17 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 18 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 19 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 8 | 20 | VD2 | Supply Voltage for Isolator Side $2(2.25 \mathrm{~V}$ to 3.6 V$)$. Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 2}$ and $\mathrm{GND}_{2}$. |

[^3]
## ADuM1240/ADuM1241/ADuM1245/ADuM1246



Figure 7. ADuM1241/ADuM1246 8-Lead SOIC (R-8) Pin Configuration


Figure 8. ADuM1241/ADuM1246 20-Lead SSOP (RS-20) Pin Configuration

Table 20. ADuM1241/ADuM1246 8-Lead SOIC (R-8) and 20-Lead SSOP (RS-20) Pin Function Descriptions ${ }^{1}$

| 8-Lead SOIC Pin No. ${ }^{2}$ | 20-Lead <br> SSOP <br> Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 1 | 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply Voltage for Isolator Side 1 ( 2.25 V to 3.6 V ). Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{GND}_{1}$. |
| N/A | 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| N/A | 3 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 4 | NIC | Not Internally Connected. Leave this pin floating. |
| 2 | 5 | $V_{\text {OA }}$ | Logic Output A. |
| 3 | 6 | $V_{\text {IB }}$ | Logic Input B. |
| N/A | 7 | EN ${ }_{1}$ | Refresh and Watchdog Enable 1. In the 20-lead SSOP package, connecting Pin 7 to GND1 enables the input/output refresh and watchdog functionality for Side 1, supporting standard iCoupler operation. Tying Pin 7 to $\mathrm{V}_{\text {DD1 }}$ disables the refresh and watchdog functionality for the lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. $E N_{1}$ and $E N_{2}$ must be set to the same logic state. |
| N/A | 8 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 9 | NIC | Not Internally Connected. Leave this pin floating. |
| 4 | 10 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. In the 20-lead SSOP package, Pin 2 and Pin 10 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 5 | 11 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| N/A | 12 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 13 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 14 | $\mathrm{EN}_{2}$ | Refresh and Watchdog Enable 2. In the 20-lead SSOP package, connecting Pin 14 to GND ${ }_{2}$ enables the input/output refresh and watchdog functionality for Side 2, supporting standard iCoupler operation. Tying Pin 14 to $V_{D D 2}$ disables the refresh and watchdog functionality for lowest power operation. See the DC Correctness and Low Power Operation section for a description of this mode. EN1 and EN2 must be set to the same logic state. |
| 6 | 15 | $\mathrm{V}_{\text {OB }}$ | Logic Output B. |
| 7 | 16 | $V_{\text {IA }}$ | Logic Input A. |
| N/A | 17 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 18 | NIC | Not Internally Connected. Leave this pin floating. |
| N/A | 19 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. In the 20-lead SSOP package, Pin 11 and Pin 19 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 8 | 20 | $V_{\text {DD2 }}$ | Supply Voltage for Isolator Side 2 ( 2.25 V to 3.6 V ). Connect a ceramic bypass capacitor in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 2}$ and $\mathrm{GND}_{2}$. |

[^4]
## TRUTH TABLES

Table 22 provides the truth table (positive logic) for the ADuM1240 and the ADuM1241, and Table 23 provides the truth table (positive logic) for the ADuM1245 and the ADuM1246. For a description of the abbreviations used in the truth tables, see Table 21.

Table 21. Truth Table Abbreviations

| Letter | Description |
| :--- | :--- |
| H | High level |
| L | Low level |
| $\uparrow$ | Rising data transition |
| $\downarrow$ | Falling data transition |
| X | Irrelevant |
| Qo | Level of Vox prior to levels being established |
| Z | High impedance |

Table 22. ADuM1240/ADuM1241 Truth Table (Positive Logic) ${ }^{1,2,3}$

| $\mathrm{V}_{\text {Ix }}$ Input | Vodi State | Vodo State | $\mathbf{E N}_{\mathrm{x}}$ State | Vox Output | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | Powered | Powered | L | H | Normal operation; data is high and refresh is enabled. |
| L | Powered | Powered | L | L | Normal operation; data is low and refresh is enabled. |
| X | Unpowered | Powered | L | H | Input unpowered. Outputs are in the default high state. Outputs return to the input state within $150 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. See the pin function descriptions (Table 19 and Table 20) for details. |
| X | Unpowered | Powered | H | Qo | Input unpowered. Outputs are static at the level that was last sent from the input or at the power-up level. See the pin function descriptions (Table 19 and Table 20) for details. |
| $\square$ | Powered | Powered | H | H | Output is high after propagation delay, refresh is disabled. |
| $\square$ | Powered | Powered | H | L | Output is low after propagation delay, refresh is disabled. |
| X | Powered | Unpowered | X | Z | Output unpowered. Output pins are in high impedance state. Outputs return to the input state within $150 \mu \mathrm{~S}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration. See the pin function descriptions (Table 19 and Table 20) for details. |

${ }^{1} V_{1 x}$ and $V_{0 x}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ).
${ }^{2} V_{D D I}$ refers to the power supply on the input side of a given channel ( $A, B, C$, or $D$ ).
${ }^{3} V_{D D O}$ refers to the power supply on the output side of a given channel ( $A, B, C$, or $D$ ).

Table 23. ADuM1245/ADuM1246 Truth Table (Positive Logic) ${ }^{1,2,3}$

| $\mathrm{V}_{\text {Ix }}$ Input | $\mathrm{V}_{\text {DDI }}$ State | $\mathrm{V}_{\text {Doo }}$ State | $\mathrm{EN}_{\mathrm{x}}$ State | Vox Output | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | Powered | Powered | L | H | Normal operation; data is high and refresh is enabled. |
| L | Powered | Powered | L | L | Normal operation; data is low and refresh is enabled. |
| X | Unpowered | Powered | L | L | Input unpowered. Outputs are in the default low state. Outputs return to the input state within $150 \mu \mathrm{~s}$ of $V_{\text {DDI }}$ power restoration. See the pin function descriptions (Table 19 and Table 20) for details. |
| X | Unpowered | Powered | H | Qo | Input unpowered. Outputs are static at the level that was last sent from the input or at the power-up level. See the pin function descriptions (Table 19 and Table 20) for details. |
| $\square$ | Powered | Powered | H | H | Output is high, refresh is disabled. |
| $\square$ | Powered | Powered | H | L | Output is low, refresh is disabled. |
| X | Powered | Unpowered | x | Z | Output unpowered. Output pins are in high impedance state. Outputs return to input state within $150 \mu \mathrm{~s}$ of $\mathrm{V}_{\mathrm{DDO}}$ power restoration. See the pin function descriptions (Table 19 and Table 20) for details. |

[^5]
## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. Current Consumption per Input vs. Data Rate for 2.5 V , $E N_{x}=$ Low Operation


Figure 10. Current Consumption per Output vs. Data Rate for 2.5 V , $E N_{x}=$ Low Operation


Figure 11. Current Consumption per Input vs. Data Rate for 3.3 V, $E N_{x}=$ Low Operation


Figure 12. Current Consumption per Output vs. Data Rate for 3.3 V, $E N_{x}=$ Low Operation


Figure 13. Current Consumption per Input vs. Data Rate for 2.5 V , $E N_{x}=$ High Operation


Figure 14. Current Consumption per Output vs. Data Rate for 2.5 V , $E N_{x}=$ High Operation


Figure 15. Current Consumption per Input vs. Data Rate for $V_{D D x}=3.3 \mathrm{~V}$, $E N_{x}=$ High Operation


Figure 16. Current Consumption per Output vs. Data Rate for $V_{D D x}=3.3 \mathrm{~V}$, $E N_{x}=$ High Operation


Figure 17. Typical IDDx Current per Input vs. Data Input Voltage for $V_{D D x}=3.3 \mathrm{~V}$


Figure 18. $I_{D D X}$ Current per Input vs. Data Input Voltage for $V_{D D x}=2.5 \mathrm{~V}$


Figure 19. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{D D x}=2.5 \mathrm{~V}$, Data Rate $=100 \mathrm{kbps}$


Figure 20. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{D D x}=3.3 \mathrm{~V}$, Data Rate $=100 \mathrm{kbps}$


Figure 21. Typical Input and Output Supply Current per Channel vs. Temperature for $V_{D D X}=2.5 \mathrm{~V}$, Data Rate $=1000 \mathrm{kbps}$


Figure 22. Typical Input and Output Supply Current per Channel vs. Temperature for VDDx $=3.3$ V, Data Rate $=1000 \mathrm{kbps}$


Figure 23. Typical Propagation Delay vs. Temperature for $V_{D D x}=3.3 \mathrm{~V}$ or $V_{D D x}=2.5 \mathrm{~V}$


Figure 24. Typical Glitch Filter Operation Threshold


Figure 25. Typical Refresh Period vs. Temperature for 3.3 V and 2.5 V Operation


Figure 26. Typical Refresh Period vs. VDDx Voltage

## APPLICATIONS INFORMATION

## PCB LAYOUT

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both the input and output supply pins: $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ (see Figure 27). Maintain the capacitor value between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ and for best results, ensure that the total lead length between both ends of the capacitor and the input power supply does not exceed 20 mm .

With proper PCB design choices, these digital isolators readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment. Refer to AN-1109 for PCB related electromagnetic interference (EMI) mitigation techniques, including board layout and stack up issues.


NIC $=$ NOT INTERNALLY CONNECTED.
Figure 27. Recommended PCB Layout, 20-Lead SSOP (RS-20)


Figure 28. Recommended PCB Layout, 8-Lead SOIC (R-8)
For applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this equal capacitive coupling of pins can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

## PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input to output propagation delay time for a high to low transition can differ from the propagation delay time of a low to high transition.


Figure 29. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values, and an indication of how accurately the timing of the input signal is preserved.

Channel to channel matching refers to the maximum amount the propagation delay differs between channels within a single component of the ADuM1240/ADuM1241/ADuM1245/ ADuM1246.
Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM1240/ ADuM1241/ADuM1245/ADuM1246 components operating under the same conditions.

## DC CORRECTNESS AND LOW POWER OPERATION

## Standard Operating Mode

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. When refresh and watchdog functions are enabled, by pulling $\mathrm{EN}_{1}$ and $\mathrm{EN}_{2}$ low, in the absence of logic transitions at the input for more than $\sim 140 \mu \mathrm{~s}$, a periodic set of refresh pulses, indicative of the correct input state, is sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately $200 \mu \mathrm{~s}$, the device assumes that the input side is unpowered or nonfunctional, in which case, the isolator watchdog circuit forces the output to a default state. The default state is either high, as in the ADuM1240 and ADuM1241 versions, or low, as in the ADuM1245 and ADuM1246 versions.

## Low Power Operating Mode

For the lowest power consumption, disable the refresh and watchdog functions of the ADuM1240/ADuM1241/ADuM1245/ ADuM1246 by pulling $\mathrm{EN}_{1}$ and $\mathrm{EN}_{2}$ to logic high. These control pins must be set to the same value on each side of the component for proper operation.
In this mode, the current consumption of the chip drops to the microampere range. However, be careful when using this mode, because dc correctness is no longer guaranteed at startup. For example, if the following sequence of events occurs:

1. Power is applied to Side 1.
2. A high level is asserted on the $\mathrm{V}_{\mathrm{IA}}$ input.
3. Power is applied to Side 2.

The high on $V_{\text {IA }}$ is not automatically transferred to the Side 2 $V_{\mathrm{OA}}$, and there can be a level mismatch that is not corrected until a transition occurs at $\mathrm{V}_{\text {IA }}$. When power is stable on each side, and a transition occurs on the input of the channel, the input and output state of that channel is correctly matched. This contingency can be resolved in several ways, such as sending dummy data, or toggling refresh on for a short period to force synchronization after turn on.

## ADuM1240/ADuM1241/ADuM1245/ADuM1246

## Recommended Input Voltage for Low Power Operation

The ADuM1240/ADuM1241/ADuM1245/ADuM1246 implement Schmitt trigger input buffers so that the devices operate cleanly in low data rate, or in noisy environments. Schmitt triggers allow a small amount of shoot through current when the input voltage is not approximate to either $\mathrm{V}_{\mathrm{DDx}}$ or $\mathrm{GND}_{\mathrm{x}}$ levels. Shoot through is possible because the two transistors are both slightly on when input voltages are in the middle of the supply range. For many digital devices, this leakage is not a large portion of the total supply current and cannot be noticed; however, in the ultralow power
ADuM1240/ADuM1241/ADuM1245/ADuM1246, this leakage can be larger than the total operating current of the device and must not be ignored.
To achieve optimum power consumption with the ADuM1240/ ADuM1241/ADuM1245/ADuM1246, always drive the inputs as near to $\mathrm{V}_{\mathrm{DDx}}$ or $\mathrm{GND}_{\mathrm{x}}$ levels as possible. Figure 17 and Figure 18 illustrate the shoot through leakage of an input; therefore, whereas the logic thresholds of the input are standard CMOS levels, optimum power performance is achieved when the input logic levels are driven within 0.5 V of either $\mathrm{V}_{\mathrm{DDx}}$ or $\mathrm{GND}_{\mathrm{x}}$ levels.

## MAGNETIC FIELD IMMUNITY

The limitation on the magnetic field immunity of the device is set by the condition in which, induced voltage in the transformer receiving coil is sufficiently large, to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM1240 is examined in a 3 V operating condition, because it represents the typical mode of operation for these products.
The pulses at the transformer output have an amplitude greater than 1.5 V . The decoder has a sensing threshold of about 1.0 V , therefore establishing a 0.5 V margin in which induced voltages are tolerated. The voltage induced across the receiving coil is given by

$$
\mathrm{V}=(-\mathrm{d} \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density.
$r_{n}$ is the radius of the $n^{\text {th }}$ turn in the receiving coil.
$N$ is the number of turns in the receiving coil.
Given the geometry of the receiving coil in the ADuM1240, and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 30.


Figure 30. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst case polarity, during a transmitted pulse, it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V . This is still higher than the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1240 transformers. Figure 31 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM1240 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component, could potentially be a concern. For the 1 MHz example noted, the user would have to place a 1.2 kA current 5 mm away from the ADuM1240 to affect component operation.


Figure 31. Maximum Allowable Current for Various Currents to ADuM1240 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Avoid PCB structures that form loops.

## POWER CONSUMPTION

The supply current with refresh enabled at a given channel of the ADuM1240/ADuM1241/ADuM1245/ADuM1246 isolators, is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$
\begin{aligned}
& I_{D D I}=I_{D D I(Q)} \\
& I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I(Q)}
\end{aligned}
$$

$$
f \leq 0.5 f_{r}
$$

$$
f>0.5 f_{r}
$$

For each output channel, the supply current is given by

$$
\begin{array}{rl}
I_{D D O}=I_{D D O(Q)} & f \leq 0.5 f_{r} \\
I_{D D O}=\left(I_{D D O}(D)+\left(0.5 \times 10^{-3}\right) \times C_{L} \times V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
f & f 0.5 f_{r}
\end{array}
$$

where:
$I_{D D I(D)}$ and $I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage ( V ).
$f$ is the input logic signal frequency ( MHz ); it is half the input data rate, expressed in units of Mbps.
$f_{r}$ is the input stage refresh rate $(\mathrm{Mbps})=1 / \mathrm{T}_{\mathrm{r}}(\mu \mathrm{s})$.
$I_{D D I(Q)}$ and $I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).
To calculate the total $V_{\text {DD1 }}$ and $V_{D D 2}$ supply current, the supply currents for each input and output channel corresponding to $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ are calculated and totaled. Figure 9 through Figure 16 show per channel supply currents as a function of data rate for an unloaded output condition.

## INSULATION LIFETIME

All insulation structures eventually degrade, when subjected to voltage stress for a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the
ADuM1240/ADuM1241/ADuM1245/ADuM1246.
Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.

The values shown in Table 18 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition, and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life, in some cases.

The insulation lifetime of the ADuM1240/ADuM1241/ ADuM1245/ADuM1246 depends on the voltage waveform type imposed across the isolation barrier. The $i$ Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 19, Figure 20, and Figure 21 illustrate these different isolation voltage waveforms.
Bipolar ac voltage is the most stringent environment. The goal of a 50 -year operating lifetime, under the ac bipolar condition, determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages, while still achieving a 50 -year service life. The working voltages listed in Table 18 can be applied while maintaining the 50year minimum lifetime, provided the voltages conform to either the unipolar ac or dc voltage case. Treat any cross-insulation voltage waveform that does not conform to Figure 33 or Figure 34 as a bipolar ac waveform, and limit peak voltage to the 50 -year lifetime voltage value listed in Table 18.

Note that the voltage presented in Figure 33 is shown as sinusoidal for illustration purposes only. It represents any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage must not cross 0 V .

RATED PEAK VOLTAGE


Figure 32. Bipolar AC Waveform
rated peak voltage


Figure 33. Unipolar AC Waveform
rated peak voltage


Figure 34. DC Waveform

## OUTLINE DIMENSIONS



Figure 35．8－Lead Standard Small Outline Package［SOIC＿N］ Narrow Body
（ $R$－8）
Dimensions shown in millimeters and（inches）


COMPLIANT TO JEDEC STANDARDS MO－150－AE
Figure 36．20－Lead Shrink Small Outline Package［SSOP］ （RS－20）
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1,2}$ | No. of Inputs, $V_{D D 1}$ Side | No. of Inputs, VDD2 Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 3.3 V | Output Default State | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1240ARZ | 2 | 0 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1240ARZ-RL7 | 2 | 0 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1240ARSZ | 2 | 0 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1240ARSZ-RL7 | 2 | 0 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1241ARZ | 1 | 1 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1241ARZ-RL7 | 1 | 1 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1241ARSZ | 1 | 1 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1241ARSZ-RL7 | 1 | 1 | 2 | 180 | High | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1245ARZ | 2 | 0 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1245ARZ-RL7 | 2 | 0 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1245ARSZ | 2 | 0 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1245ARSZ-RL7 | 2 | 0 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1246ARZ | 1 | 1 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1246ARZ-RL7 | 1 | 1 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead SOIC_N | R-8 |
| ADuM1246ARSZ | 1 | 1 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM1246ARSZ-RL7 | 1 | 1 | 2 | 180 | Low | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ Tape and reel is available. The addition of the -RL7 suffix indicates that the product is shipped on 7" tape and reel.

## NOTES

Data Sheet
NOTES

## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Isolators category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :
ADUM1281WARZ ADUM3160WBRWZ ADUM1280WARZ ADUM1442ARSZ-RL7 ADUM5230WARWZ ADUM1285WARZ
ADUM1285WCRZ ADUM1286WCRZ ADUM1445ARSZ-RL7 ADUM1285WBRZ ADUM1280WCRZ ADN4652BRWZ-RL7 MAX14850ASE+T MAX14932AAWE ISO1I813T ADUM2251WARWZ MAX14850AEE+T ADUM3471WARSZ ADUM3472WARSZ ADUM2250WARWZ SI8380P-IUR MAX12931FASA+ ADUM3211TRZ-EP-RL7 ADP1032ACPZ-2-R7 ADUM7223ACCZ-R7 ADP1032ACPZ-4-R7 ADP1032ACPZ-1-R7 ADP1032ACPZ-5-R7 ADP1032ACPZ-3-R7 ADUM3301WARWZ SI8388P-IUR ADUM141E0WBRQZ-RL7 ADUM141E0WBRQZ ADN4651BRWZ-RL7 ADUM1246ARZ-RL7 140U30 MCP2022A-330E/ST MCP2022A-500E/ST MCP2021-500E/P MCW1001A-I/SS IL260-1E IL260VE IL261-1E IL261VE IL262E IL3122E IL3185-3E IL34853E IL3685E IL514E


[^0]:    ${ }^{1}$ Protected by U.S. Patents $5,952,849,6,873,065,7,075,329,6,262,600$. Other patents pending.

[^1]:    ${ }^{1}$ tpsk is the magnitude of the worst case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

[^2]:    ${ }^{1}$ In accordance with UL1577, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ).
    ${ }^{2}$ In accordance with DIN V VDE V 0884-10, each ADuM1240/ADuM1241/ADuM1245/ADuM1246 is proof tested by applying an insulation test voltage $\geq 1050$ V peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). The asterisk (*) marked on the component designates DIN V VDE V 0884-10 approval.

[^3]:    ${ }^{1}$ Reference AN-1109 for specific layout guidelines.
    ${ }^{2}$ N/A means not applicable.

[^4]:    ${ }^{1}$ Reference AN-1109 for specific layout guidelines.
    ${ }^{2}$ N/A means not applicable.

[^5]:    ${ }^{1} V_{1 x}$ and $V_{0 x}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ).
    ${ }^{2} V_{\text {DDI }}$ refers to the power supply on the input side of a given channel ( $A, B, C$, or $D$ ).
    ${ }^{3} V_{D D O}$ refers to the power supply on the output side of a given channel ( $A, B, C$, or $D$ ).

