## General Description

The MAX7231/32/33/34 family of integrated circuits is a complete line of triplexed liquid crystal display (LCD) drivers. These devices interface microprocessors (or digital systems) to multiplexed numeric and alphanumeric displays. The MAX7231 drives 8 digits and accepts data in a parallel format. The MAX7232 drives 10 digits and accepts data in a serial format. Both devices feature two independent annunciators per digit. The MAX7233 drives 4 alphanumeric 18 segment characters. The MAX7234 drives 5 alphanumeric 18 segment characters.
Each device includes an input buffer, digit address decoding circuitry and mask-programmed ROM allowing six bits of input data to be decoded into 64 independent combinations of the output segments of each digit. This offloads the microprocessor system, reducing the ROM space and CPU time needed to service a display.

## Applications

These low-power LCD drivers are ideal for micro-processor-based portable applications where power consumption is a primary concern. Many applications also take advantage of the annunciator drive capability, which allows unlimited variations of display layout.

Portable instrumentation
Industrial equipment
Telecommunications
Medical equipment
Panel Meters
Machine control


Features

- MAX7231 drives 8 digits/7 segments; parallel input format; 2 annunciators per digit
- MAX7232 drives 10 digits/7 segments; serial input format; 2 annunciators per digit
- MAX7233 drives 4 alphanumeric characters/ 18 segments; parallel input format
- MAX7234 drives 5 alphanumeric characters/ 18 segments; serial input format
- On-chip oscillator
- Direct interface to microprocessors
- Monolithic, Low Power CMOS Design

Ordering Information

| PART | TEMP. RANGE | PACKAGE |
| :--- | :--- | :--- |
| MAX 7231 AFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX 7231 BFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX7231CFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX7232AFIPL | $-20^{\circ} \mathrm{C}$ to $.85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX7232BFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX7232CFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX7233AFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX 7233 BFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX 7234 AFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |
| MAX 7234 BFIPL | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 40 Lead Plastic DIP |

Ordering information continued on next page

Pin Configuration


## Triplexed LCD Decoder/Drivers

| DEvice | OUTPUT CODE | ANNUNCIATOR LOCATIONS | INPUT | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { MAX } 7231 \mathrm{AF} \\ & \text { MAX } 7231 \mathrm{BF} \\ & \text { MAX } 7231 \mathrm{CF} \end{aligned}$ | Hexdecimal Code B Code B | Both Annunicators <br> on COM3 <br> 1 Annunciator COM1 <br> 1 Annunciator COM3 | Parallel Entry <br> 4 bit Data <br> 2 bit Annunciators <br> 3 bit Address | $\begin{aligned} & 8 \text { Digits } \\ & \text { plus } \\ & 16 \text { Annunciators } \end{aligned}$ |
| MAX7232AF <br> MAX7232BF <br> MAX7232CF | Hexadecimal <br> Code B <br> Code B | Both Annunciators on COM3 <br> 1 Annunciator COM1 <br> 1 Annunciator COM3 | Serial Entry <br> 4 bit Data <br> 2 Bit Annunciators <br> 4 bit Address | 10 Digits plus 20 Annunciators |
| MAX7233AF | 64 Character (ASCII) 18 Segment (Half width numbers) | No independent Annunciators | Parallel Entry 6 bit (ASC\|I) <br> Data <br> 2 bit Address | Four Characters |
| MAX7233BF | 64 Character (ASCII) <br> 18 Segment <br> (Full width numbers) | No Independent Annunciators | Parallel Entry 6 bit (ASCII) Data <br> 2 bit Address | Four Characters |
| MAX7234AF | 64 Character (ASCII) <br> 18 Segment <br> (Half width numbers) | No Independent Annunciators | Serial Entry 6 bit (ASCII) Data <br> 3 bit Address | Five Characters |
| MAX7234BF | 64 Character (ASCII) <br> 18 Segment <br> (Full width numbers) | No Independent Annunciators | Serial Entry 6 bit (ASCII) Data <br> 3 bit Address | Five Characters |

## Ordering Information

Pin Configuration
(Continued from front page

| PART | TEMP RANGE | (Continued from front page) |
| :---: | :---: | :---: |
| MAX7231AFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7231BFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7231CFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7232AFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7232BFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7232CFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7233AFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7233BFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7234AFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |
| MAX7234BFIQ | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 Lead Plastic Chip Carrier |


| 40 Lead DIP |  |  |
| :---: | :---: | :---: |
| data clock input | $1 \underbrace{}_{40}$ | $\mathrm{r}^{*}$ |
| $\mathrm{v}_{\mathrm{DISP}}$ | 239 | \# wite input |
| COM1 | 38 | pata input |
| COM2 | 37 | data accepted |
| сом3 | 36 | $\square \mathrm{GND}$ OUPUT |
| 12 | 35 | 10x |
| 1r | 34 | P10\% |
| $1 \times$ | ${ }^{8}{ }^{\text {M X }} 7232^{33}$ | $\mathrm{P}^{102}$ |
| 22 | ${ }_{9}^{\text {MAX }}$ AF ${ }^{3}{ }^{32}$ | 9x |
| 2 C | 10 EF 31 | P9r |
| $2 \times$ | 11 CF 30 | P9z |
| 32 | $12 \quad 29$ | 78x |
| $3 \times$ | $13 \quad 28$ | Pry |
| 3 x | $14 \quad 27$ | $\square^{82}$ |
| 4 C | $15 \quad 26$ | $7{ }^{7 x}$ |
| 4 Y | $16 \quad 25$ | 习74 |
| $4 \times$ | $17 \quad 24$ | $7^{72}$ |
| 52 | $18 \quad 23$ | $\mathrm{D}^{6 \times}$ |
| $5 \times$ | $19 \quad 22$ | $\mathrm{P}^{64}$ |
| $5 \times$ | $20 \quad 21$ | $\mathrm{p}^{62}$ |


| Cs1] |  | $0 \mathrm{v}^{+}$ |
| :---: | :---: | :---: |
| $v_{\text {disp }}$ | 23 | 9 CS 2 |
| COM1 ${ }^{3}$ | 3 | ${ }_{8} \mathrm{~Pa}_{1}$ |
| COM2 | $4{ }^{3}$ | 7 Pa |
| сомз | 5 | ${ }^{6} \mathrm{OGND}$ |
| 12 | $6 \quad 35$ | ${ }_{5} \mathrm{P}^{\text {ds }}$ |
| 19 | $7 \quad 3$ | $4 \mathrm{pD4}$ |
| $1 \times$ |  | ${ }^{\square} \mathrm{D} 3$ |
| 1w | $9^{\text {MAX }}$ AF ${ }^{\text {a }}$ | 2 D 2 |
| 1 V | $\begin{array}{ll} A F \\ \text { 10 } & A F \\ B F \end{array}$ | ${ }^{181}$ |
| $10 \square$ | 11 | ¢00 |
| 22 | 12 | ${ }^{9} \mathrm{P} 4$ |
| $2 \times$ | 13 | ${ }^{8} \mathrm{Jav}$ |
| $2 \times$ | 14 | 77w |
| 2w | 15 | ${ }^{64}$ |
| 2 V | 16 | ${ }^{5} \square^{4 \gamma}$ |
| $20 \square$ | 17 | ${ }^{4}{ }^{\text {4 }}$ 4 |
| 32 | 18 | ${ }^{3} \mathrm{\square} 34$ |
| 3 r | 19 | 22 万3v |
| $3 \times$ | 20 | $2{ }^{21} 3 \mathrm{~W}$ |



## Triplexed LCD Decoder/Drivers

## ABSOLUTE MAXIMUM RATINGS

| Power Dissipation (Note 1) | - |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}^{+}$) | 6.5 V |
| Input Voltage (Note 2) | $1 \mathrm{~N} \leq 6.5 \mathrm{~V}$ |
| Display Voltage (Note 2) | . 3 V to $\mathrm{V}^{+}+0.3 \mathrm{~V}$ |
| Operating Temperature Ran | to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | - |
| Soldering Temperature (10 secis | $+300^{\circ} \mathrm{C}$ |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress may cause permanent damage to the device. These are stress ratings only, and unctional operation orated in the operational anytions of the specifications is not limited Exposure to abso sections of the specifications is not limited. Exposure to absodevice reliability.

ELECTRICAL CHARACTERISTICS ( $\mathrm{V}^{+}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless noted)

| PARAMETER | SYMBOL | CONDITIONS/DESCRIPTION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}^{+}$ |  |  | 4.5 |  | 5.5 | V |
| Data Retention Supply Voltage | $\mathrm{V}^{+}$ | Guaranteed Retention at 2V |  | 2 | 1.6 |  | V |
| Logic Supply Current | $1^{+}$ | Current from $\mathrm{V}^{+}$to Ground excluding Display, $\mathrm{V}_{\text {DISP }}=2 \mathrm{~V}$ |  |  | 30 | 100 | $\mu \mathrm{A}$ |
| Shutdown Total Current | Is | $\mathrm{V}_{\text {DISP }}$ Pin 2 Open, $T_{A}=+25^{\circ} \mathrm{C}$ |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| Display Voltage Range | VDISP | Ground $\leq \mathrm{V}_{\text {DISP }} \leq \mathrm{V}^{+}$ |  | 0 |  | $\mathrm{V}^{+}$ | V |
| Display Voltage Setup Current | Idisp | $V_{\text {DISP }}=\left(\mathrm{V}^{+}-3 \mathrm{~V}\right)$, Current from $\mathrm{V}^{+}$to $V_{\text {DISP }}$ On-Chip (Note 3), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 15 | 25 | $\mu \mathrm{A}$ |
| Display Voltage Setup Resistor Value | RoISP | One of Three Identical Resistors in String (Note 3), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 40 | 75 |  | k $\Omega$ |
| DC Component of Display Signals |  | Sample Test only, Voisp $=0 \mathrm{~V}$ |  |  | 1/4 | 1 | $\%\left(V^{+}-V_{\text {DISP }}\right)$ |
| Display Frame Rate | foisp | See Figure 2, $T_{A}=+25^{\circ} \mathrm{C}$ |  | 60 | 90 | 120 | Hz |
| Input Low Level (Note 3) | $\mathrm{V}_{\text {IL }}$ | MAX7231, MAX7233 <br> Pins 1, 30-35, 37-39 | MAX7232, MAX7234 |  |  | 0.8 | V |
| Input High Level (Note 3) | $\mathrm{V}_{\mathrm{IH}}$ |  | Pins 1,38,39 | 2.0 |  |  | V |
| Input Leakage | ILLK | MAX7231, MAX7233 Pins 1, 30-35, 37-39 | MAX7232, MAX7234 |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | Pins 1, 38, 39 |  | 5 |  | pF |
| Output Low Level | VOL | $\begin{aligned} & \text { Pin 37, MAX7232, MAX7234, IOL }=1 \mathrm{~mA}, \\ & \mathrm{~V}^{+}=4.5 \mathrm{~V}, \mathrm{IOH}=-500 \mu \mathrm{~A} \end{aligned}$ |  |  |  | 0.4 | $V$ |
| Output High Level | VOH |  |  | 4.1 |  |  | V |

AC CHARACTERISTICS $\mathrm{V}^{+}=5 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0-3 \mathrm{~V}$ INPUT SWINGS PARALLEL INPUT (MAX7231, MAX7233) See FIgure 5

| PARAMETER | SYMBOL | CONDITIONS/DESCRIPTION | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Chip Select Pulse Width | $\mathrm{t}_{\mathrm{cs}}$ |  | 500 | $\mathbf{3 5 0}$ |  | ns |
| Address/Data Setup Time | $\mathrm{t}_{\mathrm{ds}}$ |  | 350 |  |  | ns |
| Address/Data Hold Time | $\mathrm{t}_{\mathrm{dh}}$ |  | 0 | -20 |  | ns |
| Inter-Chip Select Time | $\mathrm{t}_{\mathrm{ics}}$ |  | 3.5 |  | $\mu \mathrm{~s}$ |  |

## AC CHARACTERISTICS

0-3V INPUT SWINGS SERIAL INPUT (MAX7232, MAX7234) See Figures 6, 7,8

| PARAMETER | SYMBOL | CONDITIONS/DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Clock Low Time | $\mathrm{t}_{\mathrm{c}}$ |  | 350 |  |  | ns |
| Data Clock Period | tcl |  | 1 |  |  | $\mu \mathrm{S}$ |
| Data Setup Time | tds |  | 350 |  |  | ns |
| Data Hold Time | tdh |  | 0 | -20 |  | ns |
| Write Pulse Width | twp |  | 500 | 350 |  | ns |
| Write Pulse to Clock at Initialization | ${ }^{\text {twll }}$ |  | 4.0 |  |  | $\mu \mathrm{S}$ |
| Data Accepted Low Output Delay | todl |  |  |  | 1 | $\mu \mathrm{S}$ |
| Data Accepted High Output Delay | todh |  |  | 1.5 | 3 | $\mu \mathrm{S}$ |
| Write Delay After Last Clock | tcws |  | 350 |  |  | ns |

Note 1: This limit refers to that of the package and will not be obtained during normal operation.
Note 2: Due to the SCR structure inherent in these devices, connecting any display terminal or the display voltage terminal to a voltage outside the power supply to the chip may cause destructive device latchup. The digital inputs should never be connected to a voltage less than -0.3 volts below ground, but may be connected to voltages above $\mathrm{V}+$ but not more than 6.5 volts above GND.
Note 3: $\quad \mathbf{V}^{+}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

## ハIJXI/VI

## Triplexed LCD Decoder/Drivers

TERMINAL DEFINITIONS
MAX7231 PARALLEL INPUT NUMERIC DISPLAY

| TERMINAL | PIN NO. | DESCRIPTION | FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { AN1 } \\ & \text { AN2 } \end{aligned}$ | $\begin{aligned} & 30 \\ & 31 \end{aligned}$ | Annunciator 1 Control Bit Annunciator 2 Control Bit | $\begin{aligned} & \text { High }=\text { ON } \\ & \text { Low }=\text { OFF } \end{aligned}$ | See Table 1 |
| BDO <br> BD1 <br> BD2 <br> BD3 | $\begin{aligned} & 32 \\ & 33 \\ & 34 \\ & 35 \end{aligned}$ | $\left.\begin{array}{l}\text { Least Significant } \\ \text { Most Significant }\end{array}\right\}$4 Bit Binary <br> Data Inputs | Input <br> Data <br> (See Table 2) | HIGH - Logical One (1) <br> LOW = Logical Zero (0) |
| $\begin{aligned} & \text { A0 } \\ & \text { A1 } \\ & \text { A2 } \end{aligned}$ | $\begin{aligned} & 37 \\ & 38 \\ & 39 \end{aligned}$ | $\left.\begin{array}{l}\text { Least Significant } \\ \text { Most Significant }\end{array}\right\}$3 Bit Digit <br> Address Inputs | Input Address (See Table 4) |  |
| $\overline{\mathrm{CS}}$ | 1 | Data Input Strobe/Chip Select (Note 3) | Trailing (Posit causes data in out to address | going) edge latches data, to be decoded and sent digit |

Note 3: CS has a special "mid-level" sense circuit that establishes a test mode if it is held near 3 V for several msec. Inadvertent triggering of this mode can be avoided by pulling it high when inactive. and driving it with fast rise and fall times.

## MAX7233 PARALLEL INPUT ALPHA DISPLAY



## MAX7232 and MAX7234 SERIAL DATA AND ADDRESS INPUT

| TERMINAL | PIN NO. | DESCRIPTION | FUNCTION |
| :--- | :---: | :--- | :--- |
| Data Input | 38 | Data + Address Shift Register Input | $\begin{array}{l}\text { HIGH - Logical One (1) } \\ \text { LOW - Logical Zero (O) }\end{array}$ |
| WRITE Input | 39 | Decode, Output, and Reset Strobe | $\begin{array}{l}\text { When DATA ACCEPTED Output is LOW, } \\ \text { positive going edge of WRITE causes data } \\ \text { in shift register to be decoded and sent to } \\ \text { addressed digit, then shift register and }\end{array}$ |
| control logic is reset. When DATA |  |  |  |
| ACCEPTED Output is HIGH, positive going |  |  |  |
| edge of WRITE triggers reset only. |  |  |  |$\}$

aLL DEVICES

| TERMINAL | PIN NO. | DESCRIPTION | FUNCTION |
| :---: | :---: | :---: | :---: |
| Display Voltage $\mathrm{V}_{\mathrm{DISP}}$ | 2 | Negative end of on-chip resistor string used to generate intermediate voltage levels for display. Shutdown Input. | Display voltage control. When open (or less than $1 V$ from $V^{+}$) chip is shutdown; oscillator stops, all display pins to $\mathrm{V}^{+}$. |
| Common Line Driver Outputs | 3,4,5 |  | Drive display commons, or rows. |
| Segment Line Driver Outputs | $\begin{array}{r} \hline 6-29 \\ 6-35 \\ \hline \end{array}$ | $\begin{aligned} & \text { (On MAX7231/33) } \\ & \text { (On MAX7232/34) } \\ & \hline \end{aligned}$ | Drive display segments, or columns. |
| $\mathrm{V}^{+}$ | 40 | Positive Supply |  |
| GND | 36 | Ground |  |

## Triplexed LCD Decoder／Drivers



Figure 2．Block Dlagram of MAX7232

## Triplexed LCD Decoder/Drivers

MAX7231/32/33/34


Figure 3. Block Diagram of MAX7233


Figure 4. Biock Diagram of MAX7234


Figure 5．Parallel Inout Timing

## ＿．．．．．．．．．．．．．．Detailed Description

## Parallel Input Interface

The MAX7231 and MAX7233 have a parallel interface allowing direct parallel connection to microproces－ sors．The address and data bits are latched on the positive going edge of the Chip Select．The positive going edge of Chip Select also triggers an internal monostable that enables the address decoder and latches the decoded data into the digit／character output latches．
Figure 5 shows the timing requirements for the parallel input devices（7231 and 7233）．To ensure that the new data does not appear at the decoder inputs before the previous decoded data is written to the outputs，there is a minimum time required between CHIP SELECT pulses．

Serial Input Interface
A WRITE pulse while Data Accepted Output is high will reset the serial input control logic，but will not latch any data．A WRITE pulse while Data Accepted Output is low will cause the MAX7232 and MAX7234 to decode the data，latch the data into the output latches and then reset the serial input control logic．
This assures that each data bit will be entered into the correct position in the shift register，depending
on the subsequent data clock inputs．The MAX7232＇s Data Accepted Output goes low after 8 Data Clock pulses，whereas the MAX7234＇s Data Accepted Out－ put goes low after 9 Data Clock Inpulses．Further Data Clock pulses occuring before a WRITE pulse will cause the Data Accepted Output to go high after 11 Data Clock pulses in the MAX7232 and the 10 Data Clock pulses in the MAX7234．In both cases，the serial input control logic is also reset when Data Accepted goes high．
The serial input timing diagram shown in Figure 6 illustrates the recommended procedure for enter－ ing data．
Note that the eleventh clock resets the shift register and control logic for the MAX7232，but the Data Accepted Output goes low after the eighth clock．As Figure 7 illustrates，this allows the user to reduce the data to eight bits．The MAX7232 then writes to the 7 segment display，but leaves the annunciators off． Nine Bits are clocked in if only AN2 is turned on．

The control logic of the MAX7234 is similar to the MAX7232，but nine bits are always required．As illu－ strated in Figure 8，the data bits are only latched if the WRITE input occurs after the ninth data bit has been entered and Data Accepted Output is low．

Triplexed LCD Decoder/Drivers

## MAX7231/32/33/34



Figure 6. One Digit Timing Diagram for the MAX7232. Writing Both Annunciators.


Figure 7. Input Timing Diagram of the MAX7232. Both Annunciators OFF.

## Triplexed LCD Decoder/Drivers



Figure 8. One Character Input Timing Diagram of the MAX7234.

## Temperature Compensation Temperature Effects

Temperature affects the performance of liquid crystal displays (LCD's) in two ways. As the display temperature drops, the response time of the display becomes longer. At very low temperatures, some displays may take several seconds to change to a new character. However, high-speed liquid crystal materials are available for low temperature environments.
Temperature has a significant effect on the variation of liquid crystal threshold voltage. The peak voltage ( $V_{P}$ ) required to turn on the display has a temperature coefficient of -7 to $-14 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ for typical liquid crystal materials used in multiplexed LCD's. This means that as the temperature increases, the threshold voltage


Figure 9. Temperature Dependence of Liquid Crystal Threshold
decreases. Figure 9 illustrates the dependence of peak voltage ( $V$ p) on temperature for the same liquid crystal material described in Figure 10. Assuming a fixed value for $V_{P}$, OFF segments begin to be visible when the threshold voltage drops below $\mathrm{Vp} / 3$. To avoid this problem at high temperature, $V_{p}$ may be set at a fixed voltage chosen to make the RMS OFF voltage, $\mathrm{V}_{\mathrm{p}} / 3$, just below the threshold voltage at the highest temperature expected. This is appropriate where display temperatures do not vary widely.


Figure 10. Applied RMS Voltage vs. Contrast.

## Triplexed LCD Decoder／Drivers

Display Voltage
An internal resistor string of three equal value resistors is used to generate the display drive voltages．One end of the string is available at Pin 2 （VOSP）and the other end is connected to $\mathrm{V}^{+}$on the chip．Pin 2，the user＇s input，allows the display voltage to be optimized for a particular liquid crystal material．Note that $V_{p}$ should be three times the threshold voltage for the liquid crystal material used （ $\mathrm{V}_{\mathrm{P}}=\mathrm{V}^{+}-\mathrm{V}_{\text {DISP }}$ ）．To avoid device latchup and possible destruction of the chip，never drive Pin 2 below Ground or above V ． ．
Figure 11 illustrates a simple method of generating a display voltage suitable for a particular display． A potentiometer with a maximum value of $200 \mathrm{k} \Omega$ connected from Pin 2 to Ground gives sufficient range adjustment to suit most displays．Due to the positive temperature coefficient of the resistors on－chip，this method for generating display voltage should be used only in applications where the tem－ perature variation of the chip and display will not vary more than $\pm 5^{\circ} \mathrm{C}\left(15^{\circ} \mathrm{F}\right)$ ．The power supply voltage also effects the display voltage．
The chip may be operated at the display voltage with VDISP connected to Ground in battery powered applications where the display voltage is the same as the battery voltage（typically 3 to 4.5 volts）．The inputs of the chip are designed such that they may be driven above $\mathrm{V}^{+}$without damage．This allows the chip and display to operate at a regulated 3 V while its inputs are driven by a microprocessor that is operating at a less well controlled 5 V supply．Under no circumstances should the inputs be driven more than 6.5 V above Ground．Independent adjustment of both voltage and temperature compensation is illustrated in Figure 12．Temperature compensation is performed by the ICL7663．
Another method of setting up a display voltage is illustrated in Figure 13．The five diodes（1N914 or equivalent），each have a forward drop of approxi－ mately 0.65 V ，with $20(\mu \mathrm{~A})$ at room temperature．This configuration is suitable for the 3 V display using the material properties as shown in Figures 9 and 10. More diodes may be added for higher voltage dis－ plays．Each diode has a negative temperature


[^0]coefficient of $-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\left(5\right.$ in series gives $-10 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ ）． Consequently，this circuit will provide reasonable temperature compensation．


Figure 13．Diode String VDISP Generator．

## Triplexing

The connection diagram for a typical 7－segment display font with 2 annunciators is illustrated in Figure 15．The MAX7231 and MAX7232（A and B suffix versions）numeric display drivers use this configuration．The voltage waveforms of the com－ mon lines and one segment line are illustrated in Figure 14．The＂ Y ＂segment line has been chosen as an example．This line intersects with COM1 to form the＂$A$＂segment，COM2 to form the＂$G$＂segment， and COM3 to form the＂D＂segment．Four different ON／OFF combinations of the＂$A$＂，＂$G$＂and＂$D$＂ segments and their corresponding waveforms of the＂$Y$＂segment line are illustrated in Figure 14．The schematic diagram in Figure 16 shows that each intersection acts as a capacitance from segment line to common line．Figure 17 illustrates the voltage across the＂$G$＂segment for the same four combina－ tions of ON／OFF segments shown in Figure 14.
The RMS voltage across the segment determines the degree of polarization for the liquid crystal material and thus the contrast of the segment．The

## Triplexed LCD Decoder/Drivers

RMS OFF voltage is always $V_{P} / 3$, whereas the RMS ON voltage is always $1.92 \mathrm{VP} / 3$. This is illustrated in Figure 17. The ratic of RMS ON to OFF voltage is fixed at 1.92 for a triplexed liquid crystal display.
Contrast vs. applied RMS voltage is shown in Figure 10 . With a $V p$ of 3.1 V , the RMS ON voltage is 2. V V and the RMS OFF voltage is 1.1 V . The OFF segment will have a contrast of less than $5 \%$, while the ON segments will have greater than $85 \%$ contrast.


Figure 14. Display Voltage Waveiorms


Figure 15. Connection Diagrams for Typical 7-Segment Displays


Figure 17. Voltage Waveforms on Segment g(Vg).

## Triplexed LCD Decoder／Drivers

## ＿．Output Codes and Display Fonts

The MAX7231 and MAX7232 numeric display drivers are programmed to drive 7 －segment displays plus 2 annunciators per digit．Refer to Table 1 for annun－ ciator input controls．The display connections for one digit are shown in Figure 18．Both annunciators are placed on COM3 on the＂$A$＂and＂$B$＂suffix devices．The＂A＂devices offer a＂hexadecimal＂ 7 －segment output，while the＂ B ＂devices offer＂Code $\mathrm{B}^{\prime \prime}$ outputs．This is illustrated in Table 2．Figure 19 illustrates the＂$C$＂device configuration．The Left

Table 1：Annunciator Decoding

| CODE INPUT |  | DISPLAY OUTPUT |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { AN } \\ 2 \end{gathered}$ | $\begin{gathered} \text { AN } \\ 1 \end{gathered}$ | MAX7231 A／B <br> MAX7232 A／B BOTH ANNUNCIATORS ON COM 3 | $\begin{gathered} \text { MAX7231C } \\ \text { MAX7232C } \\ \text { LH } \\ \text { ANNUNCIATOR } \\ \text { COM } 1 \\ \text { RH } \\ \text { ANNUNCIATOR } \\ \text { COM } 3 \end{gathered}$ |
| 0 | 0 | 8 | 8 |
| 0 | 1 | Q | 8. |
| 1 | 0 | 8. | $Q$ |
| 1 | 1 | 8. | 8. |

Table 2：Binary Data Decoding
（MAX7231／MAX7232）

| CODE INPUT |  |  |  | DISPLAY OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} B D \\ 3 \end{gathered}$ | $\begin{gathered} B D \\ 2 \end{gathered}$ | $\begin{gathered} \mathrm{BD} \\ 1 \end{gathered}$ | $\begin{gathered} B D \\ 0 \end{gathered}$ | HEX | $\underset{B}{\text { CODE }}$ |
| 0 | 0 | 0 | 0 | If | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 2 | 2 |
| 0 | 0 | 1 | 1 | 3 | 3 |
| 0 | 1 | 0 | 0 | 4 | 4 |
| 0 | 1 | 0 | 1 | 5 | 5 |
| 0 | 1 | 1 | 0 | 5 | $E$ |
| 0 | 1 | 1 | 1 | 7 | 7 |
| 1 | 0 | 0 | 0 | 8 | 8 |
| 1 | 0 | 0 | 1 | 3 | 9 |
| 1 | 0 | 1 | 0 | 9 | － |
| 1 | 0 | 1 | 1 | $b$ | $E$ |
| 1 | 1 | 0 | 0 | E | H |
| 1 | 1 | 0 | 1 | 0 | $L$ |
| 1 | 1 | 1 | 0 | $E$ | $\rho$ |
| 1 | 1 | 1 | 1 | $F$ | BLANK |

hand annunciator is placed on COM1（AN2）and the right hand annunciator（usually a decimal point） is placed on COM3（AN1）．Only a＂Code B＂output is offered for the＂C＂devices．
Both the MAX7233 and MAX7234 are supplied in＂A＂ and＂B＂versions，decoding an ASCII 6－bit subset to an 18－segment display，with 16 ＂flag＂segments and 2 ＂dots＂．Figure 20 illustrates the layout for a single character．The＂ A ＂devices have numbers which are half－width and the＂$B$＂devices have full－width num－ bers．Refer to Table 3 for output decoding．

Table 3：Data Decoding－ 18 Segment （MAX7233／MAX7234）

| CODE INPUT |  |  |  | DISPLAY OUTPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D5 D4 |  |  | $\frac{A}{\text { VERSION VERSION }}$ |  |
| D3 | D2 | D1 | D0 | 0，0 | 0，1 | 1，0 |  |  |
| 0 | 0 | 0 | 0 | $\square$ | P |  | $\square$ | ［］ |
| 0 | 0 | 0 | 1 | 白 | $\square$ | ！ | 1 | 1 |
| 0 | 0 | 1 | 0 | B | 尺 | 11 | $\underline{ }$ | $\underline{2}$ |
| 0 | 0 | 1 | 1 |  | 5 | 王 | 7 | 33 |
| 0 | 1 | 0 | 0 | I | T | 䓣 | 4 | 4 |
| 0 | 1 | 0 | 1 | E | $\square$ | 耇 | 5 | 5 |
| 0 | 1 | 1 | 0 | $F$ | $V$ | 8 | $\square$ | $\varepsilon_{5}$ |
| 0 | 1 | 1 | 1 | $\square$ | $W$ | 1 |  | 7 |
| 1 | 0 | 0 | 0 | H | $X$ | ＜ | $\theta$ | $E 3$ |
| 1 | 0 | 0 | 1 | T | Y | ＞ | 9 | 53 |
| 1 | 0 | 1 | 0 | J | $Z$ | ＊ |  |  |
| 1 | 0 | 1 | 1 | K | ［ | ＋ |  |  |
| 1 | 1 | 0 | 0 | L | $\checkmark$ | 1 |  | $\leqslant$ |
| 1 | 1 | 0 | 1 | $M$ | J | － |  | ＝ |
| 1 | 1 | 1 | 0 | N | $\lambda$ |  |  | 5 |
| 1 | 1 | 1 | 1 | $\square$ | $\leftarrow$ | $/$ |  | 2 |

# Triplexed LCD Decoder/Drivers 

Table 4: Address Decoding (MAX7231/7232)

| CODE INPUT |  |  | DISPLAY <br> OUTPUT |  |
| :---: | :---: | :---: | :---: | :---: |
| MAX <br> 7232 <br> ONLY |  |  |  |  |
| A3 | A2 | A1 | AO | DELECTED |
| 0 | 0 | 0 | 0 | D1 |
| 0 | 0 | 0 | 1 | D2 |
| 0 | 0 | 1 | 0 | D3 |
| 0 | 0 | 1 | 1 | D4 |
| 0 | 1 | 0 | 0 | D5 |
| 0 | 1 | 0 | 1 | D6 |
| 0 | 1 | 1 | 0 | D7 |
| 0 | 1 | 1 | 1 | D8 |
| 1 | 0 | 0 | 0 | D9 |
| 1 | 0 | 0 | 1 | D10 |
| 1 | 0 | 1 | 0 | NONE |
| 1 | 0 | 1 | 1 | NONE |
| 1 | 1 | 0 | 0 | NONE |
| 1 | 1 | 0 | 1 | NONE |
| 1 | 1 | 1 | 0 | NONE |
| 1 | 1 | 1 | 1 | NONE |

Table 5: Address Decoding (MAX7233/7234)

| CODE INPUT |  |  | DIGIT SELECTED |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { MAX } \\ & 7234 \\ & \text { ONLY } \end{aligned}$ |  |  |  |
| A2 | A1 | AO |  |
| 0 | 0 | 0 | D1 |
| 0 | 0 | 1 | D2 |
| 0 | 1 | 0 | D3 |
| 0 | 1 | 1 | D4 |
| 1 | 0 | 0 | D5 |
| 1 | 0 | 1 | NONE |
| 1 | 1 | 0 | NONE |
| 1 | 1 | 1 | NONE |



Figure 18. Display Fonts for MAX7231 and 7232. (Suffix Versions " $A$ " and " $B$ ").


Figure 19. Display Fonts for MAX7231 and 7232. (Suffix Version "C").


Figure 20. Display Fonts for MAX7233 and 7234. (18-Segment Alphanumeric).

Triplexed LCD
Decoder/Drivers


Figure 21. EPROM-Coded Message System. This circuit cycles through a message coded in the EPROM. pausing at the end of each ine, or whenever coded on $Q_{6}$.

## Triplexed LCD Decoder／Drivers



Figure 22．MC6802 Microprocessor with 16 Character 16 Segment ASCIILiquid Crystal Display．

Package Information


Triplexed LCD Decoder/Drivers

## MAX7231/32/33/34



Chip Topography


[^1]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LCD Drivers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
874390R NJU6432BFH1 LC75821WHS-E LC75827W-E LC75827WS-E LC75829PE-H LC75832WS-TBM-E LC75836WH-E LC75874WHS-SH-E LC75890W-NH LC75897PW-E LC75829PEH-TLA-H LC75829PW-H LC75832E-E LC75832W-E LC75835W-TBME LC75852W-E LC75853NEHS-E LC75874W-E LC79430KNE-E LC79431KNE-E FAN7317BMX MAX8795AGCJ/V+ MAX16929AGUI/V+ MAX16929DGUI/V+ PCF8578T/1,112 PCF8533U/2/F2,026 LC75839PW-H LC75853NW-E MAX16928BGUP/V+ LC75884W-E LC75832EH-E LC75890W-2H LC75847T-E LC75832WS-E LC75814VS-TLM-E MAX8726EUE+ MAX8570ELT+T FP7720FE9 TPS65132T6YFFT TPS65132WRVCT BU97501KV-E2 BU9795AFV-E2 BU9799KV-E2 ICL7136CMH+D ICM7211AMIQH+TD ICL7116CQH+D AP5727WG-7 BD8153EFV-E2 MAX8795AGCJ


[^0]:    Figure 11．Simple Display Voltage Adjustment．

[^1]:    Maxim cannot assume responsibility for use of any circuity other than circuitry entirely ombodied in a Maxim product. No circull patent liconses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

