## Features

- Fast Read Access Time - 70 ns
- Automatic Page Write Operation
- Internal Address and Data Latches for 64 Bytes
- Internal Control Timer
- Fast Write Cycle Times
- Page Write Cycle Time: $\mathbf{3} \mathbf{~ m s}$ or 10 ms Maximum
- 1 to 64-byte Page Write Operation
- Low Power Dissipation
- 80 mA Active Current
- 3 mA Standby Current
- Hardware and Software Data Protection
- DATA Polling for End of Write Detection
- High Reliability CMOS Technology
- Endurance: $10^{4}$ or $10^{5}$ Cycles
- Data Retention: 10 Years
- Single 5V $\pm 10 \%$ Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-wide Pinout
- Full Military and Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Option


## 1. Description

The AT28HC256 is a high-performance electrically erasable and programmable readonly memory. Its 256 K of memory is organized as 32,768 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the AT28HC256 offers access times to 70 ns with power dissipation of just 440 mW . When the AT28HC256 is deselected, the standby current is less than 5 mA .

The AT28HC256 is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the address and 1 to 64 bytes of data are internally latched, freeing the addresses and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by $\overline{\text { DATA }}$ Polling of $\mathrm{I} / \mathrm{O}$. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28 HC 256 has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.


AT28HC256
2. Pin Configurations

| Pin Name | Function |
| :--- | :--- |
| A0 - A14 | Addresses |
| $\overline{\mathrm{CE}}$ | Chip Enable |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\mathrm{I} / \mathrm{O}-\mathrm{I} / \mathrm{O7}$ | Data Inputs/Outputs |
| NC | No Connect |
| DC | Don't Connect |

### 2.1 28-lead TSOP Top View



### 2.2 28-lead PGA Top View

| $\begin{gathered} 4 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} 3 \\ \text { A7 } \end{gathered}$ | A14 | $\frac{27}{\mathrm{WE}}$ | $\begin{gathered} 26 \\ \text { A13 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| 5 | 2 | 28 | 24 | 25 |
| A5 | A12 | VCC | A9 | A8 |
| $\begin{gathered} \hline 7 \\ \text { A3 } \end{gathered}$ | $\begin{gathered} 6 \\ \text { A4 } \end{gathered}$ |  | $\frac{22}{O E}$ | $\begin{gathered} 23 \\ \text { A11 } \end{gathered}$ |
| $\begin{gathered} 9 \\ \text { A1 } \end{gathered}$ | $\begin{gathered} 8 \\ \text { A2 } \end{gathered}$ |  | $\frac{20}{\mathrm{CE}}$ | $\begin{gathered} 21 \\ \text { A10 } \end{gathered}$ |
| $\begin{gathered} 11 \\ \mathrm{I} / \mathrm{OO} \end{gathered}$ | $\begin{aligned} & 10 \\ & \text { AO } \end{aligned}$ | $\begin{gathered} 14 \\ \text { GND } \end{gathered}$ | $\begin{gathered} \hline 16 \\ \mathrm{I} / \mathrm{O} 4 \end{gathered}$ | $\begin{gathered} 19 \\ \mathrm{I} / \mathrm{O} \end{gathered}$ |
| $\begin{gathered} 12 \\ \text { I/O1 } \end{gathered}$ | $\begin{gathered} 13 \\ \mathrm{I} / \mathrm{O} 2 \end{gathered}$ | $\begin{gathered} \hline 15 \\ \mathrm{I} / \mathrm{O} 3 \end{gathered}$ | $\begin{gathered} 17 \\ \text { I/O5 } \end{gathered}$ | $\begin{array}{c\|} \hline 18 \\ \text { I/O6 } \end{array}$ |

2.3 32-pad LCC, 32-lead PLCC Top View


Note: PLCC package pins 1 and 17 are Don't Connect.

### 2.4 28-lead Cerdip/Flatpack/SOIC Top View

|  | $\bigcirc$ |  |  |
| :---: | :---: | :---: | :---: |
| A14 | 1 | 28 | $\square \mathrm{VCC}$ |
| A12 | 2 | 27 | $\overline{\mathrm{WE}}$ |
| A7 | 3 | 26 | $\square$ A13 |
| A6 | 4 | 25 | $\square \mathrm{A} 8$ |
| A5 | 5 | 24 | $\square \mathrm{A} 9$ |
| A4 | 6 | 23 | A11 |
| A3 | 7 | 22 | $\overline{\text { OE }}$ |
| A2 | 8 | 21 | A10 |
| A1 | 9 | 20 | $\overline{C E}$ |
| A0 | 10 | 19 | I/O7 |
| I/O0 | 11 | 18 | I/O6 |
| I/O1 | 12 | 17 | I/O5 |
| I/O2 | 13 | 16 | $\mathrm{I} / \mathrm{O} 4$ |
| GND | 14 | 15 | I/O3 |

## 3. Block Diagram



## 4. Device Operation

### 4.1 Read

The AT28HC256 is accessed like a Static RAM. When $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ are low and $\overline{\mathrm{WE}}$ is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state when either $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

### 4.2 Byte Write

A low pulse on the $\overline{\mathrm{WE}}$ or $\overline{\mathrm{CE}}$ input with $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ low (respectively) and $\overline{\mathrm{OE}}$ high initiates a write cycle. The address is latched on the falling edge of $\overline{C E}$ or $\overline{W E}$, whichever occurs last. The data is latched by the first rising edge of $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$. Once a byte write has been started it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of $\mathrm{t}_{\mathrm{wc}}$, a read operation will effectively be a polling operation.

### 4.3 Page Write

The page write operation of the AT28HC256 allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by 1 to 63 additional bytes. Each successive byte must be written within $150 \mu \mathrm{~s}\left(\mathrm{t}_{\mathrm{BLC}}\right)$ of the previous byte. If the $\mathrm{t}_{\mathrm{BLC}}$ limit is exceeded the AT28C256 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6-A14 inputs. That is, for each $\overline{\text { WE }}$ high to low transition during the page write operation, A6-A14 must be the same.

The A0 to A5 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

## 4.4 $\overline{\text { DATA }}$ Polling

The AT28HC256 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

### 4.5 Toggle Bit

In addition to $\overline{\text { DATA }}$ Polling the AT28HC256 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Testing the toggle bit may begin at any time during the write cycle.

### 4.6 Data Protection

If precautions are not taken, inadvertent writes to any 5-volt-only nonvolatile memory may occur during transition of the host system power supply. Atmel ${ }^{\circledR}$ has incorporated both hardware and software features that will protect the memory against inadvertent writes.

### 4.6.1 Hardware Protection

Hardware features protect against inadvertent writes to the AT28HC256 in the following ways: (a) $\mathrm{V}_{\mathrm{CC}}$ sense - if $\mathrm{V}_{\mathrm{CC}}$ is below 3.8 V (typical) the write function is inhibited; (b) $\mathrm{V}_{\mathrm{Cc}}$ power-on delay - once $\mathrm{V}_{\mathrm{Cc}}$ has reached 3.8 V the device will automatically time out 5 ms typical) before allowing a write; (c) write inhibit - holding any one of $\overline{\mathrm{OE}}$ low, $\overline{\mathrm{CE}}$ high or $\overline{\mathrm{WE}}$ high inhibits write cycles; and (d) noise filter - pulses of less than 15 ns (typical) on the $\overline{W E}$ or $\overline{C E}$ inputs will not initiate a write cycle.

### 4.6.2 Software Data Protection

A software controlled data protection feature has been implemented on the AT28HC256. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28HC256 is shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific bytes of data are written to three specific addresses (refer to "Software Data Protection" algorithm). After writing the 3-byte command sequence and after $t_{w c}$ the entire AT28HC256 will be protected against inadvertent write operations. It should be noted, that once protected the host may still perform a byte or page write to the AT28HC256. This is done by preceding the data to be written by the same 3-byte command sequence.

Once set, SDP will remain active unless the disable command sequence is issued. Power transitions do not disable SDP and SDP will protect the AT28HC256 during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. It should also be noted that the data in the enable and disable command sequences is not written to the device and the memory addresses used in the sequence may be written with data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the three byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of $t_{w c}$, read operations will effectively be polling operations.

### 4.7 Device Identification

An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to $12 \mathrm{~V} \pm 0.5 \mathrm{~V}$ and using address locations 7 FCOH to 7 FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

### 4.8 Optional Chip Erase Mode

The entire device can be erased using a 6-byte software code. Please see "Software Chip Erase" application note for details.

## 5. DC and AC Operating Range

|  |  | AT28HC256-70 | AT28HC256-90 | AT28HC256-12 |
| :--- | :--- | :---: | :---: | :---: |
| Operating <br> Temperature (Case) | Ind. | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ |
|  | Mil. |  | $-55^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ |
|  | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ |  |

## 6. Operating Modes

| Mode | $\overline{C E}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | 1/0 |
| :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{D}_{\text {OUT }}$ |
| Write ${ }^{(2)}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{D}_{\text {IN }}$ |
| Standby/Write Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{X}^{(1)}$ | X | High Z |
| Write Inhibit | X | X | $\mathrm{V}_{\text {IH }}$ |  |
| Write Inhibit | X | $\mathrm{V}_{\mathrm{IL}}$ | X |  |
| Output Disable | X | $\mathrm{V}_{\mathrm{IH}}$ | X | High Z |
| Chip Erase | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{H}}{ }^{(3)}$ | $\mathrm{V}_{\text {IL }}$ | High Z |

Notes: 1. X can be $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$.
2. Refer to $A C$ programming waveforms.
3. $\mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

## 7. Absolute Maximum Ratings*


*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## 8. DC Characteristics

| Symbol | Parameter | Condition |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {LO }}$ | Output Leakage Current | $\mathrm{V}_{\text {I/O }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{SB} 1}$ | $\mathrm{V}_{\mathrm{CC}}$ Standby Current TTL | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | AT28HC256-90, -12 |  | 3 | mA |
|  |  |  | AT28HC256-70 |  | 60 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | $\mathrm{V}_{\text {CC }}$ Standby Current CMOS | $\overline{C E}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | AT28HC256-90, -12 |  | 300 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ Active Current | $\mathrm{f}=5 \mathrm{MHz} ; \mathrm{l}_{\text {OUT }}=0 \mathrm{~mA}$ |  |  | 80 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2.0 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=6.0 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  | 2.4 |  | V |

## 9. AC Read Characteristics

| Symbol | Parameter | AT28HC256-70 |  | AT28C256-90 |  | AT28HC256-12 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay |  | 70 |  | 90 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{CE}}{ }^{(1)}$ | $\overline{\mathrm{CE}}$ to Output Delay |  | 70 |  | 90 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{OE}}{ }^{(2)}$ | $\overline{\mathrm{OE}}$ to Output Delay | 0 | 35 | 0 | 40 | 0 | 50 | ns |
| $\mathrm{t}_{\mathrm{DF}}{ }^{(3)(4)}$ | $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ to Output Float | 0 | 35 | 0 | 40 | 0 | 50 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ or Address, whichever occurred first | 0 |  | 0 |  | 0 |  | ns |

10. AC Read Waveforms ${ }^{(1)(2)(3)(4)}$


Notes: 1. $\overline{C E}$ may be delayed up to $t_{A C C}-t_{C E}$ after the address transition without impact on $t_{A C C}$.
2. $\overline{\mathrm{OE}}$ may be delayed up to $\mathrm{t}_{\mathrm{CE}}-\mathrm{t}_{\mathrm{OE}}$ after the falling edge of $\overline{\mathrm{CE}}$ without impact on $\mathrm{t}_{\mathrm{CE}}$ or by $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$ after an address change without impact on $\mathrm{t}_{\mathrm{ACC}}$.
3. $t_{D F}$ is specified from $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ whichever occurs first $\left(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\right)$.
4. This parameter is characterized and is not $100 \%$ tested.

## 11. Input Test Waveforms and Measurement Level



## 12. Output Test Load



## 13. Pin Capacitance

$\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}=25^{\circ} \mathrm{C}^{(1)}$

| Symbol | Typ | Max | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | 8 | 12 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |

Note: 1. This parameter is characterized and is not $100 \%$ tested.
14. AC Write Characteristics

| Symbol | Parameter | Min | Max |
| :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{AS}}, \mathrm{t}_{\mathrm{OES}}$ | Address, $\overline{\text { OE Setup Time }}$ | 0 |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 50 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip Select Setup Time | 0 | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Chip Select Hold Time | 0 | ns |
| $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width (产E or $\overline{\mathrm{CE}})$ | 100 | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 50 | ns |
| $\mathrm{t}_{\mathrm{DH}}, \mathrm{t}_{\mathrm{OEH}}$ | Data, $\overline{\text { OE Hold Time }}$ | 0 | ns |
| $\mathrm{t}_{\mathrm{DV}}$ | Time to Data Valid | $\mathrm{NR}^{(1)}$ | ns |

Note: 1. NR = No Restriction.

## 15. AC Write Waveforms

### 15.1 WE Controlled



### 15.2 CE Controlled



## 16. Page Mode Write Characteristics

| Symbol | Parameter | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {WC }}$ | Write Cycle Time (option available) | AT28HC256 |  | 5 | 10 |
|  | AT28HC256F |  | ms |  |  |
| $\mathrm{t}_{\mathrm{AS}}$ | Address Setup Time | 0 |  | 3 | ms |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data Setup Time | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{WP}}$ | Write Pulse Width | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{BLC}}$ | Byte Load Cycle Time |  |  | ns |  |
| $\mathrm{t}_{\text {WPH }}$ | Write Pulse Width High | 50 |  | 150 | $\mu \mathrm{~s}$ |

## 17. Page Mode Write Waveforms ${ }^{(1)(2)}$



Notes: 1. A6 through A14 must specify the same page address during each high to low transition of $\overline{\mathrm{WE}}$ (or $\overline{\mathrm{CE}}$ ).
2. $\overline{\mathrm{OE}}$ must be high only when $\overline{\mathrm{WE}}$ and $\overline{\mathrm{CE}}$ are both low.

## 18. Chip Erase Waveforms



$$
\begin{aligned}
& \mathrm{t}_{\mathrm{S}}=\mathrm{t}_{\mathrm{H}}=5 \mu \mathrm{sec}(\mathrm{~min} .) \\
& \mathrm{t}_{\mathrm{W}}=10 \mathrm{msec}(\mathrm{~min} .) \\
& \mathrm{V}_{\mathrm{H}}=12.0 \mathrm{~V} \pm 0.5 \mathrm{~V}
\end{aligned}
$$

19. Software Data Protection Enable Algorithm ${ }^{(1)}$


WRITES ENABLED(2)
$\downarrow$


ENTER DATA PROTECT STATE

Notes: 1. Data Format: I/O7-I/O0 (Hex); Address Format: A14-A0 (Hex).
2. Write Protect state will be activated at end of write even if no other data is loaded.
3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
4. 1 to 64 bytes of data are loaded.
20. Software Data Protection

Disable Algorithm ${ }^{(1)}$


EXIT DATA PROTECT STATE ${ }^{(3)}$

## 22. Data Polling Characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 |  |  |
| $\mathrm{t}_{\mathrm{OEH}}$ | $\overline{\text { OE Hold Time }}$ | 0 |  | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | $\overline{\text { OE to Output Delay }}{ }^{(2)}$ |  |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See "AC Read Characteristics" on page 6.

## 23. Data Polling Waveforms



## 24. Toggle Bit Characteristics ${ }^{(1)}$

| Symbol | Parameter | Min | Typ | Max |
| :--- | :--- | :---: | :---: | :---: |
| $t_{\text {DH }}$ | Data Hold Time | 10 |  |  |
| $t_{\text {OEH }}$ | OE Hold Time | 10 |  | ns |
| $t_{\text {OE }}$ | $\overline{\text { OE to Output Delay }}{ }^{(2)}$ |  |  | ns |
| $t_{\text {OEHP }}$ | OE High Pulse | 150 |  | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 |  | ns |

Notes: 1. These parameters are characterized and not $100 \%$ tested.
2. See "AC Read Characteristics" on page 6.

## 25. Toggle Bit Waveforms



Notes: 1. Toggling either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ or both $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ will operate toggle bit.
2. Beginning and ending state of $\mathrm{l} / \mathrm{O} 6$ will vary.
3. Any address location may be used but the address should not vary.
26. Normalized Icc Graphs


NORMALIZED SUPPLY CURRENT vs. ADDRESS FREQUENCY


NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE


## 27. Ordering Information

### 27.1 Military Dual Marked Package

### 27.1.1 AT28HC256

| $\begin{aligned} & \mathbf{t}_{\mathrm{ACC}} \\ & \mathrm{(ns}) \end{aligned}$ | $\mathrm{I}_{\mathrm{Cc}}(\mathrm{mA})$ |  | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby |  |  |  |
| 90 | 80 | 0.3 | AT28HC256-90DM/883 5962-88634 03 XX | 28D6 | Military/883C <br> Class B, Fully Compliant $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ |
|  |  |  | AT28HC256-90FM/883 5962-88634 03 ZX | 28F |  |
|  |  |  | AT28HC256-90LM/883 5962-88634 03 YX | 32L |  |
|  |  |  | AT28HC256-90UM/883 5962-88634 03 UX | 28U |  |
| 120 | 80 | 0.3 | AT28HC256-12DM/883 $\text { 5962-88634 } 01 \text { XX }$ | 28D6 |  |
|  |  |  | AT28HC256-12FM/883 <br> 5962-88634 01 ZX | 28F |  |
|  |  |  | $\begin{aligned} & \text { AT28HC256-12LM/883 } \\ & 5962-8863401 \mathrm{YX} \end{aligned}$ | 32L |  |
|  |  |  | $\begin{aligned} & \text { AT28HC256-12UM/883 } \\ & 5962-8863401 \text { UX } \end{aligned}$ | 28 U |  |


| Package Type |  |
| :--- | :--- |
| $\mathbf{2 8 D 6}$ | 28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip) |
| $\mathbf{2 8 F}$ | 28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack) |
| $\mathbf{3 2 L}$ | 32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC) |
| $\mathbf{2 8 U}$ | 28-pin, Ceramic Pin Grid Array (PGA) |
|  |  |
| Blank | Standard Device: Endurance $=10 \mathrm{~K}$ Write Cycles; Write Time $=10 \mathrm{~ms}$ |
| $\mathbf{E}$ | High Endurance Option: Endurance $=$ 100K Write Cycles |
| $\mathbf{F}$ | Fast Write Option: Write Time $=3 \mathrm{~ms}$ |

27.1.2 AT28HC256E ${ }^{(1)}$

| $\mathrm{t}_{\mathrm{ACC}}$ <br> (ns) | $\mathrm{I}_{\mathrm{cc}}(\mathrm{mA})$ |  | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby |  |  |  |
| 90 | 80 | 0.3 | AT28HC256E-90DM/883 | 28D6 | Military/883C <br> Class B, Fully Compliant $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ |
|  |  |  | AT28HC256E-90FM/883 | 28F |  |
|  |  |  | AT28HC256E-90LM/883 | 32L |  |
|  |  |  | AT28HC256E-90UM/883 | 28 U |  |
| 120 | 80 | 0.3 | AT28HC256E-12DM/883 | 28D6 |  |
|  |  |  | AT28HC256E-12FM/883 | 28F |  |
|  |  |  | AT28HC256E-12LM/883 | 32L |  |
|  |  |  | AT28HC256E-12UM/883 | 28U |  |

Note: 1. No dual marking for this device.

### 27.1.3 AT28HC256F

| $\mathrm{t}_{\mathrm{ACC}}$ <br> (ns) | $\mathrm{I}_{\mathrm{cc}}(\mathrm{mA})$ |  | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby |  |  |  |
| 90 | 80 | 0.3 | AT28HC256F-90DM/883 $\text { 5962-88634 } 04 \text { XX }$ | 28D6 | Military/883C <br> Class B, Fully Compliant $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.125^{\circ} \mathrm{C}\right)$ |
|  |  |  | AT28HC256F-90FM/883 5962-88634 04 ZX | 28F |  |
|  |  |  | $\begin{aligned} & \text { AT28HC256F-90LM/883 } \\ & 5962-8863404 \mathrm{YX} \end{aligned}$ | 32L |  |
|  |  |  | AT28HC256F-90UM/883 5962-88634 04 UX | 28 U |  |
| 120 | 80 | 0.3 | AT28HC256F-12DM/883 5962-88634 02 XX | 28D6 |  |
|  |  |  | $\begin{aligned} & \text { AT28HC256F-12FM/883 } \\ & 5962-8863402 \text { ZX } \end{aligned}$ | 28F |  |
|  |  |  | $\begin{aligned} & \text { AT28HC256F-12LM/883 } \\ & \text { 5962-88634 } 02 \text { YX } \end{aligned}$ | 32L |  |
|  |  |  | $\begin{aligned} & \text { AT28HC256F-12UM/883 } \\ & 5962-8863402 \text { UX } \end{aligned}$ | 28 U |  |


| Package Type |  |
| :--- | :--- |
| $\mathbf{2 8 D 6}$ | 28-lead, 0.600" Wide, Non-windowed, Ceramic Dual Inline Package (Cerdip) |
| $\mathbf{2 8 F}$ | 28-lead, Non-windowed, Ceramic Bottom-brazed Flat Package (Flatpack) |
| $\mathbf{3 2 L}$ | 32-pad, Non-windowed, Ceramic Leadless Chip Carrier (LCC) |
| $\mathbf{2 8 U}$ | 28-pin, Ceramic Pin Grid Array (PGA) |
|  |  |
| Blank | Standard Device: Endurance $=10 \mathrm{~K}$ Write Cycles; Write Time $=10 \mathrm{~ms}$ |
| $\mathbf{E}$ | High Endurance Option: Endurance $=$ 100K Write Cycles |
| $\mathbf{F}$ | Fast Write Option: Write Time $=3 \mathrm{~ms}$ |

## 14 <br> AT28HC256

### 27.2 Industrial Green Package Option (Pb/Halide-free)

27.2.1 AT28HC256

| $\mathrm{t}_{\mathrm{ACC}}$(ns) | $\mathrm{I}_{\mathrm{cc}}(\mathrm{mA})$ |  | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby |  |  |  |
| 70 | 80 | 0.3 | AT28HC256-70JU | 32J | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
|  |  |  | AT28HC256-70SU | 28S |  |
|  |  |  | AT28HC256-70TU | 28T |  |
| 90 | 80 | 0.3 | AT28HC256-90JU | 32J |  |
|  |  |  | AT28HC256-90SU | 28 S |  |
|  |  |  | AT28HC256-90TU | 28T |  |
| 120 | 80 | 0.3 | AT28HC256-12JU | 32J |  |
|  |  |  | AT28HC256-12SU | 28S |  |
|  |  |  | AT28HC256-12TU | 28T |  |

### 27.2.2 AT28HC256E

| $t_{\text {ACC }}$ <br> (ns) | $\mathrm{I}_{\mathrm{cc}}(\mathrm{mA})$ |  | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby |  |  |  |
| 90 | 80 | 0.3 | AT28HC256E-90JU | 32J | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
|  |  |  | AT28HC256E-90SU | 28S |  |
|  |  |  | AT28HC256E-90TU | 28T |  |
| 120 | 80 | 0.3 | AT28HC256E-12JU | 32J |  |
|  |  |  | AT28HC256E-12SU | 28S |  |
|  |  |  | AT28HC256E-12TU | 28T |  |

### 27.2.3 AT28HC256F

| $\mathrm{t}_{\mathrm{ACC}}$ <br> (ns) | $\mathrm{I}_{\mathrm{cc}}(\mathrm{mA})$ |  | Ordering Code | Package | Operation Range |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Active | Standby |  |  |  |
| 90 | 80 | 0.3 | AT28HC256F-90JU | 32J | Industrial$\left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right)$ |
|  |  |  | AT28HC256F-90SU | 28 S |  |
|  |  |  | AT28HC256F-90TU | 28T |  |


| Package Type |  |
| :---: | :--- |
| $\mathbf{3 2 J}$ | 32-lead, Plastic J-leaded Chip Carrier (PLCC) |
| $\mathbf{2 8 S}$ | 28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) |
| $\mathbf{2 8 T}$ | 28-lead, Plastic Thin Small Outline Package (TSOP) |
| $\quad$ Options |  |
| Blank | Standard Device: Endurance $=$ 10K Write Cycles; Write Time $=10 \mathrm{~ms}$ |
| E | High Endurance Option: Endurance $=100 \mathrm{~K}$ Write Cycles |
| F | Fast Write Option: Write Time $=3 \mathrm{~ms}$ |

### 27.3 Ordering Information Note

Previous datasheets included the low power suffixes L, LE and LF on the AT28HC256 for 120 ns and 90 ns speeds. The low power parameters are now standard; therefore, the L, LE and LF suffixes are no longer required.

### 27.4 Die Products

Contact Atmel Sales for die sales options.

## 28. Packaging Information

### 28.1 28D6 - Cerdip



| 2325 Orchard Parkway <br> San Jose, CA 95131 |  | TITLE <br> 28D6, 28-lead, 0.600" Wide, Non-windowed, <br> Ceramic Dual Inline Package (Cerdip) | DRAWING NO. <br> $28 D 6$ |
| :---: | :--- | :---: | :---: |

### 28.2 28F - Flatpack

Dimensions in Millimeters and (Inches).
Controlling dimension: Inches.
MIL-STD 1835 F-12 Config B


| 2325 Orchard Parkway <br> San Jose, CA 95131 | TITLE <br> 28F, 28-lead, Non-windowed, Ceramic Bottom-brazed <br> Flat Package (FlatPack) | DRAWING NO. $28 \mathrm{~F}$ | $\begin{gathered} \mathrm{REV} . \\ \mathrm{B} \end{gathered}$ |
| :---: | :---: | :---: | :---: |

### 28.3 32J - PLCC



Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE.
2. Dimensions D1 and E1 do not include mold protrusion.

Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
3 . Lead coplanarity is $0.004^{\prime \prime}(0.102 \mathrm{~mm})$ maximum.

COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | 3.175 | - | 3.556 |  |
| A1 | 1.524 | - | 2.413 |  |
| A2 | 0.381 | - | - |  |
| D | 12.319 | - | 12.573 |  |
| D1 | 11.354 | - | 11.506 | Note 2 |
| D2 | 9.906 | - | 10.922 |  |
| E | 14.859 | - | 15.113 |  |
| E1 | 13.894 | - | 14.046 | Note 2 |
| E2 | 12.471 | - | 13.487 |  |
| B | 0.660 | - | 0.813 |  |
| B1 | 0.330 | - | 0.533 |  |
| e | 1.270 TYP |  |  |  |

10/04/01

DRAWING NO. REV.
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)

### 28.4 32L－LCC

Dimensions in Millimeters and（Inches）．
Controlling dimension：Inches．
MIL－STD 1835 C－12


| $\triangle W$ 2325 Orchard Parkway | TITLE <br> 32L，32－pad，Non－windowed，Ceramic Lid，Leadless Chip <br> Carrier（LCC） | DRAWING NO． <br> REV． | 32 L |
| :--- | :--- | :---: | :---: |

### 28.5 28S - SOIC

Dimensions in Millimeters and (Inches).
Controlling dimension: Millimeters.


## 8/4/03

| 2325 Orchard Parkway San Jose, CA 95131 | TITLE <br> 28S, 28-lead, 0.300" Body, Plastic Gull Wing Small Outline (SOIC) JEDEC Standard MS-013 | DRAWING NO. 28S | $\begin{gathered} \text { REV. } \\ B \end{gathered}$ |
| :---: | :---: | :---: | :---: |

28.6 28T - TSOP


Notes: 1. This package conforms to JEDEC reference MO-183.
2. Dimensions D1 and E do not include mold protrusion. Allowable protrusion on $E$ is 0.15 mm per side and on $D 1$ is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.

COMMON DIMENSIONS
(Unit of Measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.90 | 1.00 | 1.05 |  |
| D | 13.20 | 13.40 | 13.60 |  |
| D1 | 11.70 | 11.80 | 11.90 | Note 2 |
| E | 7.90 | 8.00 | 8.10 | Note 2 |
| L | 0.50 | 0.60 | 0.70 |  |
| L1 | 0.25 BASIC |  |  |  |
| b | 0.17 | 0.22 | 0.27 |  |
| c | 0.10 | - | 0.21 |  |
| e | 0.55 BASIC |  |  |  |

12/06/02

|  | TITLE | DRAWING NO. | REV. |
| :---: | :---: | :---: | :---: |
| San Jose, CA 95131 | 28T, 28-lead ( $8 \times 13.4 \mathrm{~mm}$ ) Plastic Thin Small Outline Package, Type I (TSOP) | 28T | C |

### 28.7 28U - PGA

Dimensions in Millimeters and (Inches).
Controlling dimension: Inches.


| 2325 Orchard Parkway <br> San Jose, CA 95131 | TITLE <br> 28U, 28-pin, Ceramic Pin Grid Array (PGA) | DRAWING NO. <br> $28 U$ | REV. |
| :--- | :--- | :---: | :---: |

## Headquarters

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

| Atmel Asia | Atmel Europe |
| :--- | :--- |
| Unit 1-5 \& 16, 19/F | Le Krebs |
| BEA Tower, Millennium City 5 | 8, Rue Jean-Pierre Timbaud |
| 418 Kwun Tong Road | BP 309 |
| Kwun Tong, Kowloon | 78054 Saint-Quentin-en- |
| Hong Kong | Yvelines Cedex |
| Tel: (852) 2245-6100 | France |
| Fax: (852) 2722-1369 | Tel: (33) 1-30-60-70-00 |
|  | Fax: (33) 1-30-60-71-11 |

## Atmel Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Product Contact

| Web Site | Technical Support | Sales Contact |
| :--- | :--- | :--- |
| www.atmel.com | p_eeprom@atmel.com | www.atmel.com/contacts |

Technical Support
p_eeprom@atmel.com
www.atmel.com/contacts

## Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© 2009 Atmel Corporation. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for EEPROM category:
Click to view products by Microchip manufacturer:

Other Similar products are found below :
M29F040-70K6 718278CB 718620G AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP 442652G 701986CB
TC58NVG0S3HBAI4 5962-8751413XA TC58BVG0S3HBAI4 TH58NYG3S0HBAI6 CAT25320YIGT-KK CAT25320DWF LE24C162-R-
E 5962-8751417YA 5962-8751409YA CAT25M01LI-G DS28E11P+ BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3
DS28E25+T DS28EL15Q+T M95320-DFDW6TP DS28E05GB+T AT25320B-SSPDGV-T HE24C64WLCSPD BL24SA128B-CSRC
24FC16T-I/OT 24FC08T-I/OT M24128-BFMN6TP S-24CS04AFM-TFH-U M24C04-FMC5TG M24C16-DRMN3TPK M24C64-DFMN6TP
34AA02-EMS M95080-RMC6TG M95128-DFCS6TP/K M95128-DFDW6TP M95256-DFMN6TP M95320-RDW6TP M95640-RDW6TP
AT17LV010-10CU AT24C01C-SSHM-B AT24C01D-MAHM-T AT24C04D-MAHM-T AT24C04D-SSHM-T AT24C08C-SSHM-B

