# 74HC4020; 74HCT4020 14-stage binary ripple counter Rev. 5 — 6 August 2012

**Product data sheet** 

#### **General description** 1.

The 74HC4020; 74HCT4020 are high-speed Si-gate CMOS devices and are pin compatible with the HEF4020B series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC4020; 74HCT4020 are 14-stage binary ripple counters with a clock input (CP), an overriding asynchronous master reset input (MR) and twelve parallel outputs (Q0, Q3 to Q13). The counter advances on the HIGH-to-LOW transition of CP.

A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of  $\overline{CP}$ .

Each counter stage is a static toggle flip-flop.

#### **Features and benefits** 2.

- Multiple package options
- Complies with JEDEC standard no. 7A
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

#### 3. **Applications**

- Frequency dividing circuits
- Time delay circuits
- Control counters

## **Ordering information**

Table 1. **Ordering information** 


Type number	Package										
	Temperature range	Name	Description	Version							
74HC4020N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4							
74HCT4020N											
74HC4020D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1							
74HCT4020D			body width 3.9 mm								
74HC4020DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body	SOT338-1							
74HCT4020DB			width 5.3 mm								




 Table 1.
 Ordering information ...continued


Type number	Package									
	Temperature range	Name	Description	Version						
74HC4020PW	-40 °C to +125 °C	TSSOP16	process and comments processed, to recease,	SOT403-1						
74HCT4020PW			body width 4.4 mm							
74HC4020BQ	−40 °C to +125 °C	DHVQFN16	process account the company of the contract of	SOT763-1						
74HCT4020BQ			very thin quad flat package; no leads; 16 terminals; body 2.5 $\times$ 3.5 $\times$ 0.85 mm							

## 5. Functional diagram






3 of 20



## 6. Pinning information

#### 6.1 Pinning



#### 6.2 Pin description

Table 2. Pin description

10010 21 1 111 00001	Table 21 Till decemption								
Symbol	Pin	Description							
Q0, Q3 to Q13	9, 7, 5, 4, 6, 13, 12, 14, 15, 1, 2, 3	output							
GND	8	ground (0 V)							
CP	10	clock input (HIGH-to-LOW, edge-triggered)							
MR	11	master reset input (active HIGH)							
V <sub>CC</sub>	16	positive supply voltage							

74HC\_HCT4020 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.


## 7. Functional description

Table 3. Function table

Input	Output	
СР	MR	Q0, Q3 to Q13
$\uparrow$	L	no change
$\downarrow$	L	count
X	Н	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition; ↓ = HIGH-to-LOW clock transition.

### 7.1 Timing diagram



## 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

	-		•	-	
Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>OK</sub>	output clamping current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I <sub>O</sub>	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I <sub>CC</sub>	supply current		-	±50	mA
I <sub>GND</sub>	ground current		-	±50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[1]</u>		
	DIP16 package		-	750	mW
	SO16, SSOP16, TSSOP16 and DHVQFN16 packages		-	500	mW

<sup>[1]</sup> For DIP16 package:  $P_{tot}$  derates linearly with 12 mW/K above 70 °C.

For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

For SSOP16 and TSSOP16 packages: Ptot derates linearly with 5.5 mW/K above 60 °C.

For DHVQFN16 package:  $P_{tot}$  derates linearly with 4.5 mW/K above 60  $^{\circ}\text{C}.$ 

## 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	7	'4HC402	20	74	HCT40	20	Unit
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
Δt/ΔV	input transition rise and fall rate	except for Schmitt trigger inputs							
		V <sub>CC</sub> = 2.0 V	-	-	625	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V	-	-	83	-	-	-	ns/V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C

## 10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	o +125 °C	Uni
			Min	Тур	Max	Min	Max	Min	Max	
74HC402	20					1		'	'	
$V_{IH}$	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	$V_{CC} = 2.0 \text{ V}$	-	8.0	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = -20 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \mu A$ ; $V_{CC} = 4.5 \text{ V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_O = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A$ ; $V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}$ ; $V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
l <sub>l</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1	-	±1	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT4	020									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	1.2	8.0	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
<del>-</del> -	output voltage	$I_O = 20 \mu A; V_{CC} = 4.5 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
I <sub>I</sub>	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1	-	±1	μΑ

74HC\_HCT4020

All information provided in this document is subject to legal disclaimers.

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C to	+85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
Δl <sub>CC</sub> additional supply current		$\begin{split} &V_{I} = V_{CC} - 2.1 \text{ V; } I_{O} = 0 \text{ A;} \\ &\text{other inputs at } V_{CC} \text{ or GND;} \\ &V_{CC} = 4.5 \text{ V to } 5.5 \text{ V} \end{split}$								
		pin MR	-	110	396	-	495	-	539	μΑ
		pin CP	-	85	306	-	383	-	417	μΑ
C <sub>I</sub>	input capacitance		-	3.5	-	-	-	-	-	pF

## 11. Dynamic characteristics

#### Table 7. Dynamic characteristics

GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC402	20									
t <sub>pd</sub>	propagation	CP to Q0; see Figure 8								
	delay	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	39	140	-	175	-	210	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	14	28	-	35	-	42	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	11	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	11	24	-	30	-	36	ns
		Qn to Qn+1; see Figure 9								
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	22	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	8	15	-	19	-	22	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	6	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	6	13	-	16	-	19	ns
t <sub>PHL</sub>	HIGH to LOW	MR to Qn; see Figure 8								
	propagation delay	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	55	170	-	215	-	225	ns
	delay	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	20	34	-	43	-	51	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	17	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	16	29	-	37	-	43	ns
t <sub>t</sub>	transition	Qn; see Figure 8 [2]								
	time	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$	-	6	13	-	16	-	19	ns

 Table 7.
 Dynamic characteristics ...continued

GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
t <sub>W</sub>	pulse width	CP HIGH or LOW;	•				1	1			
		see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		16	4	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		14	3	-	17	-	20	-	ns
		MR HIGH; see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		80	17	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		16	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		14	5	-	17	-	20	-	ns
rec	recovery time	MR to CP; see Figure 8									
		$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		50	6	-	65	-	75	-	ns
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		10	2	-	13	-	15	-	ns
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		9	2	-	11	-	13	-	ns
f <sub>max</sub>	maximum	see Figure 8									
	frequency	$V_{CC} = 2.0 \text{ V}; C_L = 50 \text{ pF}$		6.0	30	-	4.8	-	4.0	-	MHz
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		30	92	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	101	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}; C_L = 50 \text{ pF}$		35	109	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance		[3]	-	19	-	-	-	-	-	pF
74HCT4	020										
t <sub>pd</sub>	propagation	CP to Q0; see Figure 8	[1]								
	delay	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	18	36	-	45	-	54	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	15	-	-	-	-	-	ns
		Qn to Qn+1; see Figure 9									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	8	15	-	19	-	22	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	6	-	-	-	-	-	ns
t <sub>PHL</sub>	HIGH to LOW	MR to Qn; see Figure 8									
	propagation	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	22	45	-	56	-	68	ns
	delay	$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	19	-	-	-	-	-	ns
t <sub>t</sub>	transition	Qn; see Figure 8	[2]								
	time	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		-	7	15	-	19	-	22	ns
W	pulse width	CP HIGH or LOW; see Figure 8									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		20	7	-	25	-	30	-	ns
		MR HIGH; see Figure 8									
		$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		20	8	-	25	-	30	-	ns
t <sub>rec</sub>	recovery time	MR to CP; see Figure 8									
.50	<b>,</b>	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		10	2	_	13	-	15	-	ns
		- 00, <b>0</b> L = <b>00</b> pi		. •	_		. •		.0		

74HC\_HCT4020

**Table 7. Dynamic characteristics** ...continued

GND (ground = 0 V);  $C_L = 50$  pF unless otherwise specified; for test circuit, see Figure 10

Symbol	Parameter	Conditions			25 °C		-40 °C to	o +85 °C	–40 °C to	+125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
$f_{\text{max}}$	maximum	see Figure 8									
	frequency	$V_{CC} = 4.5 \text{ V}; C_L = 50 \text{ pF}$		25	47	-	20	-	17	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	52	-	-	-	-	-	MHz
$C_{PD}$	power dissipation capacitance		[3]	-	20	-	-	-	-	-	pF

- [1]  $t_{pd}$  is the same as  $t_{PHL}$  and  $t_{PLH}$ .
- [2]  $t_t$  is the same as  $t_{THL}$  and  $t_{TLH}$ .
- [3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;


f<sub>o</sub> = output frequency in MHz;

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs};$ 

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V.

## 12. Waveforms







Table 8. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC4020	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
74HCT4020	1.3 V	1.3 V

10 of 20



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = Load capacitance including jig and probe capacitance.

Fig 10. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load
	VI	t <sub>r</sub> , t <sub>f</sub>	CL
74HC4020	V <sub>CC</sub>	6 ns	15 pF, 50 pF
74HCT4020	3 V	6 ns	15 pF, 50 pF

## 13. Package outline

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

#### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						<del>95-01-14</del> 03-02-13


Fig 11. Package outline SOT38-4 (DIP16)

74HC\_HCT4020

All information provided in this document is subject to legal disclaimers.

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig 12. Package outline SOT109-1 (SO16)

74HC\_HCT4020 All information provided in this document is subject to legal disclaimers.

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



						,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT338-1		MO-150				<del>99-12-27</del> 03-02-19
	VERSION	VERSION IEC	VERSION IEC JEDEC	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA	VERSION IEC JEDEC JEITA PROJECTION

Fig 13. Package outline SOT338-1 (SSOP16)

74HC\_HCT4020

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



#### mm 1.1

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18

Fig 14. Package outline SOT403-1 (TSSOP16)

0.80

74HC\_HCT4020

All information provided in this document is subject to legal disclaimers.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 15. Package outline SOT763-1 (DHVQFN16)

74HC\_HCT4020 All information provided in this document is subject to legal disclaimers.

## 14. Abbreviations

#### Table 10. Abbreviations

Acronym	Abbreviation
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test

# 15. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4020 v.5	20120806	Product data sheet	-	74HC_HCT4020 v.4
Modifications:	<ul> <li>Measurement point</li> </ul>	s added to figure 8 (errat	a).	
74HC_HCT4020 v.4	20111213	Product data sheet	-	74HC_HCT4020 v.3
Modifications:	<ul> <li>Legal pages update</li> </ul>	ed.		
74HC_HCT4020 v.3	20100120	Product data sheet	-	74HC_HCT4020_CNV v.2
74HC_HCT4020_CNV v.2	19970901	Product specification	-	-
•				

17 of 20

## 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC\_HCT4020

# 74HC4020; 74HCT4020

#### 14-stage binary ripple counter

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## 18. Contents

1	General description	. 1
2	Features and benefits	. 1
3	Applications	. 1
4	Ordering information	. 1
5	Functional diagram	. 2
6	Pinning information	. 3
6.1	Pinning	. 3
6.2	Pin description	. 3
7	Functional description	. 4
7.1	Timing diagram	. 4
8	Limiting values	. 5
9	Recommended operating conditions	. 5
10	Static characteristics	. 6
11	Dynamic characteristics	. 7
12	Waveforms	. 9
13	Package outline	12
14	Abbreviations	17
15	Revision history	17
16	Legal information	18
16.1	Data sheet status	
16.2	Definitions	
16.3	Disclaimers	18
16.4	Trademarks	19
17	Contact information	19
1Ω	Contents	20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter ICs category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

HEF4516BT 069748E 569054R 634844F 74HC40102N 74HCT4024N NLV14040BDR2G TC74HC4040AF(EL,F) TC74VHC4040F(E,K,F 74VHC163FT XD4059 CD4015BF3A 74HC193PW,118 74VHC163FT(BJ) SN54HC4024J 74HC4017D.652 74HC4020D.652 74HC4040D.652 74HC4040D.653 74HC4060D.653 74HCT393D.652 74HCT4040D.653 74HC191D.652 74HC4060D.652 74HCT4040D.652 HEF4040BT.652 HEF4060BT.653 HEF4521BT.652 HEF4518BT.652 HEF4520BT.652 HEF4017BT.652 74VHC4020FT(BJ) 74HCT4040PW,118 74HCT193PW,118 74HC393BQ-Q100X SN74AS161NSR 74HC390DB,112 74HC4060D-Q100,118 74HC160D,652 74HC390DB,118 TC74HC7292AP(F) SN74ALS169BDR HEF4060BT-Q100J 74HC4017BQ-Q100X 74HC163PW.112 74HC390PW.112 74HC390PW.112 74HC393DB.118 74HC4024D.652