# 74HC107; 74HCT107Dual JK flip-flop with reset; negative-edge triggerRev. 3 - 18 November 2013Prod

Product data sheet

# 1. General description

The 74HC107; 74HCT107 is a dual negative edge triggered JK flip-flop featuring individual J and K inputs, clock (CP) and reset (R) inputs and complementary Q and Q outputs. The reset is an asynchronous active LOW input and operates independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

#### 2. **Features and benefits**

- Complies with JEDEC standard no. 7A
- Input levels:
  - The 74HC107: CMOS levels
  - The 74HCT107: TTL levels
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

#### 3. **Ordering information**


#### Table 1. **Ordering information**


Type number	Package	Package									
	Temperature range	Name	Description	Version							
74HC107N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1							
74HCT107N											
74HC107D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1							
74HCT107D			3.9 mm								
74HC107DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1							
74HC107PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1							



Dual JK flip-flop with reset; negative-edge trigger

# 4. Functional diagram






#### Dual JK flip-flop with reset; negative-edge trigger

# 5. Pinning information

## 5.1 Pinning



# 5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
1J, 2J	1, 8	synchronous J input
1 <u>Q</u> , 2 <u>Q</u>	2, 6	complement output
1Q, 2Q	3, 5	true output
1K, 2K	4, 11	synchronous K input
1 <u>CP</u> , 2 <u>CP</u>	12, 9	clock input (HIGH-to-LOW edge-triggered)
1R, 2R	13, 10	asynchronous reset input (active LOW)
GND	7	ground (0 V)
V <sub>CC</sub>	14	supply voltage

# 6. Functional description

....

Table 3.	Function table	e <u>[1]</u>				
Input			Output		Operating mode	
R	СР	J	ĸ	Q	Q	
L	х	х	X	L	Н	asynchronous reset
Н	$\downarrow$	h	h	q	q	toggle
Н	$\downarrow$	I	h	L	Н	load 0 (reset)
Н	$\downarrow$	h	I	Н	L	load 1 (set)
Н	$\downarrow$	I	Ι	q	q	hold (no change)

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;

q = state of referenced output one set-up time prior to the HIGH-to-LOW clock transition;

X = don't care;

 $\downarrow$  = HIGH-to-LOW clock transition.

# 7. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

		5, (		10	,
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{\rm I}$ < -0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I <sub>OK</sub>	output clamping current	$V_{O}$ < -0.5 V or $V_{O}$ > $V_{CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$V_{O}$ = -0.5 V to $V_{CC}$ + 0.5 V	-	±25	mA
I <sub>CC</sub>	supply current		-	50	mA
I <sub>GND</sub>	ground current		-50	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$			
		DIP14 package	[2] _	750	mW
		SO14 package	<u>[3]</u> _	500	mW
		(T)SSOP14 package	<u>[4]</u> _	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] P<sub>tot</sub> derates linearly with 12 mW/K above 70 °C.

[3] P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

[4] P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.

# 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC107			74HCT107			Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
Vo	output voltage		0	-	V <sub>CC</sub>	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

# 9. Static characteristics

#### Table 6.Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C te	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC10	7									
V <sub>IH</sub>	HIGH-level	$V_{CC} = 2.0 V$	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	4.2	3.2	-	4.2	-	4.2	-	V
V <sub>IL</sub>	LOW-level	$V_{CC} = 2.0 V$	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	1.8	-	1.8	-	1.8	V
V <sub>он</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_O = -20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O}$ = -20 $\mu$ A; $V_{CC}$ = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O}$ = –20 $\mu A;$ $V_{CC}$ = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O}$ = -4.0 mA; $V_{CC}$ = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O}$ = -5.2 mA; $V_{CC}$ = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O}$ = 20 $\mu$ A; $V_{CC}$ = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O}$ = 4.0 mA; $V_{CC}$ = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O}$ = 5.2 mA; $V_{CC}$ = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
l <sub>cc</sub>	supply current		-	-	4.0	-	40	-	80	μΑ

#### Table 6. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
CI	input capacitance		-	3.5	-			'		pF
74HCT1	07									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC}$ = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_O = -4 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V <sub>OL</sub> LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$									
	output voltage	I <sub>O</sub> = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>CC</sub>	supply current		-	-	4.0	-	40	-	80	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V								
		pin nCP, nJ	-	100	360	-	450	-	490	μΑ
		pin nR	-	65	234	-	293	-	319	μΑ
		pin nK	-	60	216	-	270	-	294	μΑ
CI	input capacitance		-	3.5	-	-	-	-	-	pF

# **10.** Dynamic characteristics

#### **Dynamic characteristics** Table 7.

GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see Figure 7

Symbol	Parameter	Conditions		25 °C	;	–40 °C t	o +85 °C	-40 °C to	o +125 °C	Uni
			Min	Тур	Max	Min	Max	Min	Max	
74HC107	7									
pd	propagation	nCP to nQ; see Figure 5	[1]							
	delay	$V_{CC} = 2.0 V$	-	52	160	-	200	-	240	ns
		$V_{CC} = 4.5 V$	-	19	32	-	40	-	48	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$	-	15	27	-	34	-	41	ns
		nCP to nQ; see Figure 5								
		$V_{CC} = 2.0 V$	-	52	160	-	200	-	240	ns
		$V_{CC} = 4.5 V$	-	19	32	-	40	-	48	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	16	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$	-	15	27	-	34	-	41	ns
		$n\overline{R}$ to $nQ$ , $n\overline{Q}$ ; see <u>Figure 6</u>								
		$V_{CC} = 2.0 V$	-	52	155	-	195	-	235	ns
		$V_{CC} = 4.5 V$	-	19	31	-	39	-	47	ns
		$V_{CC}$ = 5.0 V; $C_{L}$ = 15 pF	-	16	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$	-	15	26	-	33	-	40	ns
transition time	nQ, nQ; see <u>Figure 5</u>	[2]								
	$V_{CC} = 2.0 V$	-	19	75	-	95	-	110	ns	
	$V_{CC} = 4.5 V$	-	7	15	-	19	-	22	ns	
		$V_{CC} = 6.0 V$	-	6	13	-	16	-	19	ns
W	pulse width	nCP input, HIGH or LOW; see <u>Figure 5</u>								
		$V_{CC} = 2.0 V$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	6	-	17	-	20	-	ns
		nR input, HIGH or LOW; see <u>Figure 6</u>								
		$V_{CC} = 2.0 V$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 V$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	6	-	17	-	20	-	ns
rec	recovery time	nR to nCP; see Figure 6								
		$V_{CC} = 2.0 V$	60	19	-	75	-	90	-	ns
		$V_{CC} = 4.5 V$	12	7	-	15	-	18	-	ns
		$V_{CC} = 6.0 V$	20	6	-	13	-	15	-	ns
su	set-up time	nJ, nK to nCP; see <u>Figure 5</u>								
		$V_{CC} = 2.0 V$	100	22	-	125	-	150	-	ns
		$V_{CC} = 4.5 V$	20	8	-	25	-	30	-	ns
		$V_{CC} = 6.0 V$	17	6	-	21	-	26	-	ns
HC_HCT107		All information provided in	n this document i	s subject to	legal discla	mers.		© NX	P B.V. 2013. All rig	hts rese

#### Table 7. Dynamic characteristics ...continued

GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit, see Figure 7

Symbol	Parameter	Conditions			25 °C		<b>–40 °C t</b>	o +85 °C	-40 °C to	o +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
t <sub>h</sub>	hold time	nJ, nK to nCP; see Figure 5							I		
		$V_{CC} = 2.0 V$		3	-6	-	3	-	3	-	ns
		$V_{CC} = 4.5 V$		3	-2	-	3	-	3	-	ns
		$V_{CC} = 6.0 V$		3	-2	-	3	-	3	-	ns
f <sub>max</sub>	maximum	nCP input; see Figure 5									
	frequency	$V_{CC} = 2.0 V$		6	23	-	4.8	-	4.0	-	MHz
		$V_{CC} = 4.5 V$		30	70	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	78	-	-	-	-	-	MHz
		$V_{CC} = 6.0 V$		35	85	-	28	-	24	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per flip-flop; V <sub>I</sub> = GND to V <sub>CC</sub>	<u>[3]</u>	-	30	-	-	-	-	-	pF
74HCT10	)7										
t <sub>pd</sub>	propagation	nCP to nQ; see Figure 5	[1]								
	delay	$V_{CC} = 4.5 V$		-	19	36	-	45	-	54	ns
	$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	16	-	-	-	-	-	ns	
	nCP to nQ; see Figure 5										
		$V_{CC} = 4.5 V$		-	21	36	-	45	-	54	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	18	-	-	-	-	-	ns
		$n\overline{R}$ to $nQ$ , $n\overline{Q}$ ; see Figure 6									
		$V_{CC} = 4.5 V$		-	20	38	-	48	-	57	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	17	-	-	-	-	-	ns
tt	transition time	nQ, n <mark>Q</mark> ; see <u>Figure 5</u>	[2]								
		$V_{CC} = 4.5 V$		-	7	15	-	19	-	22	ns
t <sub>W</sub>	pulse width	n <del>CP</del> input, HIGH or LOW; see <u>Figure 5</u>									
		$V_{CC} = 4.5 V$		16	9	-	20	-	24	-	ns
		nR input, HIGH or LOW; see <u>Figure 6</u>									
		$V_{CC} = 4.5 V$		20	11	-	25	-	30	-	ns
t <sub>rec</sub>	recovery time	nR to nCP; see Figure 6									
		$V_{CC} = 4.5 V$		14	8	-	18	-	21	-	ns
t <sub>su</sub>	set-up time	nJ, nK to nCP; see <u>Figure 5</u>									
		$V_{CC} = 4.5 V$		20	7	-	25	-	30	-	ns
t <sub>h</sub>	hold time	nJ, nK to nCP; see Figure 5									
		$V_{CC} = 4.5 V$		5	-2	-	5	-	5	-	ns

#### Table 7. **Dynamic characteristics** ...continued

GND (ground = 0 V);  $C_L$  = 50 pF unless otherwise specified; for test circuit, see Figure 7

Symbol	Parameter	Conditions			25 °C		–40 °C to	o +85 ℃	–40 °C to	o +125 ℃	Unit
				Min	Тур	Max	Min	Max	Min	Max	
f <sub>max</sub>	maximum	nCP input; see Figure 5									
frequency	frequency	$V_{CC} = 4.5 V$		30	66	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	73	-	-	-	-	-	MHz
C <sub>PD</sub>	power dissipation capacitance	per flip-flop; V <sub>I</sub> = GND to V <sub>CC</sub>	<u>[3]</u>	-	30	-	-	-	-	-	pF

[1]  $t_{pd}$  is the same as  $t_{PHL}$ ,  $t_{PLH}$ .

[2]  $t_t$  is the same as  $t_{THL}$ ,  $t_{TLH}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_0$  = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$ 

# 11. Waveforms



#### Dual JK flip-flop with reset; negative-edge trigger



#### Table 8. Measurement points

Туре	Input	Output	
	VI	V <sub>M</sub>	V <sub>M</sub>
74HC107	V <sub>CC</sub>	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT107	3 V	1.3 V	1.3 V

### Dual JK flip-flop with reset; negative-edge trigger





Table	9.	Test	data

Туре	Input		Load	Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
74HC107	V <sub>CC</sub>	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	
74HCT107	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	

Dual JK flip-flop with reset; negative-edge trigger


## 12. Package outline



OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT27-1	050G04	MO-001	SC-501-14			<del>-99-12-27</del> 03-02-13


#### Fig 8. Package outline SOT27-1 (DIP14)

#### Dual JK flip-flop with reset; negative-edge trigger




#### Fig 9. Package outline SOT108-1 (SO14)

#### Dual JK flip-flop with reset; negative-edge trigger



#### Fig 10. Package outline SOT337-1 (SSOP14)

#### Dual JK flip-flop with reset; negative-edge trigger



#### Fig 11. Package outline SOT402-1 (TSSOP14)

# **13. Abbreviations**

	Table 10. Abbreviations				
Acronym	Description				
CMOS	Complementary Metal Oxide Semiconductor				
LSTTL	Low-power Schottky Transistor-Transistor Logic				
ESD	ElectroStatic Discharge				
HBM	Human Body Model				
MM	Machine Model				
CDM	Charge-Device Model				
TTL	Transistor-Transistor Logic				

# 14. Revision history

#### Table 11.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74HC_HCT107 v.3	20131118	Product data sheet	-	74HC_HCT107_CNV v.2	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>				
<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>					
74HC_HCT107_CNV v.2	19901201	Product specification	-	-	

# **15. Legal information**

#### 15.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

## 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### Dual JK flip-flop with reset; negative-edge trigger

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

# **16. Contact information**

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

## Dual JK flip-flop with reset; negative-edge trigger

## **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 3
6	Functional description 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics 7
11	Waveforms 9
12	Package outline 12
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks 18
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2013.

#### All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 November 2013 Document identifier: 74HC\_HCT107

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

NLV74HC74ADTR2G NLV74HC11ADR2G NTE74LS76A 74LCX16374MTDX MM74HC74AMX 74LVX74MTCX SN74HC273DWR SN74LVC74ADR SN74HC574PWR SN74HC273NSR 74AHC74D.112 74AUP1G74DC.125 74HC112D.652 74HC574D.652 74HC7173D.652 74HC7174D.652 74HC7374D.652 74AHC574D.118 74HC174D.652 74HC273D.652 74HC374D.652 74HC74PW.112 74HC74PW.112 74HC107D.652 74HC574D.653 HEF4013BT.653 HEF4027BT.652 74HC107PW.112 74HC73PW.112 74HC774PW.112 74LV74PW.112 74HC173PW.112 74HC174PW.112 74HC175PW.112 74HC377DB.118 74HC574PW.112 74HC73D.652 74HC7175D.652 74LVC1G74DP.125 74LVC74APW.112 74VHC174FT(BJ) 74VHC273FT(BJ) 74VHC7574AFT(BJ) 74HC7273DB.118 74HC107DB.112 74HC112PW.112 74HCT74DB.112 74LVC1G80GV.125 74LVC1G175GV.125 74LVC1G79GV.125