### INTEGRATED CIRCUITS

## DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# **74HC/HCT191**Presettable synchronous 4-bit binary up/down counter

Product specification
File under Integrated Circuits, IC06

December 1990





### 74HC/HCT191

#### **FEATURES**

- · Synchronous reversible counting
- · Asynchronous parallel load
- · Count enable control for synchronous expansion
- Single up/down control input
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT191 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT191 are asynchronously presettable 4-bit binary up/down counters. They contain four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs ( $D_0$  to  $D_3$ ) is loaded into the counter and appears on the outputs when the parallel load ( $\overline{PL}$ ) input is LOW. As indicated in the function table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the count enable  $(\overline{CE})$  input. When  $\overline{CE}$  is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down  $(\overline{U}/D)$  input signal determines the direction of counting as indicated in the function table. The  $\overline{CE}$  input may go LOW when the clock is in either state, however, the LOW-to-HIGH  $\overline{CE}$  transition must occur only when the clock is HIGH. Also, the  $\overline{U}/D$  input should be changed only when either  $\overline{CE}$  or CP is HIGH.

Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock ( $\overline{RC}$ ). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches "15" in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until  $\overline{U}/D$  is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the  $\overline{RC}$  output. When TC is HIGH and  $\overline{CE}$  is LOW, the  $\overline{RC}$  output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figs 5 and 6.

In Fig.5, each  $\overline{RC}$  output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse as indicated in the function table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications.

Fig.6 shows a method of causing state changes to occur simultaneously in all stages. The  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the  $\overline{RC}$  output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock.

In Fig.7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the  $\overline{\text{CE}}$  input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage it not affected by its own  $\overline{\text{CE}}$  signal therefore the simple inhibit scheme of Figs 5 and 6 does not apply.

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT191

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBOL	PARAIVIETER	CONDITIONS	нс	нст	ONIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	22	22	ns	
f <sub>max</sub>	maximum clock frequency		36	36	MHz	
Cı	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	31	33	pF	

#### **Notes**

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 $f_i$  = input frequency in MHz

 $f_o$  = output frequency in MHz

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

 $C_L$  = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I$  = GND to  $V_{CC}$  For HCT the condition is  $V_I$  = GND to  $V_{CC}$  -1.5 V


#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".


### 74HC/HCT191

#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
4	CE	count enable input (active LOW)
5	Ū/D	up/down input
8	GND	ground (0 V)
11	PL	parallel load input (active LOW)
12	TC	terminal count output
13	RC	ripple clock output (active LOW)
14	СР	clock input (LOW-to-HIGH, edge triggered)
15, 1, 10, 9	D <sub>0</sub> to D <sub>3</sub>	data inputs
16	V <sub>CC</sub>	positive supply voltage








## Presettable synchronous 4-bit binary up/down counter

### 74HC/HCT191



### **FUNCTION TABLE**

OPERATING MODE			OUTPUTS			
OFERATING MODE	PL	Ū/D	CE	СР	D <sub>n</sub>	Q <sub>n</sub>
parallel load	L L	X X	X X	X X	L H	L H
count up	Н	L	I	1	Х	count up
count down	Н	Н	I	1	Х	count down
hold (do nothing)	Н	Х	Н	Х	Х	no change

#### TC AND RC FUNCTION TABLE

	INPUTS			TERMINAL C	OUTPUTS			
U/D	CE	СР	$Q_0$	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	TC	RC
Н	Н	Х	Н	Н	Н	Н	L	Н
L	Н	X	Н	Н	Н	Н	Н	Н
L	L	7	Н	Н	Н	Н	ユ	
L	Н	X	L	L	L	L	L	Н
Н	H	X	L	L	L	L	Н	Н
Н	L		L	L	L	L		

### **Notes**

1. H = HIGH voltage level

L = LOW voltage level


I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition


X = don't care


↑ = LOW-to-HIGH CP transition


= one LOW level pulse


= TC goes LOW on a LOW-to-HIGH CP transition











# Presettable synchronous 4-bit binary up/down counter

74HC/HCT191

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

					T <sub>amb</sub> (°		TEST CONDITIONS				
0.445.01		74HC									
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(*)	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		72 26 21	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC		83 30 24	255 51 43		320 64 54		395 77 65	ns	2.0 4.5 6.0	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to RC		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.11
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CE to RC		33 12 10	130 26 22		165 33 28		195 39 33	ns	2.0 4.5 6.0	Fig.11
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.12
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to Q <sub>n</sub>		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.13
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Ū/D to TC		44 16 13	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig.14
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay Ū/D to RC		50 18 14	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig.14
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.15
t <sub>W</sub>	clock pulse width HIGH or LOW	125 25 21	28 10 8		155 31 26		195 39 33		ns	2.0 4.5 6.0	Fig.10
t <sub>W</sub>	parallel load pulse width LOW	100 20 17	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.15

# Presettable synchronous 4-bit binary up/down counter

SYMBOL		T <sub>amb</sub> (°C)								TEST CONDITIONS	
			74HC								WAVEFORMS
	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(•)	
t <sub>rem</sub>	removal time PL to CP	35 7 6	8 3 2		45 9 8		55 11 9		ns	2.0 4.5 6.0	Fig.15
t <sub>su</sub>	set-up time Ū/D to CP	205 41 35	50 18 14		255 51 43		310 62 53		ns	2.0 4.5 6.0	Fig.17
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.16
t <sub>su</sub>	set-up time CE to CP	140 28 24	44 16 13		175 35 30		210 42 36		ns	2.0 4.5 6.0	Fig.17
t <sub>h</sub>	hold time Ū/D to CP	0 0 0	-39 -14 -11		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.17
t <sub>h</sub>	hold time D <sub>n</sub> to PL	0 0 0	-11 -4 -3		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.16
t <sub>h</sub>	hold time CE to CP	0 0 0	-28 -10 -8		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.17
f <sub>max</sub>	maximum clock pulse frequency	4.0 20 24	11 33 39		3.2 16 19		2.6 13 15		MHz	2.0 4.5 6.0	Fig.10

### Presettable synchronous 4-bit binary up/down counter

74HC/HCT191

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.5
CP	0.65
Ū/D	1.15
CE, PL	1.5

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT191

### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

		T <sub>amb</sub> (°C)								TEST CONDITIONS	
CVMDO	PARAMETER										MANEGORMO
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(*)	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to Q <sub>n</sub>		26	48		60		72	ns	4.5	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to TC		32	51		64		77	ns	4.5	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP to RC		19	35		44		53	ns	4.5	Fig.11
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CE to RC		19	33		41		50	ns	4.5	Fig.11
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		22	44		55		66	ns	4.5	Fig.12
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to Q <sub>n</sub>		27	46		58		69	ns	4.5	Fig.13
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay U/D to TC		23	45		56		68	ns	4.5	Fig.14
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay U/D to RC		24	45		56		68	ns	4.5	Fig.14
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.15
t <sub>W</sub>	clock pulse width HIGH or LOW	16	9		20		24		ns	4.5	Fig.10
t <sub>W</sub>	parallel load pulse width LOW	22	11		28		33		ns	4.5	Fig.15
t <sub>rem</sub>	removal time PL to CP	7	1		9		11		ns	4.5	Fig.15
t <sub>su</sub>	set-up time U/D to CP	41	20		51		62		ns	4.5	Fig.17
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	20	9		25		30		ns	4.5	Fig.16
t <sub>su</sub>	set-up time CE to CP	30	18		38		45		ns	4.5	Fig.17
t <sub>h</sub>	hold time U/D to CP	0	-18		0		0		ns	4.5	Fig.17
t <sub>h</sub>	hold time D <sub>n</sub> to PL	0	-5		0		0		ns	4.5	Fig.16
t <sub>h</sub>	hold time CE to CP	0	-10		0		0		ns	4.5	Fig.17
f <sub>max</sub>	maximum clock pulse frequency	20	33		16		13		MHz	4.5	Fig.10

74HC/HCT191

#### **AC WAVEFORMS**




Fig.10 Waveforms showing the clock (CP) to output  $(Q_n)$  propagation delays, the clock pulse width and the maximum clock pulse frequency.








Fig.11 Waveforms showing the clock and count enable inputs (CP,  $\overline{\text{CE}}$ ) to ripple clock output ( $\overline{\text{RC}}$ ) propagation delays.



### Presettable synchronous 4-bit binary up/down counter







### Presettable synchronous 4-bit binary up/down counter

### 74HC/HCT191





Fig.16 Waveforms showing the set-up and hold times from the parallel load input  $(\overline{PL})$  to the data input  $(D_n)$ .



clock (CP).

#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter ICs category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

HEF4516BT 069748E 569054R 634844F 74HC40102N 74HCT4024N NLV14040BDR2G TC74HC4040AF(EL,F) TC74VHC4040F(E,K,F 74VHC163FT XD4059 CD4015BF3A 74HC193PW,118 74VHC163FT(BJ) SN54HC4024J 74HC4017D.652 74HC4020D.652 74HC4040D.652 74HC4040D.653 74HC4060D.653 74HCT393D.652 74HCT4040D.653 74HC191D.652 74HC4060D.652 74HCT4040D.652 HEF4040BT.652 HEF4060BT.653 HEF4521BT.652 HEF4518BT.652 HEF4520BT.652 HEF4017BT.652 74VHC4020FT(BJ) 74HCT4040PW,118 74HCT193PW,118 74HC393BQ-Q100X SN74AS161NSR 74HC390DB,112 74HC4060D-Q100,118 74HC160D,652 74HC390DB,118 TC74HC7292AP(F) SN74ALS169BDR HEF4060BT-Q100J 74HC4017BQ-Q100X 74HC163PW.112 74HC390PW.112 74HC390PW.112 74HC393DB.118 74HC4024D.652