

# PCA9535; PCA9535C

16-bit I<sup>2</sup>C-bus and SMBus, low power I/O port with interrupt

Rev. 05 — 15 September 2008

Product data sheet

# 1. General description

The PCA9535 and PCA9535C are 24-pin CMOS devices that provide 16 bits of General Purpose parallel Input/Output (GPIO) expansion for I<sup>2</sup>C-bus/SMBus applications and was developed to enhance the NXP Semiconductors family of I<sup>2</sup>C-bus I/O expanders. The improvements include higher drive capability, 5 V I/O tolerance, lower supply current, individual I/O configuration, and smaller packaging. I/O expanders provide a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc.

The PCA9535 and PCA9535C consist of two 8-bit Configuration (Input or Output selection), Input, Output and Polarity Inversion (active HIGH or active LOW operation) registers. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the read register can be inverted with the Polarity Inversion register. All registers can be read by the system master. Although pin-to-pin and I<sup>2</sup>C-bus address compatible with the PCF8575, software changes are required due to the enhancements and are discussed in *Application Note AN469*.

The PCA9535 is identical to the PCA9555 except for the removal of the internal I/O pull-up resistor which greatly reduces power consumption when the I/Os are held LOW.

The PCA9535C is identical to the PCA9535 except that all the I/O pins are high-impedance open-drain outputs.

The PCA9535 and PCA9535C open-drain interrupt output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed. The power-on reset sets the registers to their default values and initializes the device state machine.

Three hardware pins (A0, A1, A2) vary the fixed I<sup>2</sup>C-bus address and allow up to eight devices to share the same I<sup>2</sup>C-bus/SMBus. The fixed I<sup>2</sup>C-bus address of the PCA9535 and PCA9535C are the same as the PCA9555 allowing up to eight of these devices in any combination to share the same I<sup>2</sup>C-bus/SMBus.

## 2. Features

- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant I/Os
- Polarity Inversion register
- Active LOW interrupt output
- Low standby current
- Noise filter on SCL/SDA inputs



- No glitch on power-up
- Internal power-on reset
- 16 I/O pins which default to 16 inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Offered in four different packages: SO24, TSSOP24, HVQFN24 and HWQFN24

# 3. Ordering information

Table 1. Ordering information


Type number	Package		
	Name	Description	Version
PCA9535D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9535PW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9535BS	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.85$ mm	SOT616-1
PCA9535HF	HWQFN24	plastic thermal enhanced very very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.75$ mm	SOT994-1
PCA9535CD	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
PCA9535CPW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
PCA9535CHF	HWQFN24	plastic thermal enhanced very very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.75$ mm	SOT994-1

## 3.1 Ordering options

Table 2. Ordering options


Type number	Topside mark	Temperature range
PCA9535D	PCA9535D	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9535PW	PCA9535PW	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9535BS	9535	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9535HF	P35H	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9535CD	PCA9535CD	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9535CPW	PCA9535C	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$
PCA9535CHF	P35C	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$

# 4. Block diagram



# 5. Pinning information

## 5.1 Pinning



# 5.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
Cyllibol	SO24, TSSOP24	HVQFN24,	Pessipion
	0024, 1000124	HWQFN24	
ĪNT	1	22	interrupt output (open-drain)
A1	2	23	address input 1
A2	3	24	address input 2
IO0_0	4	1	port 0 input/output[2]
IO0_1	5	2	
IO0_2	6	3	
IO0_3	7	4	
IO0_4	8	5	
IO0_5	9	6	
IO0_6	10	7	
IO0_7	11	8	
$V_{SS}$	12	9 <u>[1]</u>	supply ground
IO1_0	13	10	port 1 input/output[2]
IO1_1	14	11	
IO1_2	15	12	
IO1_3	16	13	
IO1_4	17	14	
IO1_5	18	15	
IO1_6	19	16	
IO1_7	20	17	
A0	21	18	address input 0
SCL	22	19	serial clock line
SDA	23	20	serial data line
$V_{DD}$	24	21	supply voltage


<sup>[1]</sup> HVQFN24 and HWQFN24 package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.

<sup>[2]</sup> PCA9535 I/Os are totem pole, whereas the I/Os on PCA9535C are open-drain.

# 6. Functional description

Refer to Figure 1 "Block diagram of PCA9535; PCA9535C".

### 6.1 Device address



## 6.2 Registers

## 6.2.1 Command byte

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

Table 4. Command byte

Command	Register
0	Input port 0
1	Input port 1
2	Output port 0
3	Output port 1
4	Polarity Inversion port 0
5	Polarity Inversion port 1
6	Configuration port 0
7	Configuration port 1

## 6.2.2 Registers 0 and 1: Input port registers

This register is an input-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 3. Writes to this register have no effect.

The default value 'X' is determined by the externally applied logic level.

Table 5. Input port 0 Register

Bit	7	6	5	4	3	2	1	0
Symbol	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	X	X	X	X	Х	Х	Х

Table 6. Input port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	I1.7	I1.6	l1.5	l1.4	I1.3	l1.2	l1.1	I1.0
Default	Х	X	Х	Х	Х	X	X	X

## 6.2.3 Registers 2 and 3: Output port registers

This register is an output-only port. It reflects the outgoing logic levels of the pins defined as outputs by Registers 6 and 7. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, **not** the actual pin value.

Table 7. Output port 0 register

Bit	7	6	5	4	3	2	1	0
Symbol	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1

Table 8. Output port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	O1.7	O1.6	O1.5	01.4	O1.3	O1.2	O1.1	O1.0
Default	1	1	1	1	1	1	1	1

## 6.2.4 Registers 4 and 5: Polarity Inversion registers

This register allows the user to invert the polarity of the Input port register data. If a bit in this register is set (written with '1'), the Input port data polarity is inverted. If a bit in this register is cleared (written with a '0'), the Input port data polarity is retained.

Table 9. Polarity Inversion port 0 register

Bit	7	6	5	4	3	2	1	0
Symbol	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0

Table 10. Polarity Inversion port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

PCA9535\_PCA9535C\_5 © NXP B.V. 2008. All rights reserved.

## 6.2.5 Registers 6 and 7: Configuration registers

This register configures the directions of the I/O pins. If a bit in this register is set (written with '1'), the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared (written with '0'), the corresponding port pin is enabled as an output. At reset, the device's ports are inputs.

Table 11. Configuration port 0 register

Bit	7	6	5	4	3	2	1	0
Symbol	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1

Table 12. Configuration port 1 register

Bit	7	6	5	4	3	2	1	0
Symbol	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1

## 6.3 Power-on reset


When power is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9535/PCA9535C in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9535/PCA9535C registers and SMBus state machine will initialize to their default states. Thereafter,  $V_{DD}$  must be lowered below 0.2 V to reset the device.

For a power reset cycle,  $V_{DD}$  must be lowered below 0.2 V and then restored to the operating voltage.

#### 6.4 I/O port

When an I/O is configured as an input on PCA9535, FETs Q1 and Q2 are off, creating a high impedance input. The input voltage may be raised above  $V_{DD}$  to a maximum of 5.5 V. In the case of PCA9535C, FET Q1 has been removed and the open-drain FET Q2 will function the same as PCA9535.

If the I/O is configured as an output, then on PCA9535 either Q1 or Q2 is on, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance path that exists between the pin and either  $V_{DD}$  or  $V_{SS}$ .



## 6.5 Bus transactions

#### 6.5.1 Writing to the port registers


Data is transmitted to the PCA9535/PCA9535C by sending the device address and setting the least significant bit to a logic 0 (see <u>Figure 6 "PCA9535; PCA9535C device</u> <u>address"</u>). The command byte is sent after the address and determines which register will receive the data following the command byte.

The eight registers within the PCA9535/PCA9535C are configured to operate as four register pairs. The four pairs are Input Ports, Output Ports, Polarity Inversion Ports, and Configuration Ports. After sending data to one register, the next data byte will be sent to the other register in the pair (see <a href="Figure 8">Figure 8</a> and <a href="Figure 9">Figure 9</a>). For example, if the first byte is sent to Output Port 1 (register 3), then the next byte will be stored in Output Port 0 (register 2). There is no limitation on the number of data bytes sent in one write transmission. In this way, each 8-bit register may be updated independently of the other registers.

PCA9535\_PCA9535C\_5

Fig 9.

10 of 31



slave address

Α0 0

R/W

0 0

START condition

Write to Configuration registers

SDA

command byte

0

0

acknowledge from slave

0 0

acknowledge from slave

data to por


DATA 1

0.0

acknowledge from slave


## 6.5.2 Reading the port registers

In order to read data from the PCA9535/PCA9535C, the bus master must first send the PCA9535/PCA9535C address with the least significant bit set to a logic 0 (see Figure 6 "PCA9535; PCA9535C device address"). The command byte is sent after the address and determines which register will be accessed. After a restart, the device address is sent again, but this time the least significant bit is set to a logic 1. Data from the register defined by the command byte will then be sent by the PCA9535/PCA9535C (see Figure 10, Figure 11 and Figure 12). Data is clocked into the register on the falling edge of the acknowledge clock pulse. After the first byte is read, additional bytes may be read but the data will now reflect the information in the other register in the pair. For example, if you read Input Port 1, then the next byte read would be Input Port 0. There is no limitation on the number of data bytes received in one read transmission but the final byte received, the bus master must not acknowledge the data.




12 of 31





PCA9535\_PCA9535C\_5

13 of 31



**Remark:** Transfer of data can be stopped at any moment by a STOP condition. When this occurs, data present at the latest acknowled is assumed that the command byte has previously been set to '00' (read Input Port register).

## 6.5.3 Interrupt output

The open-drain interrupt output is activated when one of the port pins change state and the pin is configured as an input. The interrupt is deactivated when the input returns to its previous state or the Input Port register is read (see <a href="Figure 11">Figure 11</a>). A pin configured as an output cannot cause an interrupt. Since each 8-bit port is read independently, the interrupt caused by Port 0 will not be cleared by a read of Port 1 or the other way around.


**Remark:** Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register.

## 7. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 13).




#### 7.1.1 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 14).



## 7.2 System configuration

A device generating a message is a 'transmitter'; a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 15).




## 7.3 Acknowledge


The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.



# 8. Application design-in information




## 8.1 Minimizing I<sub>DD</sub> when the I/Os are used to control LEDs

When the PCA9535 I/Os are used to control LEDs, they are normally connected to  $V_{DD}$  through a resistor as shown in <u>Figure 17</u>. Since the LED acts as a diode, when the LED is off the I/O  $V_{I}$  is about 1.2 V less than  $V_{DD}$ . The supply current,  $I_{DD}$ , increases as  $V_{I}$  becomes lower than  $V_{DD}$ .

Designs needing to minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to  $V_{DD}$  when the LED is off. Figure 18 shows a high value resistor in parallel with the LED. Figure 19 shows  $V_{DD}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{I}$  at or above  $V_{DD}$  and prevents additional supply current consumption when the LED is off.

This concern does not occur in the case of PCA9535C because the I/O pins are open-drain.



# 9. Limiting values

Table 13. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+6.0	V
$V_{I/O}$	voltage on an input/output pi	า	$V_{SS}-0.5$	6	V
I <sub>O</sub>	output current	on an I/O pin	-	±50	mA
I <sub>I</sub>	input current		-	±20	mA
$I_{DD}$	supply current		-	160	mA
$I_{SS}$	ground supply current		-	200	mA
$P_{tot}$	total power dissipation		-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating	-40	+85	°C

# 10. Static characteristics

Table 14. Static characteristics

 $V_{DD}$  = 2.3 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supplie	S						
$V_{DD}$	supply voltage			2.3	-	5.5	V
I <sub>DD</sub>	supply current	Operating mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $f_{SCL} = 100 \text{ kHz}$ ; I/O = inputs		-	135	200	μΑ
I <sub>stb</sub>	standby current	Standby mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{SS}$ ; $f_{SCL} = 0 \text{ kHz}$ ; $I/O = \text{inputs}$		-	0.25	1	μΑ
		Standby mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{DD}$ ; $f_{SCL} = 0 \text{ kHz}$ ; $I/O = \text{inputs}$		-	0.25	1	μΑ
$V_{POR}$	power-on reset voltage[1]	no load; $V_I = V_{DD}$ or $V_{SS}$		-	1.5	1.65	V
Input S	CL; input/output SDA						
$V_{IL}$	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
l <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		3	-	-	mΑ
I∟	leakage current	$V_I = V_{DD} = V_{SS}$		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	6	10	pF
I/Os							
V <sub>IL</sub>	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage			$0.7V_{DD}$	-	5.5	V
I <sub>OL</sub>	LOW-level output current	$V_{DD} = 2.3 \text{ V to } 5.5 \text{ V; } V_{OL} = 0.5 \text{ V}$	[2]	8	10	-	mΑ
		$V_{DD} = 2.3 \text{ V to } 5.5 \text{ V; } V_{OL} = 0.7 \text{ V}$	[2]	10	14	-	mΑ
$V_{OH}$	HIGH-level output voltage	PCA9535 only					
		$I_{OH} = -8 \text{ mA}; V_{DD} = 2.3 \text{ V}$	[3]	1.8	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 2.3 \text{ V}$	[3]	1.7	-	-	V
		$I_{OH} = -8 \text{ mA}; V_{DD} = 3.0 \text{ V}$	[3]	2.6	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 3.0 \text{ V}$	[3]	2.5	-	-	V
		$I_{OH} = -8 \text{ mA}; V_{DD} = 4.75 \text{ V}$	[3]	4.1	-	-	V
		$I_{OH} = -10 \text{ mA}; V_{DD} = 4.75 \text{ V}$	[3]	4.0	-	-	V
I <sub>LIH</sub>	HIGH-level input leakage current	$V_{DD} = 5.5 \text{ V}; V_{I} = V_{DD}$		-	-	1	μΑ
I <sub>LIL</sub>	LOW-level input leakage current	$V_{DD} = 5.5 \text{ V}; V_{I} = V_{SS}$		-	-	-1	μΑ
Ci	input capacitance			-	3.7	5	pF
Co	output capacitance			-	3.7	5	pF
Interrup	t INT						
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		3	-	-	mA
Select in	nputs A0, A1, A2						
V <sub>IL</sub>	LOW-level input voltage			-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH-level input voltage			0.7V <sub>DD</sub>	-	5.5	V

<sup>[1]</sup>  $V_{DD}$  must be lowered to 0.2 V for at least 5  $\mu s$  in order to reset part.

- [2] Each I/O must be externally limited to a maximum of 25 mA and each octal (IOO\_0 to IOO\_7 and IO1\_0 to IO1\_7) must be limited to a maximum current of 100 mA for a device total of 200 mA.
- [3] The total current sourced by all I/Os must be limited to 160 mA. PCA9535C does not source current and does not have the V<sub>OH</sub> specification.

# 11. Dynamic characteristics

Table 15. Dynamic characteristics


Symbol	Parameter	Conditions			rd-mode ·bus	Fast-mode l	<sup>2</sup> C-bus	Unit
				Min	Max	Min	Max	
$f_{SCL}$	SCL clock frequency			0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	1.3	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition			4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition			4.7	-	0.6	-	μs
t <sub>SU;STO</sub>	set-up time for STOP condition			4.0	-	0.6	-	μs
t <sub>VD;ACK</sub>	data valid acknowledge time		<u>[1]</u>	0.3	3.45	0.1	0.9	μs
t <sub>HD;DAT</sub>	data hold time			0	-	0	-	ns
$t_{VD;DAT}$	data valid time		[2]	300	-	50	-	ns
t <sub>SU;DAT</sub>	data set-up time			250	-	100	-	ns
$t_{LOW}$	LOW period of the SCL clock			4.7	-	1.3	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock			4.0	-	0.6	-	μs
t <sub>f</sub>	fall time of both SDA and SCL signals			-	300	$20 + 0.1C_{b}$	300	ns
t <sub>r</sub>	rise time of both SDA and SCL signals			-	1000	$20 + 0.1C_b$ [3]	300	ns
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns
Port timir	ng							
$t_{v(Q)}$	data output valid time		<u>[4]</u>	-	200	-	200	ns
t <sub>su(D)</sub>	data input set-up time			150	-	150	-	ns
$t_{h(D)}$	data input hold time			1	-	1	-	μs
Interrupt	timing							
$t_{\nu(INT\_N)}$	valid time on pin INT			-	4	-	4	μs
t <sub>rst(INT_N)</sub>	reset time on pin INT			-	4	-	4	μs


<sup>[1]</sup>  $t_{VD;ACK}$  = time for acknowledgement signal from SCL LOW to SDA (out) LOW.


<sup>[2]</sup>  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL LOW.

<sup>[3]</sup>  $C_b = total$  capacitance of one bus line in pF.


<sup>[4]</sup>  $t_{V(Q)}$  measured from  $0.7V_{DD}$  on SCL to 50 % I/O output (PCA9535). For PCA9535C, use load circuit shown in Figure 24 and measure from  $0.7V_{DD}$  on SCL to 30 % I/O output.








# 12. Test information






# 13. Package outline

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


VERSION IEC JEDEC JEITA PROJECTION		ISSUE DATI	EUROPEAN			OUTLINE		
SOT127.1 075E05 MS 012 99-	DATE	ISSUE DATI	PROJECTION		JEITA	JEDEC	IEC	VERSION
03-		<del>99-12-27</del> 03-02-19				MS-013	075E05	SOT137-1

Fig 25. Package outline SOT137-1 (SO24)

PCA9535\_PCA9535C\_5 © NXP B.V. 2008. All rights reserved.

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



				,		-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT355-1		MO-153				<del>99-12-27</del> 03-02-19
301333-1		IVIO-153				03

Fig 26. Package outline SOT355-1 (TSSOP24)

PCA9535\_PCA9535C\_5 © NXP B.V. 2008. All rights reserved.

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 4 x 4 x 0.85 mm

SOT616-1




Fig 27. Package outline SOT616-1 (HVQFN24)

PCA9535\_PCA9535C\_5 © NXP B.V. 2008. All rights reserved.




Fig 28. Package outline SOT994-1 (HWQFN24)

# 14. Handling information

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be completely safe you must take normal precautions appropriate to handling integrated circuits.

# 15. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

## 15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

## 15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

## 15.3 Wave soldering

Key characteristics in wave soldering are:

26 of 31

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

## 15.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 29</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 16 and 17

Table 16. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			

Table 17. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)						
	Volume (mm³)						
	< 350	350 to 2000	> 2000				
< 1.6	260	260	260				
1.6 to 2.5	260	250	245				
> 2.5	250	245	245				

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 29.



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## 16. Abbreviations

Table 18. Abbreviations

Acronym	Description
ACPI	Advanced Configuration and Power Interface
CBT	Cross Bar Technology
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
FET	Field-Effect Transistor
GPIO	General Purpose Input/Output
HBM	Human Body Model
I/O	Input/Output
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
IC	Integrated Circuit
LED	Light Emitting Diode
MM	Machine Model
PCB	Printed-Circuit Board
SMBus	System Management Bus

# 17. Revision history

## Table 19. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9535_PCA9535C_5	20080915	Product data sheet	-	PCA9535_PCA9535C_4
Modifications:	• Table 3 "Pin o	description": Table note [2] re-v	vritten; added its refe	rence at port 1 input/output
PCA9535_PCA9535C_4	20080731	Product data sheet	-	PCA9535_PCA9535C_3
PCA9535_PCA9535C_3	20071004	Product data sheet	-	PCA9535_2
PCA9535_2 (9397 750 12896)	20040930	Product data sheet	-	PCA9535_1
PCA9535_1 (9397 750 11681)	20030627	Product data	853-2430 30019 of 11 June 2003	-

# 18. Legal information

#### 18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

### 18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

## 18.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of NXP B.V.

#### 19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

18.1 18.2 18.3 18.4 19 20

## 20. Contents

1	General description
2	Features
3	Ordering information 2
3.1	Ordering options
4	Block diagram 3
5	Pinning information 4
5.1	Pinning
5.2	Pin description 5
6	Functional description 6
6.1	Device address 6
6.2	Registers 6
6.2.1	Command byte 6
6.2.2	Registers 0 and 1: Input port registers 7
6.2.3	Registers 2 and 3: Output port registers 7
6.2.4 6.2.5	Registers 4 and 5: Polarity Inversion registers . 7 Registers 6 and 7: Configuration registers 8
6.3	Power-on reset
6.4	I/O port
6.5	Bus transactions
6.5.1	Writing to the port registers 9
6.5.2	Reading the port registers
6.5.3	Interrupt output
7	Characteristics of the I <sup>2</sup> C-bus
7.1	Bit transfer 14
7.1.1	START and STOP conditions
7.2	System configuration
7.3	Acknowledge 15
8	Application design-in information 16
8.1	Minimizing I <sub>DD</sub> when the I/Os are used to
	control LEDs
9	Limiting values
10	Static characteristics
11	Dynamic characteristics 19
12	Test information 21
13	Package outline
14	Handling information
15	Soldering of SMD packages 26
15.1	Introduction to soldering 26
15.2	Wave and reflow soldering
15.3	Wave soldering
15.4	Reflow soldering
16	Abbreviations
17	Revision history
18	Legal information

Data sheet status	30
Definitions	30
Disclaimers	30
Trademarks	30
Contact information	30
Contents	31

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008.

All rights reserved.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for I/O Controller Interface IC category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

DSL5110 SR1TY EC-GAV SCH5327B-NS SEC1210/PV-URT LPC47M287-NW SEC1210I-CN-02 CP2108-B02-GM LPC47M107S-MS LPC47M102S-MS 70M-OAC15A NCT6776D Z85C3010PSG Z84C4310AEG IS31IO7326-QFLS4-EB Z16C3010VEG JHL2210 S LL38 MAX5940CESA+ 84115502 SLO24IRA 84145010 20LPCV2415 84130108 SM-OAC5AR DS2483Q+T SEC1210I-CN-02-TR LPC47B277-MS JHL8010R S LMND KTI225V S LN9C CP2109-A01-GMR MCP2140A-ISS MCP2155-IP MCP2140A-ISO SNAP-AIMA-8 IAC5A IDC5Q Z84C1510AEG SCH5017-NW ODC5 TDA8026ET/C2,518 IAC5 CP2112-F02-GMR CP2109-A01-GM LPC47M192-NW FDC37B787-NS FDC37C669-MS MCP2140-ISO 73S8009CN-32IM/F MAX14821ETG+ DS2484R+T SCH3112-NU