Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



32

SH7615 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer

SuperH[™] RISC engine Family/SH7600 Series

SH7615 HD6417615

- Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology a third party.
 - 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of a party's rights, originating in the use of any product data, diagrams, charts, programs, algorith circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, progra
- algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp, without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology C an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various

diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F

whole or in part these materials.


- Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein.

including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.co 4. When using any or all of the information contained in these materials, including product data

- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a
- system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater us 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduc-
- other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/o country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the produ

7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a

contained therein.





2. Treatment of Unused Input Pins

Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. It are in their open states, intermediate levels are induced by noise in the vicinity through current flows internally, and a malfunction may occur.

3. Processing before Initialization

When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied through chip and a low level is input on the reset pin. During the period where the sta undefined, the register settings and the output state of each pin are also undefi your system so that it does not malfunction because of processing while it is in undefined state. For those products which have a reset function, reset the LSI after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test may have been be allocated to these addresses. Do not access these registers; operation is not guaranteed if they are accessed.

- Overview
 - 6. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs accor module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. It section includes notes in relation to the descriptions given, and usage notes are given, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier v. This does not include all of the revised contents. For details, see the actual locations in manual.

11. Index

Rev. 2.00, 03/05, page iv of xxxviii

Objective: This manual was written to explain the hardware functions and electrical characteristics of this LSI to the above users.

Refer to the SH-1/SH-2/SH-DSP Software Manual for a detailed descrip

Notes on reading this manual:

Product names

The following products are covered in this manual.

Product Classifications and Abbreviations

instruction set.

Basic Classification	Product Code
SH7615	HD6417615

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorize on the CPU, system control functions, peripheral functions, and electrical character
- In order to understand the details of the CPU's functions Read the SH-1/SH-2/SH-DSP Software Manual.

Related Manuals:	The latest versions of all related manuals are available from our w
	Please ensure you have the latest versions of all documents you re
	(http://www.renesas.com/)

SH7615 manuals:

Document Title	Documer
SH7615 Hardware Manual	This man
SH-1/SH-2/SH-DSP Software Manual	REJ09B0

Users manuals for development tools:

Document Title	Docume
SuperH RISC engine C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0
SuperH RISC engine High-performance Embedded Workshop User's Manual	REJ10B0
SuperH RISC engine High-performance Embedded Workshop, Tutorial	REJ10B0

REJ05B0

SuperH RISC engine High-performance Embedded Workshop, Tutorial

SuperH RISC engine C/C++ Compiler Package Application Note

Rev. 2.00, 03/05, page vi of xxxviii

BSC Bus State Controller CCN Cache memory Controller **CMT** Compare Match Timer CPG Clock Pulse Generator CPU Central Processing Unit **DMAC Direct Memory Access Controller** etu Elementary Time Unit **FIFO** First-In First-Out Hi-Z High Impedance High-performance User Debugging Interface H-UDI INTC Interrupt Controller IrDA Infrared Data Association JTAG Joint Test Action Group **LQFP** Low Profile QFP LRU Least Recently Used LSB Least Significant Bit MMU Memory Management Unit MPX Multiplex MSB Most Significant Bit PC **Program Counter PFC** Pin Function Controller **PLL** Phase Locked Loop **PWM** Pulse Width Modulation RAM Random Access Memory **RISC** Reduced Instruction Set Computer **ROM** Read Only Memory RTC Real Time Clock **SCIF** Serial Communication Interface with FIFO Synchronous DRAM SDRAM

pps

bit per second

Rev. 2.00, 03/05, pag

Rev. 2.00, 03/05, page viii of xxxviii

Figure 1.1 Block Diagram of SH7615		Internal X address bus 16-bit internal Y address bus Internal Y address bus 16-bit internal Y data bus
1.3.1 Pin Arrangement	14	Description modified
		Figure 1.2 shows the pin arrangement of the HD6 and HD6417615ARFV, and figure 1.3 shows the pinch shows the pi


13

Figure 1.1 amended

HD6417615ARBPV.

arrangement of the HD6417615ARBP and

1.2 Block Diagram



Name

0 to 3

Bus high

impedance

Transmit data

Receive data

input channel

Function

Signal used in combina signal to place bus and

the high-impedance (Hi ending the bus cycle

SCIF channel 1 and 2

4-bit transmit data

Figure 1.3 HD6417615ARBP and HD6417615ARBPV Pin Arrangement (BP-240A, BP-240AV)	15	Figure 1	.3 added	
1.3.2 Pin Functions	18 to	Table 1.	2 amend	ed
Γable 1.2 Pin Functions	20	Туре	Symbol	I/O
		Bus contro	BUSHiZ	Input
		Ethernet controller	ETXD0 to ETXD3	Output

(EtherC) Serial

communi-

are added.

cation interface with FIFO (SCIF)

1.3.3 Pin Multiplexing	22 to	Table 1.3 amended
Table 1.3 Pin	27	The pin numbers for the BP-240A and BP-240AV page 2015

Rev. 2.00, 03/05, page x of xxxviii

Multiplexing



RXD1, RXD2 Input

accepted. If the BhLS signal continues to be a LSI remains in the bus-released state (asserts signal). When the BRLS signal is negated in the bus-re

state during manual reset signal assertion, this using the bus (negates the BGR signal). 2.2.5 DSP Type 49 Table 2.5 amended Instructions and Data **Guard Bits**

Formats		Register	Instr	ruction	39 to 32	31 to 16
Table 2.5 Destination		A0, A1	Data transfer	MOVS.W	Sign extend	16-bit data
Register Data Formats for				MOVS.L	 ;	32-bit data
DSP Instructions	· ·	X0, X1, Y0, Y1, M0, M1	Data transfer	MOVX.W, MOVY.W, MOVS.W		16-bit data
				MOVS.L		32-bit data
2.6 Usage Notes	104 to 106	3. and 4.	added			
3.2.3 Connecting a	112	Note 1 a	mended			
Crystal Resonator		Note: 1.	The CKIO	pin is an	output or hi	ah imped
igure 3.2 Example of rystal Oscillator onnection		clock mo	odes 0,1, ar	nd 2, and i	s high impe	dance in
3.2.4 External Clock	113	Descripti	on amende	ed		
Input		The CKI	O pin is an	output or	high impeda	ance in c
Figure 3.3 External Clock Input Method					lance in clo	

values cannot be guaranteed and should be used reference values. To determine the optimum oscill constants for the user system, please consult with resonator manufacturer.

123

3.2.7 Notes on Board

Design

RENESAS

Description added

When Using an External Crystal Oscillator

Figure 3.5 shows an example of the oscillator circu sample oscillator circuit and in the actual system, t shown in the figure are affected by the environmer noise, power supply characteristics, or wiring patter

Rev. 2.00, 03/05, pag

Re

		00 00			
	124	Description	added		
		2. V _{SS} /V _{CC}	pairs for BP-	240A and BP-240AV	
5.3.29 IRQ	189	Bits 15 to 8-	—IRQ Sense	Select Bits (IRQ31S to IR	
Control/Status Register (IRQCSR)		Bit table am	ended		
(IIIQOOII)		Bits 15 to 8: IRQn1S	Bits 15 to 8: IRQn0S	Description	
		0	0	Low-level detection	
			1	Falling-edge detection	
		1	0	Rising-edge detection	
			1	Both-edge detection	
7.2.1 Bus Control	259	Bit 12—Endian Specification for Area 2 (A2ENDIA			
Register 1 (BCR1)		Note added			
		Note: Data extra proces		ent into little-endian format	
	260	Bit 3—Endi	an Specificat	ion for Area 4 (A4ENDIAN	
		Note: Data extra proces		ent into little-endian format	
7.2.7 Individual Memory	271	• For DRAN	// interface		
Control Register (MCR)		Bit table added			
		Bit 1: TRP1	Bit 15: TRP0	Description	
		0	0	1 cycle	
			1	2 cycles	
		1	0	Reserved (do not set)	
			1	Reserved (do not set)	

Bit table added

Bit 1: TRP1

274



Bit table replaced

• For synchronous DRAM interface

For synchronous DRAM interface

Description
1 cycle
2 cycles
3 cycles
4 cycles

```
Precharge) Except
t<sub>Ecyc</sub>:t<sub>Pcyc</sub> 1:1
Figure 7.23 (a) Basic
Burst Write Timing (Auto-
Precharge) Except
t<sub>Ecvc</sub>:t<sub>Pcvc</sub> 1:1
Figure 7.24 (a) Burst
Read Timing (No
Precharge) Except
t<sub>Ecvc</sub>:t<sub>Pcvc</sub> 1:1
Figure 7.25 (a) Burst
Read Timing (Bank
Active. Same Row
Address)
Except t<sub>Ecvc</sub>:t<sub>Pcvc</sub> 1:1
Figure 7.26 (a) Burst
Read Timing (Bank
Active. Different Row
Addresses)
Except t<sub>Ecyc</sub>:t<sub>Pcyc</sub> 1:1
7.5.11 64-Mbit
                                323
                                         Synchronous DRAM Mode Settings
Synchronous DRAM (2
                                         Description amended
Mword \times 32 Bit)
                                         Synchronous DRAM Mode Settings: To make mod
Connection
```

Figure 7.21 (a) Single Read Timing (Auto-

Figure 7.35 128-Mbit

Mwords × 32 Bits)

Connection Example

Synchronous DRAM (4

Connection Example

Figure 7.35 added

324

for the synchronous DRAM, write to address X + F or X + H'FFFF8000 from the CPU. (X represents the value.) Whether to use X + H'FFFF0000 or X + H' determines on the synchronous DRAM used.

128-Mbit Synchronous DRAM (4 Mwords × 32 B

Rev. 2.00, 03/05, page

Synchronous DRAM (8	320	Connection Example
Mwords × 32 Bits) Connection Example		Figure 7.37 added
7.11.3 Preventing Wrong Data Output to Synchronous DRAM	358	Section 7.11.3 added
8.2.1 Cache Control	361	Description added
Register (CCR) Bit 4—Cache Purge Bit (CP)		the CP bit reverts to 0. The CP bit always reads (cache to check if initialization is completed.
9.2.1 EtherC Mode	384	Bit 1—Duplex Mode (DM)
Register (ECMR)		Note added
		Note: When internal loopback mode is specified (III full-duplex transfer (DM = 1) must be used.
		The duplex mode information (half-duplex or full-dudetected by the PHY-LSI must be set to the DM bit setting does not match the duplex mode in the PHY transfer rate may be degraded or a data collision m
9.2.8 PHY Interface	391	Note added
Status Register (PSR)		Note: The LMON bit is cleared to 0 when the LNKS at a high level, and is set to 1 when the pin is at a lo
9.3.1 Transmission	405	Description amended
		4. After waiting for the frame interval time (9.6 μ s for 0.96 μ s for 100Base), the transmitter enters the and if there is more transmit data, continues transm
9.5 Usage Notes	416	Section 9.5 added
10.2.2 E-DMAC Transmit	422	Note added
Request Register (EDTRR)		For details on writing to the register, see section 10 Notes.
10.2.3 E-DMAC Receive	423	Note added

Notes.

Rev. 2.00, 03/05, page xiv of xxxviii

Request Register

(EDRRR)

For details on writing to the register, see section 10

		This bit will be set when any one or more of the following bits are set.
		EESR bit 12: Illegal Transmit Frame (ITF)
		EESR bit 11: Carrier Not Detected (CND)
		EESR bit 10: Detect Loss of Carrier (DLC)
		EESR bit 9: Delayed Collision Detect (CD)
		Bit 25— Receive abort detected (RABT): Indicates whether or not a recei
		Bit 25: RABT Description
		0 Receive abort not detected
		1 Receive abort detected
		This bit will be set when any one or more of the following bits are set.
		EESR bit 4: Receive Residual-Bit Frame (RRF)
		EESR bit 3: Receive Too-Long Frame (RTLF)
		EESR bit 2: Receive Too-Short Frame (RTSF)
		EESR bit 1: PHY-LSI Receive Error (PRE)
		EESR bit 0: CRC Error on Received Frame (CERF)
	430	Bit 9—Delayed Collision Detect (CD)
		Description amended
		Bit 9—Delayed Collision Detect (CD): Indicates that a delayed collision I frame transmission.
		Bit 9: CD Description
		0 Delayed Collision not detected
		1 Delayed Collision detected (interrupt source)
10.2.8 Transmit/Receive	437	General description of register modified
		D': 40 : 0 14 : 0 1 1 :
Status Copy Enable		 Bits 12 to 8, and 4 to 0 amended to reserve
Status Copy Enable		Bit 7 Multicast Address Frame Receive (RM)
Status Copy Enable	440,	

Bit 26: TABT

0

Description

Transmit abort not detected
Transmit abort detected

•				
(TD0)		Description deleted		
		Indicates that one or other bit of the transmit frame indicated by bits 26 to 0 is set		
		Bits 26 to 0—Transmit Frame Status 26 to 0 (TFS2		
		Descriptions of TFS26 to TFS5 replaced		
		Description of TFS1 amended		
		Delayed Collision Detect in Transmission (correCD bit in EESR)		
Transmit Descriptor 2 (TD2)	452	Note replaced		
Receive Descriptor	-	Notes replaced		
	454	Bit 27—Receive Frame Error (RFE)		
		Description amended		
		indicated by bits 26 to 0 is set. Whether or not the address frame receive information, which is part of frame status, is copied into this bit is specified by the transmit/receive status copy enable register.		
		Bits 26 to 0—Receive Frame Status 26 to 0 (RFS2		
		Description of RFS8 amended		
Receive Descriptor 2 (RD2)	455	Note replaced		
10.4 Usage Notes	461	Newly added		
11.2.4 DMA Channel	473	Description amended		
Control Registers 0 and 1 (CHCR0, CHCR1)		When 1 (burst mode) is set to bit TB, set 1 (edge of the DREQ select bit (DS).		
Bit 4—Transfer Bus Mode Bit (TB)		• •		

451

Transmit Descriptor 0

11.5 Usage Notes


aligned with a 16-byte boundary when SDRAM is co

Bit 27—Transmit Frame Error (TFE)

Rev. 2.00, 03/05, page xvi of xxxviii

520 to Notes 12, 13, 14, 15, and 16 added

524



RENESAS

0.00

-2.34

0

0

29

23


0.00

1.73


0 11

0 9

Rev. 2.00, 03/05, page



Rev. 2.00, 03/05, page xviii of xxxviii



SDDRL

SDIDR

R/W*1

R

R/W

R/W

R/W

13

0

R

Initial Value*2

H'E000

H'0401

12

0

R

Undefined

Undefined H'0101000F

11

0

R

Address

H'FFFFFCE

H'FFFFFCE

H'FFFFFCE H'FFFFFCE

1

R

Selec

Configuration Table 17.2 Register

Configuration

Controller State

Transitions

17.1.4 Register

Register Abbreviation

733

Instruction register SDIR Status register SDSR Data register H SDDRH

Data register L ID code register

Bit table amended

737 17.3.2 Status Register

(SDSR) Bit:

Initial value 0

0 R/W: R

17.3.6 ID Code Register 750 Description amended

(SDIDR) The ID code register (SDIDR) is a 32-bit register. I

IDCODE mode, SDIDR can output H'0101000F, w

fixed code, from TDO.

17.4.1 TAP Controller 751 Description amended

Figure 17.2 shows the internal states of TAP contr

transitions basically conform with the IEEE1149.1

Figure 17.2 TAP

Figure 17.2 amended

Test-logic-reset 0 Run-test/idle Select-DR-scan





0



				_				tialized e, IDC			•	
18.1 Overview	762	Ta	ble 1	8.1 a	mend	bek	-			-		-
Table 18.1 Multiplex Pins			Fur	nction 1	[00]*	Fund	ction 2	2 [01]*	Func	ction 3	۶ [10]*	Fu
,		Port	Signal Name	1/0	Related Module	Signal Name	I/O	Related Module		I/O	Related Module	
		В	PB3	I/O	Port	STCK1	ı	SIO1	TIOCA0	I/O	TPU0	
		В	PB2	1/0	Port	STS1	1/0	SIO1	TIOCB0		TPU0	_
		В	PB1 PB0	1/0	Port	STXD1	0	SIO1	TIOCC0		TPU0	— WOL
		ь	PBu	1/0	Pon		<u> </u>		ПОСЬ	1/0	IPU	WOL
21.2 DC Characteristics	794	Ta	ble 2	1.2 a	amend	bet						ŀ
Table 21.2 DC		Item	n			Sy	ymbol	Min	Тур	Max		Unit T
Characteristics			kage		and outp		TSI	_	_	1.0	μ/	IA V V P
		Out	put high	Both 3	.3 V and	5 V V _{OF}	~	PV _{cc} – 0	0.7 —	_		V I _c
		volta			output pir		л	V _{cc} - 0.5	.5 —	_	*	V I _c
						V _{cc} - 1.0	.0 —	_		V I _c		
		Outp				5 V V _{ot})L			0.6		V I _c
			196	Other	output pir	ns				0.4	\	V I _c
21.3.1 Clock Timing	797	Та	ble 2	1.5 a	mend	ded						
Table 21.5 Clock Timing		Item	1					Symbo	ol Min		Max	Ur
Table 21.0 Glock Tilling		CKF	O clock	coutput	cycle tim	ne		t _{CKPCYC}	32		1000	ns
		_			-	el pulse w	vidth	tckpol	11			ns
		CKF	O clock	output	high-lev	el pulse v	width	t _{CKPOH}	11			ns
			PO clock					tckpor	_		5	ns
			PO clock					t _{CKPOf}	_		5	ns
						ation time		tosc1	10		_	m
		time	1	-		n stabiliza		t _{OSC2}	10		_	ms
		Stan time		overy o	scillation	n stabiliza	ition	t _{osc3}	10		_	m
		PLL	synchro	onization	n stabiliz	ation time	е	t _{PLL}	1			m
Figure 21.3 CKIO Clock	798	Fiç	jure 2	21.3	amen	ded						
Output Timing		(Be	efore') V _{IH}	\rightarrow (A	fter) V	/ _{OH}					
Figure 21.4 CKPO Clock	799	Fig	jure 2	21.4	added	t						

Rev. 2.00, 03/05, page xx of xxxviii

Output Timing



OE CKE

RENESAS

Rev. 2.00, 03/05, page

```
(Dank Active, Same Row
                                  852,
Access, Except t<sub>Ecyc</sub>:t<sub>Pcyc</sub>
1:1)
                                  854
Figure 21.45 Interrupt
Vector Fetch Cycle
(No Wait, Except t<sub>Ecyc</sub>:t<sub>Pcyc</sub>
1:1)
Figure 21.46 Interrupt
Vector Fetch Cycle
(External Wait Input,
Except t<sub>Ecvc</sub>:t<sub>Pcvc</sub> 1:1)
Figure 21.50 FRT
Input/Output Timing
(Except t<sub>Ecyc</sub>:t<sub>Pcyc</sub> 1:1)
Figure 21.52 FRT Clock
Input Timing (Except
t_{\text{Ecyc}}:t_{\text{Pcyc}} 1:1)
Figure 21.57 TPU
Input/Output Timing
(Except t<sub>Ecyc</sub>:t<sub>Pcyc</sub> 1:1)
Figure 21.60 Watchdog
Timer Output Timing
(Except t<sub>Ecvc</sub>:t<sub>Pcvc</sub> 1:1)
Figure 21.69 I/O Port
Input/Output Timing
(Except t<sub>Ecyc</sub>:t<sub>Pcyc</sub> 1:1)
Figure 21.70 MII
Transmit Timing (Normal
Operation)
Figure 21.71 MII
Transmit Timing (Case of
Conflict)
21.3.6 Serial
                                  844
                                            Table 21.10 amended
Communication Interface
                                            (Before) t_{cscvc} \rightarrow (After) t_{scvc}
Timina
```

Table 21.10 Serial

Timina

Communication Interface

Rev. 2.00, 03/05, page xxii of xxxviii

I iming											
Figure 21.78 STATS	856	Figure	21.78	and I	Figur	e 21.7	79 am	ende	d		
Output Timing		(Before	e) G-D	MAC	\rightarrow (A	After)	DMAC	2			
Figure 21.79 BH Output		(= 5.5.	-		, /-	,	D				
Timing											
	050	CICTO	2 0 000	~ d ~ d							
A.1 Addresses	859	SICIR	SICTR2 amended								
		Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Names Bit 3	Bit 2	Bit 1	
		H'FFFFFC24	SICTR2								
		H'FFFFFC25			TM	SE	DL	TIE	RIE	TE	
	862	SCSMI	₹1 am	ende	d						
			Register					Names			
		Address H'FFFF FCC0	Name	Bit 7	Bit 6	Bit 5 K3 PE/ICK	Bit 4	Bit 3	Bit 2 MP	Bit 1 CKS1	
			SCSWRI			NO PE/IUN	Z O/E/ICKI	ICK0			
	864	EESR	ameno	ded							
			Register				Bit	Names			
		Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
		H'FFFF FD14	EESR	_	_	-	_	_	TABT	RABT	
		H'FFFF FD15	_	_	ECI	TC	TDE	TFUF	FR	RDE	
		H'FFFF FD16	_		_	_	ITF	CND	DLC	CD	
		H'FFFF FD17		RMAF		_	RRF	RTLF	RTSF	PRE	
		TRSCE	Ram	ende	d						
			Register				Bit	Names			
		Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
		H'FFFF FD1C	TRSCER				_	_	_	_	
		H'FFFF FD1D	_		-	-		_	_	_	
		H'FFFF FD1E	_		_	-	-	_	_	_	
		H'FFFF FD1F		RMAFCI	E —		–			_	

21.3.12 31A13, DII, aliu 030

BUSHIZ Signal Timing

Timing

Table 21.17 STATS, \overline{BH} , and \overline{BUSHiZ} Signal



Symbol

STATS1 and STATS0 output delay time t_{STATd}

Max

H'FFFFFE72 (Before) DCDR1 → (After) DRCR1 872 BBRC amended Bit Names Registe Bit 1 Bit 5 Bit 3 XYEC H'FFFFFF48 H'FFFFFF49 CPC1 CPC0 IDC1 RWC1 RWC0 SZC1 IDC0 876 MCR amended Rit Names Register Address Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 H'FFFFFFEC MCR TRP0 RCD0 TRWIN TRAS1 TRASO BE RASD H'FFFFFFED RMODE AMX2 SZ AMX1 RFSH TRP1 B.1 Pin States in Reset, 880 Table amended Power-Down State, and Pin State **Bus-Released State** Manual Reset Power-Down Sta Power-Standby Standby On Rus Rus Mode Mode Acquired Released (HIZ = 0) (HIZ = 1)Ether() ETXD3 to ETXD0 0 0 0 0 ERXD3 to ERXD0 1 Appendix C Product 881 Table amended Lineup Operating Abbreviation Voltage Frequency Mark Code Table C.1 SH7615 SH7615 $V_{cc} = PLLV_{cc} = 3.3 \text{ V}$ 62.5 MHz HD6417615ARF **Product Lineup** $PV_{cc} = 5.0 \text{ V/3.3 V}$ HD6417615ARFV HD6417615ARBP HD6417615ARBPV Appendix D Package 882 Description amended **Dimensions** Figure D.1 shows the FP-208C and FP-208CV pack dimensions, and figure D.2 shows the BP-240A and 240AV package dimensions. Figure D.1 Package 882 Figure D.1 replaced Dimensions (FP-208C,

Rev. 2.00, 03/05, page xxiv of xxxviii

883

FP-208CV)

BP-240AV)

Figure D.2 Package

Dimensions (BP-240A,



Figure D.2 added

S	Section 2	CPU
2	.1 Regist	er Descriptions
	2.1.1	General Registers
	2.1.2	Control Registers
	2.1.3	System Registers
	2.1.4	DSP Registers
	2.1.5	Notes on Guard Bits and Overflow Treatment
	2.1.6	Initial Values of Registers
2	.2 Data F	Formats
	2.2.1	Data Format in Registers
	2.2.2	Data Formats in Memory
	2.2.3	Immediate Data Format
	2.2.4	DSP Type Data Formats
	2.2.5	DSP Type Instructions and Data Formats
2	3 CPU (Core Instruction Features
2	.4 Instruc	ction Formats
	2.4.1	CPU Instruction Addressing Modes
	2.4.2	DSP Data Addressing
	2.4.3	Instruction Formats for CPU Instructions
	2.4.4	Instruction Formats for DSP Instructions
2	.5 Instruc	ction Set
	2.5.1	CPU Instruction Set
	2.5.2	DSP Data Transfer Instruction Set
	2.5.3	DSP Operation Instruction Set
	2.5.4	Various Operation Instructions
2	6 Usage	Notes
S		Oscillator Circuits and Operating Modes
3		iew
3	.2 On-Ch	nip Clock Pulse Generator and Operating Modes
		Pay 2.00 02/05 pag
		Rev. 2.00, 03/05, pag
		- (

1.3.3

1.4

1.5.2 FIII Functions

Processing States

Pin Multiplexing

4.1	Overview
	4.1.1 Types of Exception Handling and Priority Order
	4.1.2 Exception Handling Operations
	4.1.3 Exception Vector Table
4.2	Resets
	4.2.1 Types of Resets
	4.2.2 Power-On Reset
	4.2.3 Manual Reset
4.3	Address Errors
	4.3.1 Sources of Address Errors
	4.3.2 Address Error Exception Handling
4.4	Interrupts
	4.4.1 Interrupt Sources
	4.4.2 Interrupt Priority Levels
	4.4.3 Interrupt Exception Handling
4.5	Exceptions Triggered by Instructions
	4.5.1 Instruction-Triggered Exception Types
	4.5.2 Trap Instructions
	4.5.3 Illegal Slot Instructions
	4.5.4 General Illegal Instructions
4.6	When Exception Sources Are Not Accepted
	4.6.1 Immediately after a Delayed Branch Instruction
	4.6.2 Immediately after an Interrupt-Disabled Instruction
	4.6.3 Instructions in Repeat Loops
4.7	Stack Status after Exception Handling
4.8	Usage Notes
	4.8.1 Value of Stack Pointer (SP)
	4.8.2 Value of Vector Base Register (VBR)
	4.8.3 Address Errors Caused by Stacking of Address Error Exception Handl
	4.8.4 Manual Reset during Register Access
Sect	ion 5 Interrupt Controller (INTC)
5.1	Overview

RENESAS

Rev. 2.00, 03/05, page xxvi of xxxviii

Section 4 Exception Handling

(IPRA)
IPRB)
IPRC)
(IPRD)
IPRE)
RWDT)
·
)
)
)
)
[)
)
)
)
)
Rev. 2.00, 03/05, page 2
1.6v. 2.00, 00/00, page

IRQ Interrupts.....

On-chip Peripheral Module Interrupts..... Interrupt Exception Vectors and Priority Order.....

5.2.5

5.2.6

5.2.7

	6.1.3	Register Configuration
6.2	Registe	er Descriptions
	6.2.1	Break Address Register A (BARA)
	6.2.2	Break Address Mask Register A (BAMRA)
	6.2.3	Break Bus Cycle Register A (BBRA)
	6.2.4	Break Address Register B (BARB)
	6.2.5	Break Address Mask Register B (BAMRB)
	6.2.6	Break Bus Cycle Register B (BBRB)
	6.2.7	Break Address Register C (BARC)
	6.2.8	Break Address Mask Register C (BAMRC)
	6.2.9	Break Data Register C (BDRC)
	6.2.10	Break Data Mask Register C (BDMRC)
	6.2.11	Break Bus Cycle Register C (BBRC)
	6.2.12	Break Execution Times Register C (BETRC)
	6.2.13	Break Address Register D (BARD)
	6.2.14	Break Address Mask Register D (BAMRD)
	6.2.15	Break Data Register D (BDRD)
	6.2.16	Break Data Mask Register D (BDMRD)
	6.2.17	Break Bus Cycle Register D (BBRD)
	6.2.18	Break Execution Times Register D (BETRD)
	6.2.19	Break Control Register (BRCR)
	6.2.20	Branch Flag Registers (BRFR)
	6.2.21	Branch Source Registers (BRSR)
	6.2.22	Branch Destination Registers (BRDR)
6.3	Operati	on
	6.3.1	User Break Operation Sequence
	6.3.2	Instruction Fetch Cycle Break
	6.3.3	Data Access Cycle Break
	6.3.4	Saved Program Counter (PC) Value
	6.3.5	X Memory Bus or Y Memory Bus Cycle Break
	6.3.6	Sequential Break
	6.3.7	PC Traces

Block Diagram....

Examples of Use

RENESAS

6.1.2

6.3.8

Rev. 2.00, 03/05, page xxviii of xxxviii

	7.2.3	Bus Control Register 3 (BCR3)
	7.2.4	Wait Control Register 1 (WCR1)
	7.2.5	Wait Control Register 2 (WCR2)
	7.2.6	Wait Control Register 3 (WCR3)
	7.2.7	Individual Memory Control Register (MCR)
	7.2.8	Refresh Timer Control/Status Register (RTCSR)
	7.2.9	Refresh Timer Counter (RTCNT)
	7.2.10	Refresh Time Constant Register (RTCOR)
7.3		Size and Data Alignment
	7.3.1	Connection to Ordinary Devices
	7.3.2	Connection to Little-Endian Devices
7.4	Accessi	ng Ordinary Space
	7.4.1	Basic Timing
	7.4.2	Wait State Control
	7.4.3	CS Assertion Period Extension
7.5	Synchro	onous DRAM Interface
	7.5.1	Synchronous DRAM Direct Connection
	7.5.2	Address Multiplexing
	7.5.3	Burst Reads
	7.5.4	Single Reads
	7.5.5	Single Writes
	7.5.6	Burst Write Mode
	7.5.7	Bank Active Function
	7.5.8	Refreshes
	7.5.9	Overlap Between Auto Precharge Cycle (Tap) and Next Access
		Power-On Sequence
		64-Mbit Synchronous DRAM (2 Mwords × 32 Bits) Connection
7.6		Interface
	7.6.1	DRAM Direct Connection
	7.6.2	Address Multiplexing
	7.6.3	Basic Timing.
		Rev. 2.00, 03/05, page
		RENESAS
		· ·

Register Descriptions

Bus Control Register 1 (BCR1).....

Bus Control Register 2 (BCR2).....

7.2

7.2.1

7.2.2

	7.7.1 Muster Mode
7.10	Additional Items
	7.10.1 Resets
	7.10.2 Access as Viewed from CPU, DMAC or E-DMAC
	7.10.3 STATS1 and STATS0 Pins
	7.10.4 BUSHiZ Specification
7.11	Usage Notes
	7.11.1 Normal Space Access after Synchronous DRAM Write when Using D
	7.11.2 When Using I\u03a9:E\u03a9 Clock Ratio of 1:1, 8-Bit Bus Width,
	and External Wait Input
	7.11.3 Preventing Wrong Data Output to Synchronous DRAM
Sect	ion 8 Cache
8.1	Introduction
0.1	8.1.1 Register Configuration
8.2	Register Description
0.2	8.2.1 Cache Control Register (CCR)
8.3	Address Space and the Cache
8.4	Cache Operation
•••	8.4.1 Cache Reads
	8.4.2 Write Access
	8.4.3 Cache-Through Access
	8.4.4 The TAS Instruction
	8.4.5 Pseudo-LRU and Cache Replacement
	8.4.6 Cache Initialization
	8.4.7 Associative Purges
	8.4.8 Cache Flushing
	8.4.9 Data Array Access
	8.4.10 Address Array Access
8.5	Cache Use
	8.5.1 Initialization
	8.5.2 Purge of Specific Lines
	8.5.3 Cache Data Coherency
	8.5.4 Two-Way Cache Mode
_	
Rev.	2.00, 03/05, page xxx of xxxviii

7.9.1 Master Mode....

	/ · — · ·	201010 11000 1100001 (201111)
	9.2.2	EtherC Status Register (ECSR)
	9.2.3	EtherC Interrupt Permission Register (ECSIPR)
	9.2.4	PHY Interface Register (PIR)
	9.2.5	MAC Address High Register (MAHR)
	9.2.6	MAC Address Low Register (MALR)
	9.2.7	Receive Frame Length Register (RFLR)
	9.2.8	PHY Interface Status Register (PSR)
	9.2.9	Transmit Retry Over Counter Register (TROCR)
	9.2.10	Collision Detect Counter Register (CDCR)
	9.2.11	Lost Carrier Counter Register (LCCR)
	9.2.12	Carrier Not Detect Counter Register (CNDCR)
	9.2.13	Illegal Frame Length Counter Register (IFLCR)
	9.2.14	CRC Error Frame Counter Register (CEFCR)
		Frame Receive Error Counter Register (FRECR)
		Too-Short Frame Receive Counter Register (TSFRCR)
	9.2.17	Too-Long Frame Receive Counter Register (TLFRCR)
		Residual-Bit Frame Counter Register (RFCR)
		Multicast Address Frame Counter Register (MAFCR)
9.3	-	ion
	9.3.1	Transmission
	9.3.2	Reception
	9.3.3	MII Frame Timing
	9.3.4	Accessing MII Registers
	9.3.5	Magic Packet Detection
	9.3.6	CPU Operating Mode and Ethernet Controller Operation
9.4		ction to PHY-LSI
9.5	Usage	Notes
Sect	ion 10	Ethernet Controller Direct Memory Access Controller
10.1		(E-DMAC)
10.1	Overvi	ew
		Rev. 2.00, 03/05, page ₹ENES∆S
		I/CIVE3/13

Ethernet Controller Register Configuration.....

EtherC Mode Register (ECMR)

Register Descriptions....

9.1.4

9.2.1

9.2

	10.2.7	Ethere/L DW/ C Status Interrupt I erimssion Register (LESH R)
	10.2.8	Transmit/Receive Status Copy Enable Register (TRSCER)
	10.2.9	Receive Missed-Frame Counter Register (RMFCR)
	10.2.10	Transmit FIFO Threshold Register (TFTR)
	10.2.11	FIFO Depth Register (FDR)
	10.2.12	Receiver Control Register (RCR)
	10.2.13	E-DMAC Operation Control Register (EDOCR)
	10.2.14	Receiving-Buffer Write Address Register (RBWAR)
	10.2.15	Receiving-Descriptor Fetch Address Register (RDFAR)
	10.2.16	Transmission-Buffer Read Address Register (TBRAR)
	10.2.17	Transmission-Descriptor Fetch Address Register (TDFAR)
10.3		on
	10.3.1	Descriptor List and Data Buffers
	10.3.2	Transmission
	10.3.3	Reception
	10.3.4	Multi-Buffer Frame Transmit/Receive Processing
10.4	Usage l	Notes
	10.4.1	E-DMAC Transmit Request Register (EDTRR) and E-DMAC Receive
		Request Register (EDRRR) Usage Notes
~		
		Direct Memory Access Controller (DMAC)
11.1		ew
		Features
		Block Diagram
		Input/Output Pins
		Register Configuration
11.2	_	r Descriptions
		DMA Source Address Registers 0 and 1 (SAR0, SAR1)
		DMA Destination Address Registers 0 and 1 (DAR0, DAR1)
	11.2.3	DMA Transfer Count Registers 0 and 1 (TCR0, TCR1)

Rev. 2.00, 03/05, page xxxii of xxxviii

10.2.5 Receive Descriptor List Address Register (RDLAR)
10.2.6 EtherC/E-DMAC Status Register (EESR)
10.2.7 EtherC/E-DMAC Status Interrupt Permission Register (EESIPR)

RENESAS

	11.5.0 DWA Transici Eliu
	11.3.9 BH Pin Output Timing
11.4	Usage Examples
	11.4.1 Example of DMA Data Transfer Between On-chip SCIF and External l
11.5	Usage Notes
Sect	ion 12 16-Bit Free-Running Timer (FRT)
12.1	Overview
	12.1.1 Features
	12.1.2 Block Diagram
	12.1.3 Input/Output Pins
	12.1.4 Register Configuration
12.2	Register Descriptions
	12.2.1 Free-Running Counter (FRC)
	12.2.2 Output Compare Registers A and B (OCRA and OCRB)
	12.2.3 Input Capture Register (FICR)
	12.2.4 Timer Interrupt Enable Register (TIER)
	12.2.5 Free-Running Timer Control/Status Register (FTCSR)
	12.2.6 Timer Control Register (TCR)
	12.2.7 Timer Output Compare Control Register (TOCR)
12.3	CPU Interface
12.4	Operation
	12.4.1 FRC Count Timing
	12.4.2 Output Timing for Output Compare
	12.4.3 FRC Clear Timing
	12.4.4 Input Capture Input Timing
	12.4.5 Input Capture Flag (ICF) Setting Timing
	12.4.6 Output Compare Flag (OCFA, OCFB) Setting Timing
	12.4.7 Timer Overflow Flag (OVF) Setting Timing
12.5	Interrupt Sources
12.6	Example of FRT Use
12.7	Usage Notes
	Rev. 2.00, 03/05, page x
	RENESAS
	`

	13.1.3	Input/Output Pin
	13.1.4	Register Configuration
13.2	Registe	r Descriptions
		Watchdog Timer Counter (WTCNT)
	13.2.2	Watchdog Timer Control/Status Register (WTCSR)
	13.2.3	Reset Control/Status Register (RSTCSR)
	13.2.4	Notes on Register Access
13.3	Operati	on
		Operation in Watchdog Timer Mode
	13.3.2	Operation in Interval Timer Mode
	13.3.3	Operation when Standby Mode is Cleared
	13.3.4	Timing of Overflow Flag (OVF) Setting
	13.3.5	Timing of Watchdog Timer Overflow Flag (WOVF) Setting
13.4	Usage l	Notes
	13.4.1	Contention between WTCNT Write and Increment
	13.4.2	Changing CKS2 to CKS0 Bit Values
	13.4.3	Switching between Watchdog Timer Mode and Interval Timer Mode
	13.4.4	System Reset with WDTOVF
	13.4.5	Internal Reset in Watchdog Timer Mode
	13.4.6	Internal Reset by Watchdog Timer (WDT) in Sleep Mode
Secti	on 14	Serial Communication Interface with FIFO (SCIF)
14.1		ew
	14.1.1	Features
	14.1.2	Block Diagrams
	14.1.3	Input/Output Pins
	14.1.4	Register Configuration
14.2	Registe	r Descriptions
		Receive Shift Register (SCRSR)
		Receive FIFO Data Register (SCFRDR)
	14.2.3	Transmit Shift Register (SCTSR)

Rev. 2.00, 03/05, page xxxiv of xxxviii

13.1.2 Block Diagram....

14.2.4 Transmit FIFO Data Register (SCFTDR).14.2.5 Serial Mode Register (SCSMR).

	14.3.5	Use of Transmit/Receive FIFO Buffers	
	14.3.6	Operation in IrDA Mode	
14.4	SCIF I	nterrupt Sources and the DMAC	
14.5		Notes	
Secti		Serial I/O (SIO)	
15.1		ew	
	15.1.1	Features	
15.2	_	er Configuration	
		Receive Shift Register (SIRSR)	
		Receive Data Register (SIRDR)	
		Transmit Shift Register (SITSR)	
		Transmit Data Register (SITDR)	
		Serial Control Register (SICTR)	
	15.2.6	Serial Status Register (SISTR)	
15.3	Operati	on	
	15.3.1	Input	
	15.3.2	Output	
15.4	SIO Int	terrupt Sources and DMAC	
Sect	ion 16	16-Bit Timer Pulse Unit (TPU)	
16.1		ew	
10.1		Features	
		Block Diagram	
		Input/Output Pins	
		Register Configuration	
16.2		er Descriptions	
10.2	_	Timer Control Register (TCR)	
		Timer Mode Register (TMDR)	
		Timer I/O Control Register (TIOR)	
	10.2.0	1 1 0 Common 100 g.co. (11011)	
		RENESAS	Rev. 2.00, 03/05, page
		- (=:123/22	

16.4.2 Basic Functions
16.4.3 Synchronous Operation
16.4.4 Buffer Operation
16.4.5 PWM Modes
16.4.6 Phase Counting Mode
16.5 Interrupts
16.5.1 Interrupt Sources and Priorities
16.5.2 DMAC Activation
16.6 Operation Timing
16.6.1 Input/Output Timing
16.6.2 Interrupt Signal Timing
16.7 Usage Notes
16.8 Usage Notes
16.8.1 Clearing Flags in TSR0 to TSR2
16.8.2 DMA Transfer by TPU0
Section 17 High-Performance User Debugging Interface (H-UDI)
17.1 Overview
17.1.1 Features
17.1.2 H-UDI Block Diagram
17.1.3 Input/Output Pins
17.1.4 Register Configuration
17.2 External Signals
17.2.1 Test Clock (TCK)
17.2.2 Test Mode Select (TMS)
17.2.3 Test Data Input (TDI)
17.2.4 Test Data Output (TDO)
17.2.5 Test Reset (TRST)
17.3 Register Descriptions
17.3.1 Instruction Register (SDIR)
17.3.2 Status Register (SDSR)
17.3.3 Data Register (SDDR)
Rev. 2.00, 03/05, page xxxvi of xxxviii

RENESAS

S	ection 18 Pin Function Controller (PFC)
1	8.1 Overview
1	8.2 Register Configuration
1	8.3 Register Descriptions
	18.3.1 Port A Control Register (PACR)
	18.3.2 Port A I/O Register (PAIOR)
	18.3.3 Port B Control Registers (PBCR, PBCR2)
	18.3.4 Port B I/O Register (PBIOR)
	. 10 I/O D
	ection 19 I/O Ports
-	9.1 Overview
1	9.2 Port A
	19.2.1 Register Configuration
	19.2.2 Port A Data Register (PADR)
1	9.3 Port B
	19.3.1 Register Configuration
	19.3.2 Port B Data Register (PBDR)
S	Section 20 Power-Down Modes
	0.1 Overview
-	20.1.1 Power-Down Modes
	20.1.2 Register
2	0.2 Register Descriptions
-	20.2.1 Standby Control Register 1 (SBYCR1)
	20.2.2 Standby Control Register 2 (SBYCR2)
2	0.3 Sleep Mode
2	20.3.1 Transition to Sleep Mode
	20.3.2 Canceling Sleep Mode
2	0.4 Standby Mode
2	20.4.1 Transition to Standby Mode
	20.4.2 Canceling Standby Mode
	Rev. 2.00, 03/05, page x ₹ENES∆S
	I/CINE2\72

21.3	AC Characteristics
	21.3.1 Clock Timing
	21.3.2 Control Signal Timing
	21.3.3 Bus Timing
	21.3.4 Direct Memory Access Controller Timing
	21.3.5 Free-Running Timer Timing
	21.3.6 Serial Communication Interface Timing
	21.3.7 Watchdog Timer Timing
	21.3.8 Serial I/O Timing
	21.3.9 High-Performance User Debugging Interface Timing
	21.3.10 I/O Port Timing
	21.3.11 Ethernet Controller Timing
	21.3.12 STATS, BH, and BUSHiZ Signal Timing
21.4	AC Characteristic Test Conditions
App	endix A On-Chip Peripheral Module Registers
A.1	Addresses
App	endix B Pin States

Pin States in Reset, Power-Down State, and Bus-Released State.....

Appendix C Product Lineup.....

Appendix D Package Dimensions

21.2 DC Characteristics

Rev. 2.00, 03/05, page xxxviii of xxxviii

B.1

RENESAS

operates at a rate of one instruction per cycle, offering a great improvement in instruct execution speed. In addition, the 32-bit internal architecture provides improved data p power, and DSP functions have also been enhanced with the implementation of extendarchitecture DSP data bus functions. With this CPU, it has become possible to assembligh-performance/high-functionality systems even for applications such as realtime of could not previously be handled by microcomputers because of their high-speed procedurements. The SH7615 also includes a maximum 4-kbyte cache, for greater CPU power when accessing external memory.

The CPU has a RISC (Reduced Instruction Set Computer) type instruction set. The Cl

The SH7615 is equipped with a media access controller (MAC) conforming to the IEI standard, and an Ethernet controller that includes a media independent interface (MII) unit, enabling 10/100 Mbps LAN connection. Supporting functions necessary for syst configuration are also provided, including RAM, timers, a serial communication interFIFO (SCIF), interrupt controller (INTC), and I/O ports.

- Terroz-bit system registers RISC (Reduced Instruction Set Computer) type instruction set
- Fixed 16-bit instruction length for improved code efficiency
- Load-store architecture (basic operations are executed bet registers)

Delayed branch instructions reduce pipeline disruption duri

- branches
- C-oriented instruction set
- Instruction execution time: One instruction per cycle (16.0 ns/ir
- 62.5 MHz operation)
- Address space: Architecture supports 4 Gbytes
 - On-chip multiplier: Multiply operations (32 bits \times 32 bits \rightarrow 64 b multiply-and-accumulate operations (32 bits × 32 bits + 64 bits
- executed in two to four cycles Five-stage pipeline

- Single-cycle multiplier DSP registers - Two 40-bit data registers

 - Six 32-bit data registers

 - Modulo register (MOD, 32 bits) added to control registers
 - Repeat counter (RC) added to status register (SR)
 - Repeat start register (RS, 32 bits) and repeat end register added to control registers
 - DSP data bus
 - Extended Harvard architecture
 - Simultaneous access to two data buses and one instruction
 - Parallel processing
 - Maximum of four parallel processes
 - ALU operations, multiplication, and two loads or stores
 - Address processors
 - Two address processors
 - Address operations to access two memories
 - DSP data addressing modes
 - Increment and index
 - Each with or without modulo addressing
 - Repeat control: Zero-overhead repeat (loop) control
 - Instruction set
 - 16-bit length (in case of load or store only)
 - - 32-bit length (including ALU operations and multiplication)

Added SuperH microcomputer instructions for accessing I

Rev. 2.00, 03/05, p

- registers
- Fifth and last pipeline stage is DSP stage

Can also be used as 2-kbyte cache and 2-kbyte RAM (2-way of Mixed instruction/data cache, instruction cache, or data cache be set 1-cycle reads, 2-cycle writes (in write-back mode) Interrupt controller 16 priority levels can be set (INTC) On-chip supporting module interrupt vector numbers can be se 41 internal interrupt sources

LRU replacement algorithm

- The E-DMAC interrupt (EINT) is input to the INTC as the OR of and E-DMAC interrupt sources (max.). Thus, from the viewpoir INTC, there is one EtherC/E-DMAC interrupt source.
- Five external interrupt pins (NMI, IRL0 to IRL3)
- - 15 external interrupt sources (encoded input) can also be select IRL0 to IRL3 (IRL interrupts) IRL interrupt vector number setting can also be selected (selected)
 - vector or external vector) Provision for IRQ interrupt setting (low-level, rising-edge, falling
 - both-edge detection)

- User break interrupt generated on occurrence of break condit
 - instruction fetch cycle • Break with specification of number of executions (channels C

· Processing can be stopped before or after instruction execution

- Settable number of executions: max. 2¹² 1 (4095)

- PC trace function Branch source/branch destination can be traced in branch ins (max. 8 addresses (4 pairs))

 Wait state insertion control for each area Control signal output for each area - Endian can be set for CS2 and CS4

 — CAS-before-RAS refreshing (auto refreshing) or self-refresh - Refresh interval settable by means of refresh counter and of

Concentrated refreshing according to refresh count setting

Fast page mode burst transfer and continuous access whe

Selection of burst read/single write mode or burst read/burst

Interrupt request generated on compare match (CMI interru

- Cache

- Cache area/cache-through area selection by access address

Refresh functions

setting

— EDO mode

mode

signal)

Rev. 2.00, 03/05, page 6 of 884

(1, 2, 4, 6, 8)

Direct DRAM interface

Refresh request output possible (REFOUT)

Direct synchronous DRAM interface

Bus arbitration (BRLS, BGR)

Bank-active mode (valid for CS3 only)

Refresh counter can be used as interval timer

RENESAS

Multiplexed row address/column address output

— TP cycle generation to secure RAS precharge time

Multiplexed row address/column address output

	 When synchronous DRAM is connected, single-address tr available in a single clock cycle at maximum 31.25 MHz
•	Cycle stealing or burst transfer
•	Relative channel priorities can be set (fixed mode/round robin
•	DMA transfer is possible for the following devices:
	 External memory, on-chip memory, on-chip supporting mo (excluding DMAC, BSC, UBC, cache, E-DMAC, EtherC)
•	External requests, DMA transfer requests from on-chip suppo modules, auto requests
•	Interrupt request (DEIn) can be issued to CPU at end of data
•	DACK used for DREQ sampling (however, there is always on

there is one acceptance before first DACK)

— When synchronous DRAM is connected, 16-byte continuo

continuous write transfer is available (dual)

Ethernet controller direct memory access controller (E-DMAC),
 Transfer possible between EtherC and external memory/on-c
 16-byte burst transfer possible
 Single address transfer

On-chip RAM

2 channelsChain block transfer32-bit transfer data width

4-kbyte X-RAM4-kbyte Y-RAM

4-Gbyte address space

			 Transmitting and receiving short and long packets
		•	Compatible with MII (Media Independent Interface) standard
			— Converts 8-bit stream data from MAC level to MII nibble str
			 Station management (STA) functions
			— 18 TTL-level signals
			— Variable transfer rate: 10/100 Mbps
		•	Magic Packet ^{™*} (with WOL (Wake On LAN) output)
	Serial communi-	•	Asynchronous mode
cation interface			Data length: 7 or 8 hits

with FIFO (SCIF), 2 channels

Data length: 7 or 8 bits

Stop bit length: 1 or 2 - Parity: Even, odd, or none

 Receive error detection: Parity errors, framing errors, overr Break detection

Synchronous mode

— One serial communication format (8-bit data length)

Receive error detection: Overrun errors

IrDA mode (conforming to IrDA 1.0)

Simultaneous transmission/reception (full-duplex) capability — Half-duplex communication used for IrDA communication

Built-in dedicated baud rate generator allows selection of bit ra Built-in 16-stage transmit and receive FIFOs enable high-spee continuous communication

Internal or external (SCK) transmit/receive clock source

Note: Magic Packet is a registered trademark of Advanced Micro Devices, Inc.

Rev. 2.00, 03/05, page 8 of 884



	· ,
Serial I/O (SIO), 3 channels	 Full-duplex operation (independent transmit and receive regis independent transmit and receive clocks)
	 Transmit/receive ports with double-buffer structure (enabling transmission/reception)
	Interval transfer mode and continuous transfer mode
	Choice of 8- or 16-bit data length
	Data transfer communication by means of polling or interrupts
	 MSB-first transfer between SIO and data I/O
High-performance user debugging interface (H-UDI)	Conforms to IEEE1149.1 standard
	 Five test signals (TCK, TDI, TDO, TMS, TRST)
	— TAP controller

of receive FIFO register transmit data errors

Timeout error (DR) can be detected during reception

- Instruction register

Data register

- Bypass register • Test mode that conforms to the IEEE1149.1 standard

- Standard instructions: BYPASS, SAMPLE/PRELOAD, and — Optional instructions: CLAMP, HIGHZ, and IDCODE

• H-UDI interrupt — H-UDI interrupt request to INTC

Reset hold

Rev. 2.00, 03/05, p

to simultaneously; simultaneous clearing by compare match capture possible; simultaneous register input/output possib counter synchronous operation — PWM mode: Any PWM output duty can be set; maximum 7 PWM output possible by combination with synchronous ope

> Buffer operation settable for channel 0 Input capture register double-buffering possible

Synchronous operation: Multiple timer counters (TCNT) car

- Automatic rewriting of output compare register possible
- Phase counting mode settable independently for channels 1 ar — Two-phase encoder pulse up/down-count possible

or input capture

- 13 interrupt sources
 - For channel 0, four compare match/input capture dual-func interrupts and one overflow interrupt can be requested inde For channels 1 and 2, two compare match/input capture du

interrupts, one overflow interrupt, and one underflow interru

requested independently

	•	Four interrupt sources
		 Two compare match sources (OCIA, OCIB)
		 One input capture source (ICI)
		 One overflow source (OVI)
Watchdog timer (WDT), 1 channel	•	Can be switched between watchdog timer mode and interval
	•	Internal reset, external signal ($\overline{\text{WDTOVF}}$), or interrupt general overflow
	•	Used when standby mode is cleared or the clock frequency is

and in clock pause mode

Selection of eight counter input clocks Built-in clock pulse generator

Clock pulse generator (CPG)

Selection of crystal or external clock as clock source Built-in clock-multiplication PLL circuits

— Counter value can be cleared by compare match A

Built-in PLL circuit for phase synchronization between externa internal clock CPU/DSP core clock (Iφ), peripheral module clock (Pφ), and ε interface clock (E₀) frequencies can be scaled independently

		 Module standby function: Operation of FRT, SCIF, DMAC,
		TPU, and SIO on-chip supporting modules is halted selective
I/O ports	•	29 input/output ports





Figure 1.1 Block Diagram of SH7615

RENESAS

Rev. 2.00, 03/05, pa



when using the E10A emulator and connected to Vcc when using a normal user system.

Figure 1.2 HD6417615ARF and HD6417615ARFV Pin Arrangement (FP-208CV, FP-208CV)

Rev. 2.00, 03/05, page 14 of 884

RENESAS




Figure 1.3 HD6417615ARBP and HD6417615ARBPV Pin Arrangeme (BP-240A, BP-240AV)

	PV _{SS}	Input	I/O circuit ground	Ground for the I/O circuits
Clock	XTAL	Output	Crystal input/	For connection to a crystal re
	EXTAL	Input	output pin	For connection to a crystal reused as external clock input
	CKIO	I/O	System clock input/output pin	Used as the external clock in internal clock output pin
	CKPREQ/ CKM	Input	Clock pause request input	Used as the clock pause requenanging the frequency of the from the CKIO pin, or halting
	CKPACK	Output	Clock pause acknowledge signal	Indicates that the chip is in the pause state (standby state) in
	CKPO	Output	On-chip peripheral clock (Pø) output	Outputs the on-chip peripher
	PLLCAP1	Input	PLL capacitance connection pins	Connects capacitance for op PLL circuit 1
	PLLCAP2	Input	_	Connects capacitance for op PLL circuit 2
	PLLVcc	Input	PLL power	PLL oscillator power supply
	PLLV _{SS}	Input	PLL ground	PLL oscillator ground

I/O circuit power

V_{SS} pins to the system groun will not operate if there are a

Power supply for the I/O circ

PVcc

Input

	DITLO	прис	Dus release	requests release of the bus
Operating mode	MD0 to MD4	Input	Mode setting	The operating mode is specievels at these pins
Interrupts	NMI	Input	Nonmaskable interrupt	Inputs the nonmaskable into signal
	IRL3 to IRL0	Input	External interrupt request input 0 to 3	These pins input maskable request signals
	IVECF	Output	Interrupt vector fetch cycle	Indicates an external vector
Bus control	BS	Output	Bus cycle	Signal indicating the start of
			start	Asserted every data cycle in transfer
	CS4 to CS0	Output	Chip select 0 to 4	Chip select signals indicatin being accessed
	WAIT	Input	Wait	Wait state request signal
	RD	Output	Read	Strobe signal indicating a re
	RAS	Output	Row address strobe	DRAM/synchronous DRAM

Bus release

BRLS

Input

the bus has been acquired receives the BGR signal

Driven low when an externa

REFOUT	Output	Refresh out
RD/WR	Output	Read/write
BUSHIZ	Input	Bus high impedance
BH	Output	Burst hint
STATS0, STATS1	Output	Status

DQMLU/

DQMLL/

WE₁

WE0

CAS₃

CAS₂

CAS₁

CAS₀

CKE

Output

Output

Output

Output

Output

Output

Output

Third byte

Lowest byte

Column address

Column address

Column address

Column address

Clock enable

access

access

strobe 3

strobe 2

strobe 1

strobe 0

SRAM/synchronous DRAM t

SRAM/synchronous DRAM I

DRAM highest byte select sig

DRAM second byte select significant

DRAM third byte select signa

DRAM lowest byte select sig

Synchronous DRAM clock er

Signal requesting refresh exe when the bus is released DRAM/synchronous DRAM v Signal used in combination v signal to place bus and strob the high-impedance (HiZ) sta ending the bus cycle

Asserted at the start of a DM negated one bus cycle before

CPU, DMAC, and E-DMAC s

the burst

information

select signal

select signal



ETXD3	•	0 to 3	
TX-ER	Output	Transmit error	Signal sending error status port
RX-DV	Input	Receive data enable	Indicates that enable receiv ERXD0 to ERXD3 exist
ERXD0 to ERXD3	Input	Receive data 0 to 3	4-bit receive data
RX-ER	Input	Receive error	Reports error state that occ transfer of frame data
CRS	Input	Carrier sense	Carrier detection notification
COL	Input	Collision	Collision detection signal
MDC	Output	Management data clock	Reference clock signal for i transfer by MDIO
MDIO	I/O	Management data input/output	Bidirectional signal for exch management information be and PHY

Test reset

Transmitter

Receive clock

Transmit enable

Transmit data

clock

ASE mode input

Test reset input signal

reference signal

ASE mode/user mode select

TX-EN, ETXD0 to ETXD3,

RX-DV, ERXD0 to ERXD3,

Signal indicating that transn

ETXD0 to ETXD3 is ready

timing reference signal

4-bit transmit data

TRST

TX-CLK

RX-CLK

TX-EN

ETXD0 to

Ethernet controller

(EtherC)

ASEMODE*1

Input

Input

Input

Input

Output

Output



Rev. 2.00, 03/05, pa

FIFO (SCIF)	,	1	input channel 1, 2	pins
	SCK1, SCK2	2 I/O	Serial clock input/output channel 1, 2	SCIF clock input/output pins
	RTS	Output	Transmit request	SCIF channel 1 transmit requestion
	CTS	Input	Transmit enable	SCIF channel 1 transmit ena
Timer pulse unit (TPU)	TCLKA TCLKB TCLKC TCLKD	Input	TPU timer clock input A, B, C, D	Pins that input an external clo TPU counter
	TIOCA0 TIOCB0 TIOCC0 TIOCD0	I/O	TPU input capture/output compare (channel 0)	Channel 0 input capture inpu output compare output/PWM
	TIOCA1 TIOCB1	I/O	TPU input capture/output	Channel 1 input capture inpu output compare output/PWM

compare (channel 1)

Input

DMAC

request

1, 2

channel 0, 1

Transmit data

output channel

Receive data

DREQ0,

DREQ1

TXD1, TXD2 Output

RXD1, RXD2 Input

controller

(DMAC)

Serial communi-

cation

interface with

Pins that input DMA transfer

SCIF channel 1 and 2 transn

SCIF channel 1 and 2 receiv

from an external device

output pins

(SIO)	SRXD2		data input 0 to 2	
	SRCK0 to SRCK2	Input	Serial receive clock input 0 to 2	Serial receive clock ports
	SRS0 to SRS2	Input	Serial receive synchronization input 0 to 2	Serial receive synchronizati
	STXD0 to STXD2	Output	Serial transmit data 0 to 2	Serial data output ports
	STCK0 to STCK2	Input	Serial transmit clock input 0 to 2	Serial transmit clock ports
	STS0 to STS2	I/O	Serial transmit synchronization input/output 0 to 2	Serial transmit synchronizat input/output ports
I/O ports	PA0 to	I/O	General port	General input/output port pi
	PA13*2			Input or output can be spec
	PB0 to PB15	5 I/O	General port	General input/output port pi
				Input or output can be spec
Notes: 1.	switching. It sho	ould be con	nected to V _{SS} when	emulator, this pin is used for using the E10A emulator an en a boundary scan test is pe

Output

Input

Input

Output compare

Input capture

Serial receive

B output

input

Output compare B output pi

Serial receive data input po

Input capture input pin

FTOB

SRXD0 to

FTI

Serial I/O

the H-UDI, user mode must be used. A boundary scan test cannot be perfo mode.

2. PA3 cannot be used; CKPO is valid instead.

15	MD2
16	MD1
17	MD0
5	NMI
1	IRL3
2	IRL2
3	IRL1
4	IRL0
27	IVECF

F2

F1

НЗ

J1

K2

K3

K4

D3

G1

G2

G3 G4 H1 C1 В2 D2 В1 C2 L3

11

10

19

21

23

24

25

8

13

14

PLLCAP1

PLLCAP2

EXTAL

XTAL

CKIO

RES

MD4

MD3

CKPACK

CKPREQ/CKM

L18	128	RD
P19	117	RAS
P18	118	CAS/OE
N19	119	DQMUU/WE3
N18	120	DQMUL/WE2
N17	121	DQMLU/WE1
N16	122	DQMLL/WE0
M19	123	CAS3
M18	124	CAS2
M17	125	CAS1
M16	126	CAS0
L19	127	CKE
L16	129	REFOUT
K19	133	RD/WR
H17	139	BUSHiZ
H18	140	BH

J17

F19

G19

R17

134 CS0

148

145

115

BGR

BRLS

WAIT

Rev. 2.00, 03/05, pa

W18	103	A18
V17	102	A17
V15	100	A16
U16	98	A15
W15	97	A14
U15	96	A13
W14	95	A12
V14	94	A11
U14	93	A10
T14	92	A9
V13	90	A8
W12	88	A7
V12	87	A6
U12	86	A5
T12	85	A4
W11	84	A3
V11	83	A2

V16

U11

T10

82

80

Α1

A0

104

A19

U5	63	D21
U3	62	D20
W4	59	D19
W3	57	D18
V3	56	D17
W2	55	D16
V4	54	D15
V2	53	D14
T2	51	D13
U2	49	D12
U1	48	D11
R2	47	D10
T1	46	D9
R1	44	D8
R3	43	D7
P2	41	D6
P3	40	D5
P4	39	D4
N1	38	D3
N2	37	D2
N3	36	D1
M1	34	D0

WB

U7

W7

V6

W6

71

70

68

65

64

D26

D25

D24

D23

D22

Rev. 2.00, 03/05, pa

D6	196	ERXD2
A7	195	ERXD1
B7	194	ERXD0
B9	187	RX-ER
C8	190	CRS
D8	189	COL
A6	199	MDC
B6	198	MDIO 1
G17	143	DACK1
G18	144	DACK0
H19	141	DREQ1
G16	142	DREQ0
Note:	sw Wi ma UE	Then carrying out debugging using the E10A emulator, this pin is used for no vitching. It should be connected to V_{SS} when using the E10A emulator (AS) when using the chip in the normal user system, and not using the E10A emulated, connect this pin to V_{CC} . When a boundary scan test is performed with DI, user mode must be used. A boundary scan test cannot be performed in ode.

RENESAS

Rev. 2.00, 03/05, page 26 of 884

E2

A5

Α8

A4

A2

В3

АЗ

B5

B4

Α9

C6

6

201

192

203

207

206

205

204

208

188

197

TX-CLK

RX-CLK TX-EN

ETXD3 ETXD2

ETXD1

ETXD0

TX-ER

RX-DV

ERXD3

A18	159	PB9	STCK2		TIOCB1/TCLKC	
B17	160	PB8	STS2		TIOCA2	
A17	161	PB7	STXD2		TIOCB2/TCLKD	
B15	162	PB6	SRCK1		SCK2	
A16	163	PB5	SRS1		RXD2	
C16	164	PB4	SRXD1		TXD2	
A15	165	PB3	STCK1		TIOCA0	
C17	166	PB2	STS1		TIOCB0	
A14	168	PB1	STXD1		TIOCC0/TCLKA	
C14	170	PB0			TIOCD0/TCLKB	WOL
D14	171	PA13	SRCK0			
A13	172	PA12	SRS0			
B13	173	PA11	SRXD0			
C13	174	PA10	STCK0			
A12	175	PA9	STS0			
B12	176	PA8	STXD0			
C12	177	WDTOVF	PA7			
D12	178	PA6	FTCI			
B11	180	PA5	FTI			
C11	182	PA4	FTOA			
B10	183	CKPO	FTOB			
C10	184	PA2	LNKSTA			
A10	185	PA1	EXOUT			
C9	186	PA0				
				RENE		Rev. 2.00, 03/05, pa

SRCK2

SRS2

SRXD2

RTS

CTS

TIOCA1

STATS1

STATS0

C18

D18

B16

154

156

158

PB12

PB11

PB10

bus-released state, program execution state, and power-down state. Figure 1.4 shows th transitions.




Figure 1.4 Processing State Transitions

Rev. 2.00, 03/05, page 28 of 884

RENESAS

program counter (PC) from the exception vector table, and the initial value of the (SP), stores these values, branches to the start address, and begins program execut

address.

In the case of an interrupt, etc., the CPU references the SP and saves the PC and st (SR) in the stack area. It fetches the start address of the exception service routine f exception vector table, branches to that address, and begins program execution.

Subsequently, the processing state is the program execution state.

Program Execution State

In the program execution state the CPU executes program instructions in normal s

request (BRLS input) is accepted. If the BRLS signal continues to be asserted,

Power-Down State: In addition to the normal program execution state, another CPU

Power-Down State

In the power-down state the CPU stops operating to conserve power. The power-d entered by executing a SLEEP instruction. The power-down state includes two mo mode and standby mode—and a module standby function.

- Bus-Released State
 - 1. In the bus-released state, the CPU releases the bus to a device that has requeste
 - 2. Bus-released state during manual reset signal assertion
 - While the manual reset signal is being asserted ($\overline{RES} = low and NMI = low)$, n

remains in the bus-released state (asserts the \overline{BGR} signal). When the BRLS signal is negated in the bus-released state during manual reset

assertion, this LSI starts using the bus (negates the BGR signal).

state called the power-down state is provided. In this state, CPU operation is halted an consumption is reduced. The power-down state includes two modes—sleep mode and mode—and a module standby function.

Rev. 2.00, 03/05, pa

When entering standby mode, the DMAC's DMA master enable bit should be clear Also, the cache should be turned off before entering this mode. The contents of the

on-chip RAM are not retained in this mode.

Standby mode is exited by means of a reset or an external NMI interrupt. When stan is exited, the normal program execution state is entered via the exception handling s the elapse of the oscillation settling time.

the frequency of the CKIO pin input clock, or to stop the clock itself. When SBY in is set to 1 and a low level is applied to the CKPREO/CKM pin, a transition is made mode and a low level is output from the CKPACK pin. The clock can then be stopp frequency changed. On-chip supporting module states and pin states are the same as in the normal stand

If a transition is made to standby mode using the clock pause function, it is possible

entered by means of the SLEEP instruction. A transition to the program execution s made by applying a high level to the CKPREO/CKM pin.

In this mode the oscillator is halted, greatly reducing power consumption.

Module Standby Function A module standby function is provided for the following on-chip supporting module

direct memory access controller (DMAC), DSP, 16-bit free-running timer (FRT), so

communication interface with FIFO (SCIF), serial I/O (SIO), user break controller timer pulse unit (TPU). A module standby function is not supported for the Etherne

(EtherC) or the Ethernet direct memory access controller (E-DMAC). Setting one of module stop bits 11 to 3 and 1 (MSTP11 to MSTP3, MSTP1) to 1 in control register (SBYCR1/2) stops the clock supply to the corresponding on-chip su module. Use of this function enables power consumption to be reduced.

The module standby function is cleared by clearing the corresponding MSTP bit to DSP instructions must not be used when the DSP has been placed in the module sta When using the DMAC module standby function, the direct memory access control master enable bit should be cleared to 0.

	is cleared in SBYCR1	
Standby mode	Executing SLEEP instruction while SBY bit is set in SBYCR1	Halted
Module	Setting	Operating

MSTP bit

module

corresponding

to individual

standby

function

Operating (DSP	Clock supply to specified	Held	Held	1. C
halted)	module			2. P

Held

Halted and

initialized*1

halted,

module

2. DMAC and DSP registers and specified module interrupt vectors retain the

3. F 4. N

1. N

2. F 3. N

3. N

Undefined

initialized*2

Notes: 1. Depends on individual supporting module or pin.

Halted

reason, several registers have been added to the previous SuperH microcomputer regis added registers are the three control registers: repeat start register (RS), repeat end reg and modulo register (MOD), and the six system registers: DSP status register (DSR), X0, X1, Y0 and Y1 among the DSP data registers.

The general registers are used in the same manner as the SH-1 or SH-2 with regard to microcomputer-type instructions. With regard to DSP type instructions, they are used and index registers for accessing memory.

2.1.1 **General Registers**

There are 16 general registers (Rn) numbered R0 to R15, which are 32 bits in length. registers are used for data processing and address calculation.

instructions are limited to use of R0 only. R15 is used as the hardware stack pointer (S and recovering the status register (SR) and program counter (PC) in exception process accomplished by referencing the stack using R15.

With SuperH microcomputer type instructions, R0 is also used as an index register. So

With DSP type instructions, eight of the 16 general registers are used for the addressing Y data memory and data memory (single data) using the I bus.

R4 and R5 are used as an X address register (Ax) for X memory accesses, and R8 is u index register (Ix). R6 and R7 are used as a Y address register (Ay) for Y memory acc R9 is used as a Y index register (Iy). R2, R3, R4, and R5 are used as a single data add (As) for accessing single data using the I bus, and R8 is used as a single data index reg

DSP type instructions can simultaneously access X and Y data memory. There are two address pointers for designating X and Y data memory addresses.

Figure 2.1 shows the general registers.





R7, [Ay] ^{*3}
R8, [lx, ls]*3
R9, [ly]*3
R10
R11
R12
R13
R14
R15, SP *2

Notes:

- addressing mode and indirect indexed GBR addressing mode. In some instructions, only the R0 functions as a source register or destination re
 - 2. R15 functions as a hardware stack pointer (SP) during exception proce

1. R0 also functions as an index register in the indirect indexed register

 Used as memory address registers, memory index registers with DSP instructions.

Figure 2.1 General Register Configuration

With the assembler, symbol names are used for R2, R3 ... R9. If it is wished to use a na makes clear the role of a register for DSP type instructions, a different register name (a used. This is written in the following manner for the assembler.

Ix: .REG (R8)

As2: .REG (R2) defined when an alias is required for single data transfer
As3: .REG (R3) defined when an alias is required for single data transfer
Is: .REG (R8) defined when an alias is required for single data transfer

REG (R4) defined when an alias is required for single data transfer

2.1.2 Control Registers

ASU:

As1:

The six 32-bit control registers consist of the status register (SR), repeat start register end register (RE), global base register (GBR), vector base register (VBR), and module (MOD).

The SR register indicates processing states.

The GBR register functions as a base address for the indirect GBR addressing mode, a for such as on-chip peripheral module register data transfers.

The VBR register functions as the base address of the exception processing vector are interrupts).

The RS and RE registers are used for program repeat (loop) control. The repeat count designated in the SR register repeat counter (RC), the repeat start address in the RS re the repeat end address in the RE register. However, note that the address values stored and RE registers are not necessarily always the same as the physical start and end add of the repeat.

The MOD register is used for modulo addressing to buffer the repeat data. The modul designation is made by DMX or DMY, the modulo end address (ME) is designated in bits of the MOD register, and the modulo start address (MS) is designated in the lowe Note that the DMX and DMY bits cannot simultaneously designate modulo addressin addressing is possible with X and Y data transfer instructions (MOVX, MOVY). It is with single data transfer instructions (MOVS).



31		
	RE	
Global base register (GE	BR)	
31	,	
	GBR	
Vector base register (VB 31	R) VBR	
Modulo register (MOD)		
31	16 15	
		MS

Figure 2.2 Control Register Configuration

	to I0)	15)
3 to 2	Repeat flags (RF1, RF0)	Used in zero overhead repeat (loop) cont below for an SETRC instruction
		For 1 step repeat 00 RE — RS = -4
		For 2 step repeat 01 RE — RS = -2
		For 3 step repeat 11 RE — RS = 0
		For 4 steps or more 10 RE — RS > 0
1	Saturation arithmetic bit	Used with MAC instructions and DSP ins
	(S)	1: Designates saturation arithmetic (prevoverflows)
0	T bit	For MOVT, CMP/cond, TAS, TST, BT, B BF/S, SETT, CLRT and DT instructions,
		0: represents false
		1: represents true
		For ADDV/ADDC, SUBV/SUBC, DIV0U/ENEGC, SHAR/SHAL, SHLR/SHLL, ROTEROTCR/ROTCL instructions,
		1: represents occurrence of carry, borrow underflow
31 to 28 15 to 12	0 bit	0: 0 is always read out; write a 0

(DMX)

M bit

Q bit

9

8

7 to 4

addressing designation Theriory address pointer, Ax (174, 175)

Interrupt request mask (I3 Indicate the receive level of an interrupt r

Used by the DIV0S/U, DIV1 instructions

Used by the DIV0S/U, DIV1 instructions

RENESAS

Rev. 2.00, 03/05, pa

```
LDRS @(disp,PC); disp\times2 + PC\rightarrowRS
LDRE @(disp,PC); disp\times2 + PC\rightarrowRE
```

The GBR register and VBR register are the same as the previous SuperH microprocess An RC counter and four control bits (DMX bit, DMY bit, RF1 bit, RF0 bit) have been the SR register. The RS, RE and MOD registers are new registers.

2.1.3 System Registers

System registers consist of four 32-bit registers: high and low multiply and accumulate (MACH and MACL), the procedure register (PR), and the program counter (PC). The MACL store the results of multiplication or multiply and accumulate operations*. The the return address from the subroutine procedure. The PC indicates the address of the p execution; it controls the flow of the processing. The PC indicates the fourth byte after instruction currently being executed. These registers are the same as those in the Supermicroprocessor.

Note: * These are used only when executing an instruction that was supported by SI SH-2. They are not used for newly added multiplication instructions (PMUI




Figure 2.3 System Register Configuration

Rev. 2.00, 03/05, page 38 of 884

RENESAS

The DSP data registers are comprised of the two 40-bit registers A0 and A1, and the s registers M0, M1, X0, X1, Y0 and Y1. The A0 and A1 registers have the 8-bit guard to A1G, respectively.

The DSP data registers are used for the transfer and processing of the DSP data of DS operands. There are three types of instructions that access DSP data registers: those for processing, and those for X or Y data transfer processing.

The control register is the 32-bit DSP status register (DSR) that represents operation r DSR register has bits that represent operation results, a signed greater than bit (GT), a a negative value bit (N), an overflow bit (V), a DSP status bit (DC: DSP condition), as

selection bit (CS: condition select) for controlling DC bit setting.

accordance with the DC bit. This control is related to execution in the DSP unit only, DSP registers are updated. It bears no relation to address calculation or such SuperH microprocessor CPU core execution instructions as load/store instructions. The control (bits 2 to 0) designate the status for setting the DC bit.

The DC bit represents one status flag and is very similar to the SuperH microprocessor T bit. For conditional DSP type instructions, DSP data processing execution is control

DSP type instructions are comprised of unconditional DSP type instructions and cond type instructions. The status and DC bits are updated in unconditional DSP type data with the exception of the PMULS, MOVX, MOVY and MOVS instructions. Conditional type instructions are executed according to the status of the DC bit, but regardless of which is the property of the type instructions are executed according to the status of the DC bit, but regardless of which is the property of the property of

Figure 2.4 shows the DSP registers. The DSR register bit functions are shown in table




Figure 2.4 DSP Register Configuration

		4. On anotion requit is more (0) on a multiple
		1: Operation result is zero (0), or equivalent
5	Negative bit (N)	Indicates that the operation result is negative operand 1 is smaller than operand 2
		1: Operation result is negative, or operan smaller
4	Overflow bit (V)	Indicates that the operation result has ov
		1: Operation result has overflowed
3 to 1	Status selection bits (CS)	Designate the mode for selecting the ope status set in the DC bit
		Do not set either 110 or 111
		000: Carry/borrow mode
		001: Negative value mode
		010: Zero mode
		011: Overflow mode
		100: Signed greater mode
		101: Signed above mode
0	DSP status bit (DC)	Sets the status of the operation result in t designated by the CS bits

Zero bit (Z)

Rev. 2.00, 03/05, pa

0: Designated mode status not realized (1: Designated mode status realized

Indicates that the operation result is zero operand 1 is equal to operand 2

bits are used, the N flag cannot indicate the correct status.

2.1.6 Initial Values of Registers

Table 2.3 lists the values of the registers after reset.

Table 2.3 Initial Values of Registers

Classification	Register	Initial Value
General registers	R0 to R14	Undefined
	R15 (SP)	Value of the SP in the vector address table
Control registers	SR	Bits I3 to I0 are 1111 (H'F), the reserved b DMY, and DMX are 0, and other bits are u
	RS	Undefined
	RE	
	GBR	Undefined
	VBR	H'00000000
	MOD	Undefined
System registers	MACH, MACL, PR	Undefined
	PC	Value of the PC in the vector address table
DSP registers	A0, A0G, A1, A1G, M0, M1, X0, X1, Y0, Y1	Undefined
	DSR	H'00000000



Figure 2.5 Register Data Format

2.2.2 Data Formats in Memory

These formats are classified into bytes, words, and longwords.

Place byte data in any address, word data from 2n addresses, and longword data from addresses. An address error will occur if accesses are made from any other boundary. cases, the access results cannot be guaranteed. In particular, the stack area referred to hardware stack pointer (SP, R15) stores the program counter (PC) and status register (longwords, so establish the hardware stack pointer so that a 4n value will always results.

To enable sharing of the processor accessing memory in little-endian mode and memory as space (area 2, 4) has a function that allows access in little-endian mode. The order of differs between little-endian mode and normal big-endian mode.




Figure 2.6 Data Formats in Memory

Rev. 2.00, 03/05, pa

RENESAS

memory table. Use an immediate data transfer instruction (MOV) to refer the memory the PC relative addressing mode with displacement.

2.2.4 DSP Type Data Formats

This chip has three different types of data format that correspond to various instruction the fixed-point data format, the integer data format, and the logical data format.

The DSP type fixed-point data format has a binary point fixed between bits 31 and 30. three types: with guard bits, without guard bits, and multiplication input; each with diff bit lengths and value ranges.

The DSP type integer data format has a binary point fixed between bits 16 and 15. The types: with guard bits, without guard bits, and shift amount; each with different valid be and value ranges. The shift amount of the arithmetic shift (PSHA) has a 7-bit range and express values from -64 to +63, but the actual valid values are from -32 to +32. In the manner, the shift amount of the logical shift has a 6-bit range, but the actual valid value -16 to +16.

The DSP type logical data format does not have a decimal point.

The data format and valid data length are determined by the instructions and DSP regis

Figure 2.7 shows the three DSP type data formats and binary point positions. The Supe data format is also shown for reference.

Rev. 2.00, 03/05, page 44 of 884

RENESAS




Figure 2.7 DSP Type Data Formats

register data becomes the bits 39 to 32 data. When the A0 and A1 registers are used as registers, the guard bits (bits 39 to 32) are valid. When any registers other than A0, A1 destination registers, bits 39 to 32 of the result data are disregarded.

of the destination register is cleared to 0.

In DSP logical data processing, the upper word (the upper 16 bits, bits 31 to 16) of the register is valid. The lower word and the guard bits of the A0, A1 registers are disregar upper word of the destination register is valid. The lower word and the guard bits of the registers are cleared to 0.

Processing for DSP integer data is the same as the DSP fixed-point data processing. Ho lower word (the lower 16 bits, bits 15 to 0) of the source register is disregarded. The lo

X, Y Data Transfers: The MOVX.W and MOVY.W instructions access X, Y memory 16-bit X, Y data buses. The data loaded into registers and data stored from registers is a upper word (the upper 16 bits, bits 31 to 16).

When loading, the MOVX.W instruction loads X memory, with the X0 and X1 register

destination registers. The MOVY.W instruction loads Y memory, with the Y0 and Y1 in the destination registers. Data is stored in the upper word of the register; the lower word to 0.

The upper word data of the A0, A1 registers can be stored in X or Y memory with these

transfer instructions, but storing is not possible from any other registers. The guard bits lower word of the A0, A1 registers are disregarded.

Single Data Transfers: The MOVS.W and MOVS.L instructions can access any mem

Single Data Transfers: The MOVS.W and MOVS.L instructions can access any mem data bus (CDB). All DSP registers are connected to the CDB bus, and they can become destination registers during data transfers. The two data transfer modes are word and lo

In word mode, data is loaded to and stored in the upper word of the DSP register, with exception of the A0G, A1G registers. In longword mode, data is loaded to and stored in of the DSP register, with the exception of the A0G, A1G registers. The A0G, A1G registered as independent registers during single data transfers. The load/store data length

Rev. 2.00, 03/05, page 46 of 884

A0G, A1G registers is 8 bits.



registers are the destination registers in word mode, the least significant 8 bits of the doladed into the registers; the A0, A1 registers are not zero cleared but retain their previous

If the DSP registers are used as source registers in longword mode, when data is store registers other than A0G, A1G, the 32 bits (data) of the register are transferred. When registers are used as the source registers the guard bits are disregarded. When the A0C registers are the source registers in longword mode, only 8 bits of the data are stored for registers; the upper bits are sign-extended.

If the DSP registers are used as destination registers in longword mode, the load is to the register, with the exception of A0G, A1G. In the case of the A0, A1 registers, the extended and stored in the guard bits. When the A0G, A1G registers are the destination longword mode, the least significant 8 bits of the data are loaded into the registers; the registers are not zero cleared but retain their previous values.

be accessed by certain instructions. For example, the PMULS instruction can designate register as a source register but cannot designate A0 as such. Refer to the instruction effor details.

Tables 2.4 and 2.5 indicate the register data formats for DSP instructions. Some regist

Figure 2.8 shows the relationship between the buses and the DSP registers during trans

	PMULS		
Data transfer	MOVX.W, MOVY.W, MOVS.W	_	
	MOVS.L	_	32-bit data
Data	MOVS.W	Data	_
transfer	MOVS.L	=	
DSP operation	Fixed decimal, PDMSB, PSHA	Sign*	32-bit data
		_	
	Integer		16-bit data
	Integer Logic, PSHL, PMULS	_	16-bit data
Data transfer	Logic, PSHL,	-	16-bit data
-	Data transfer DSP	Data MOVX.W, MOVS.W MOVS.L Data MOVS.W MOVS.L Data MOVS.L DSP Fixed decimal, operation PDMSB,	Data transfer MOVX.W, MOVS.W MOVS.L MOVS.L Data transfer MOVS.W MOVS.L Data moves. DSP operation Fixed decimal, PDMSB,

Note: * The sign is extended and stored in the ALU's guard bits.

X0, X1, Y0, DSP Y1, M0, M1 operation	_	Fixed decimal, PSHA, PMULS	_	32-bit result
		Integer, logic, PDMSB, PSHL	<u> </u>	16-bit result
	Data transfer	MOVX.W, MOVY.W, MOVS.W	_	16-bit data
		MOVS.L		32-bit data

Logic, PSHL

MOVS.W

MOVS.L

MOVS.W

MOVS.L

Data transfer

Data transfer

A0G, A1G

Clear to 0

Data

Sign extend

16-bit result

16-bit data

32-bit data

Not updated




Figure 2.8 DSP Register-Bus Relationship during Data Transfers

2.3 **CPU Core Instruction Features**

The CPU core instructions are RISC type. The characteristics are as follows.

16-Bit Fixed Length: All instructions are 16 bits long, increasing program code efficient

One Instruction per Cycle: The microprocessor can execute basic instructions in one the pipeline system. One state equals 16.0 ns when operating at 62.5 MHz.

Data Length: Longword is the basic data length for all operations. Memory can be accepted, words, or longwords. Byte or word data accessed from memory is sign-extended handled as longword data. Immediate data is sign-extended for arithmetic operations or extended for logic operations. It also is handled as longword data.

Load-Store Architecture: Basic operations are executed between registers. For operation involve memory access, data is loaded to the registers and executed (load-store architecture). However, Instructions such as AND manipulating bits, are executed directly in memo

Delayed Branches: Such instructions as unconditional branches are delayed branch in In the case of delayed branch instructions, the branch occurs after execution of the instrumediately following the delayed branch instruction (slot instruction). This reduces disruption during branching.

However, with the exception of such branch operations as register updating, execution instructions is performed with the order of delayed branch instruction, then delayed slinstruction.

The branching operation of the delayed branch occurs after execution of the slot instru

For example, even if the contents of a register storing a branch destination address are a delayed slot, the branch destination address will still be the contents of the register be modification.

Table 2.7 Delayed Branch Instructions

SH76	15 CPU	Description	Example of Convention
BRA	TRGET	Executes an ADD before	ADD.W R1,R0
ADD	R1,R0	branching to TRGET	BRA TRGET

Multiplication/Multiply-Accumulate Operation: $16 \times 16 \rightarrow 32$ multiplications exect to three cycles, and $16 \times 16 + 64 \rightarrow 64$ multiply-accumulate operations execute in two cycles. $32 \times 32 \rightarrow 64$ multiplications and $32 \times 32 + 64 \rightarrow 64$ multiply-accumulate operations execute in two to four cycles.

Rev. 2.00, 03/05, pa

BF	TRGET1	The program branches to TRGET1 when R0 < R1	BLT	TRGET1
ADD	#-1,R0	T bit is not changed by ADD. T bit	SUB.W	#1,R0
CMP/EQ	#0,R0	is set when R0 = 0. The program branches when R0 = 0	BEQ	TRGET
BT	TRGET	branches when No = 0		

Immediate Data: Byte immediate data resides in instruction code. Word or longword data is not input in instruction codes but is stored in a memory table. An immediate data instruction (MOV) accesses the memory table using the PC relative addressing mode we displacement.

 Table 2.9
 Immediate Data Accessing

14510 215	carace Dai	a riceessing		
Classification	SH7615	CPU	Example	of Conventiona
8-bit immediate	MOV	#H'12,R0	MOV.B	#H'12,R0
16-bit immediate	MOV.W	@(disp,PC),R0	MOV.W	#H'1234,R0
	.DATA.W	' H'1234		
32-bit immediate	MOV.L	@(disp,PC),R0	MOV.L	#H'12345678,R
	.DATA.L	H'12345678		

Note: @(disp, PC) accesses the immediate data.


.DATA.L	H'12345678

MOV.B @R1,R0

16-Bit/32-Bit Displacement: When data is accessed by 16-bit or 32-bit displacement, existing displacement value is placed in the memory table. Loading the immediate dat instruction is executed transfers that value to the register and the data is accessed in the indexed register addressing mode.


Table 2.11 Displacement Accessing

Classification	SH7615	CPU	Example	Example of Convention			
16-bit displacement	MOV.W	@(disp,PC),R0	MOV.W	@(H'1234,R1)			
	MOV.W	@(R0,R1),R2					
	.DATA.W	/ H'1234					




after cal

1/2/4



2/4



Data length	16 bits (word)	16 bits/32 bits (word/long
Bus contention	None	Yes
Memory	X, Y data memory	All memory spaces
Source registers	Dx, Dy: A0, A1	Ds: A0/A1, M0/M1, X0/X A0G, A1G
Destination registers	Dx: X0/X1; Dy: Y0/Y1	Ds: A0/A1, M0/M1, X0/X A0G, A1G
can be used to simultaneous pointers for simultaneous	Among the DSP instructions, the MC busly access X, Y data memory. The accessing of X, Y data memory. On no immediate addressing. The addressing.	DSP instructions have tw ly pointer addressing is p

R4, R5 registers become the X memory address register (Ax), and the R6, R7 registers Y memory address register (Ay). The following three types of addressing exist with X,

(MOVX.W, MOVY.W)

Ix: R8, Iy: R9

update

Possible

XDB, YDB

Ax: R4, R5; Ay: R6, R7

Nop/Inc(+2)/index addition: post-

(MOVS.W, MOVS.L)

Nop/Inc(+2,+4)/index ad

Dec(-2,-4): pre-update

As: R2, R3, R4, R5

Is: R8

update

CDB

Not possible

- Non-updated address registers: The Ax, Ay registers are address pointers. They are updated.
- 2. Add index registers: The Ax, Ay registers are address pointers. The Ix, Iy register v added to them, respectively, after the data transfer (post-update).
- Increment address registers: The Ax, Ay registers are address pointers. The value + to each of them after the data transfer (post-update).

Rev. 2.00, 03/05, page 58 of 884

Classification

Index registers

Addressing

Data bus

Address registers

Modulo addressing

transfer instructions.



Figure 2.9 shows the X, Y data transfer addressing. When X memory and Y memory using the X, Y bus, the upper word of Ax (R4 or R5) and Ay (R6 or R7) is ignored. To @Ay+ and @Ay+Iy is stored in the lower word of Ay, and the upper word retains its

value.




Figure 2.9 X, Y Data Transfer Addressing

- them after the data transfer (post-update).
 - 3. Increment address registers: The As registers are address pointers. The value +2 or after the data transfer (post-update).
 - 4. Decrement address registers: The As registers are address pointers. The value –2 or (+2 or +4 is subtracted) before the data transfer (pre-update).

The address pointer (As) uses the R8 register as an index register (Is).

Figure 2.10 shows the single data transfer addressing.




Figure 2.10 Single Data Transfer Addressing

Rev. 2.00, 03/05, page 60 of 884

RENESAS

and DMY. If they happen to be set at the same time, only the DMY side is valid.

The MOD register is used to designate the start and end addresses of the modulo addresses the MS (modulo start) and ME (modulo end). An example of MOD register (M usage is indicated below.

	MOV.L	ModAddr,Rn;	Rn=ModEnd, ModStart
	LDC	Rn,MOD;	ME=ModEnd, MS=ModStart
ModAddr:	.DATA.W	mEnd;	ModEnd
	.DATA.W	mStart;	ModStart
ModStart:	.DATA		

ModEnd:

.DATA

shows a block diagram of modulo addressing.

Designate the start and end addresses in MS and ME, and then set the DMX or DMY contents of the address register are compared with ME. If they match ME, the start ad stored in the address register. The lower 16 bits of the address register are compared v maximum modulo size is 64 kbytes. This is sufficient for X, Y data memory accesses.




Figure 2.11 Modulo Addressing

An example of modulo addressing is indicated below:

```
MS=H'E008; ME=H'E00C; R4=H'1000E008;

DMX=1; DMY=0; (sets modulo addressing for address register Ax (R4, R5))
```

The R4 register changes as follows due to the above settings.

address pointer, index register, MS, and ME.

R4: H'1000E008

Inc. R4: H'1000E00A

Inc. R4: H'1000E00C

Inc. R4: H'1000E008 (becomes the modulo start address because the modulo start address address ad

address occurred)

Data is placed so that the upper 16 bits of the modulo start and end addresses become in This is so because the modulo start address replaces only the lower 15 bits of the addre

Note: When using add index with DSP data addressing, there are cases where the value exceeded without the address pointer matching the ME. In such cases, the address not return to the modulo start address. Bit 0 is disregarded not only for modulo addressing, but also during X, Y data addressing, so always write 0 to the 0 bits

Rev. 2.00, 03/05, page 62 of 884

excepting bit 0.

RENESAS

```
}
else if ( Operation is MOVS.W or MOVS.L ) {
   if ( Addressing is Nop, Inc, Add-index-reg ) {
       MAB=As;
       /* memory access cycle uses MAB. The address to be used
been updated */
       /* As is one of R2-5 */
       As=As+(+2 or +4 or R8[Is] or +0); /* Inc.Index,Not-Upda
   else { /* Decrement, Pre-update */
   /* As is one of R2-5 */
   As=As+(-2 \text{ or } -4);
   MAB=As;
   /* memory access cycle uses MAB. The address to be used has
updated */
}
/* The value to be added to the address register depends on ad
operations.
For example, (+2 \text{ or } R8[Ix] \text{ or } +0) means that
       +2:
                  if operation is increment
       R8[Ix]:
                     if operation is add-index-reg
       +0:
                  if operation is not-update
* /
                                                   Rev. 2.00, 03/05, pa
```

RENESAS

if (DMX==0 | DMX==1 && DMY==1)} Ax=Ax+(+2 or R8[Ix] or +

if (DMY==0) Ay=Ay+(+2 or R9[Iy] or +0; /* Inc,Index,Not-Uplace if (! not-update) Ay=modulo(Ay, (+2 or R9[Iy]));

else if (!not-update) Ax=modulo(Ax, (+2 or R8[Ix]));

/* Inc,Index,Not-Update */

/* Ay is one of R6,7 */

The instruction format of instructions executed by the CPU core and the meanings of the and destination operands are indicated below. The meaning of the operand depends on instruction code. The symbols are used as follows:

Destination

xxxx: Instruction code mmmm: Source register nnnn: Destination register iiii: Immediate data dddd: Displacement

Table 2.14 Instruction Formats for CPU Instructions

Instruction Formats	Source Operand	Operand	Examp		
0 format	_	_	NOP		
15 0					
xxxx xxxx xxxx xxxx					
n format 15 0	_	nnnn: Direct register	MOVT		
xxxx nnnn xxxx xxxx	Control register or system register	nnnn: Direct register	STS N		
	Control register or system register	nnnn: Indirect pre- decrement register	STC.L		
m format 0	mmmm: Direct register	Control register or system register	LDC F		
xxxx mmmm xxxx xxxx	mmmm: Indirect post- increment register	- Control register or system register	LDC.L		
	mmmm: Indirect register	_	JMP @		
	mmmm: PC relative using Rm	_	BRAF		

	increment register (multiply/ accumulate)*		
	mmmm: Indirect post- increment register	nnnn: Direct register	MOV.L
	mmmm: Direct register	nnnn: Indirect pre- decrement register	MOV.L
	mmmm: Direct register	nnnn: Indirect indexed register	MOV.L Rm,@(
md format 15 0 xxxx xxxx mmmm dddd	mmmmdddd: indirect register with displacement	R0 (Direct register)	MOV.E @(disp
nd4 format	R0 (Direct register)	nnnndddd: Indirect	MOV.E

15

XXXX XXXX nnnn

nd4 format 15

nmd format

XXXX

nnnn mmmm

dddd

dddd

0

mmmm: Direct register

register with

displacement

accumulate) nnnn: Indirect post-

mmmmdddd: Indirect nnnn: Direct

nnnndddd: Indirect MOV.B register with

displacement

register

R0,@(

displacement nnnndddd: Indirect MOV.L register with Rm,@(

@(disp

MOV.L



					displacement		•	•
					dddddddd: PC relative	_	BF	lal
-	12 form 5 xxxx	at dddd	dddd	0 dddd	ddddddddddd: PC relative	_	BRA (label=	la =di
	d8 form 5 xxxx	at	dddd	0 dddd	ddddddd: PC relative with displacement	nnnn: Direct register	MOV.I @(dis	
i	format				iiiiiiii: Immediate	Indirect indexed GBR	AND.E	
1	5 xxxx	XXXX	iiii	0	iiiiiiii: Immediate	R0 (Direct register)	AND	#
					iiiiiiii: Immediate	_	TRAP	A
	i format 5 xxxx	nnnn	iiii	0	iiiiiiii: Immediate	nnnn: Direct register	ADD	#

Note: * In multiply/accumulate instructions, nnnn is the source register.




Figure 2.12 Instruction Formats for DSP Instructions

Double, Single Data Transfer Instructions: Table 2.15 indicates the data formats for transfer instructions, and table 2.16 indicates the data formats for single data transfer instructions.

	MOVY.W	Da, WAXTIX						
Y memory	NOPY		1	1	1	1	0	0
data transfers	W.YVOM W.YVOM W.YVOM	@Ay,Dy @Ay+,Dy @Ay+Iy,Dy						
	W.YVOM W.YVOM W.YVOM	Da,@Ay Da,@Ay+ Da,@Ay+Iy						

Category	N	Inemonic	7	6	5	4	3	2
X memory	NOPX		0		0		0	0
data transfers	MOVX.W MOVX.W MOVX.W	@Ax,Dx @Ax+,Dx @Ax+Ix,Dx	Dx		0		0 1 1	1 0 1
	MOVX.W MOVX.W MOVX.W	Da,@Ax Da,@Ax+ Da,@Ax+Ix	Da		1		0 1 1	1 0 1
Y memory	NOPY			0		0		
data transfers	MOVY.W MOVY.W MOVY.W	@Ay,Dy @Ay+,Dy @Ay+Iy,Dy		Dy		0		
	MOVY.W MOVY.W MOVY.W	Da,@Ay Da,@Ay+ Da,@Ay+Iy		Da		1		

Ax: 0=R4, 1=R5 Ay: 0=R6, 1=R7 Dx: 0=X0, 1=X1 Dy: 0=Y0, 1=Y1 Da: 0=A0, 1=A1

MOVS.W	Ds,@As+Is	
MOVS.L	@-As,Ds	
MOVS.L	@As,Ds	
MOVS.L	@As+,Ds	
MOVS.L	@As+Is,Ds	
MOVS.L	Ds,@-As	
MOVS.L	Ds,@As	
MOVS.L	Ds,@As+	
MOVS.L	Ds,@As+Is	

Category	Mnemon	ic	7	6	5	4	3	2
Single data	MOVS.W	@-As,Ds	D)s	0: (*)		0	0
transfer	MOVS.W	@As,Ds			1: (*)		0	1
	MOVS.W	@As+,Ds			2: (*)		1	0
	MOVS.W	@As+Is,Ds			3: (*)		1	1
	MOVS.W	Ds,@-As			4: (*)		0	0
	MOVS.W	Ds,@As			5: A1		0	1
	MOVS.W	Ds,@As+			6: (*)		1	0
	MOVS.W	Ds,@As+Is			7: A0		1	1
	MOVS.L	@-As,Ds			8: X0		0	0
	MOVS.L	@As,Ds			9: X1		0	1
	MOVS.L	@As+,Ds			A: Y0		1	0
	MOVS.L	@As+Is,Ds			B: Y1		1	1
	MOVS.L	Ds,@-As			C: M0		0	0
	MOVS.L	Ds,@As			D: A1	G	0	1
	MOVS.L	Ds,@As+			E: M1		1	0
	MOVS.L	Ds,@As+Is			F: A00	3	1	1

Note: * System reserved code

Rev. 2.00, 03/05, pa

and multiplication instructions. A fields instruction is the same as double data transfers 2.15.

Table 2.17 A Field Parallel Data Transfer Instructions

Category	М	nemonic	31	30	29	28	27	26	25
X memory	NOPX		1	1	1	1	1	0	0
data transfers	MOVX.W MOVX.W MOVX.W	<pre>@Ax,Dx @Ax+,Dx @Ax+Ix,Dx</pre>							Ax
	MOVX.W MOVX.W MOVX.W	Da,@Ax Da,@Ax+ Da,@Ax+Ix							
Y memory	NOPY								
data transfers	MOVY.W MOVY.W MOVY.W	@Ay,Dy @Ay+,Dy @Ay+Iy,Dy							
	MOVY.W MOVY.W MOVY.W	Da,@Ay Da,@Ay+ Da,@Ay+Iy							

	MOVY.W W.YVOM	@Ay+,Dy @Ay+Iy,Dy			1 1	0 1
	MOVY.W	Da,@Ay	Da	1	0	1
	MOVY.W	Da,@Ay+			1	0
	MOVY.W	Da,@Ay+Iy			1	1

Dy

0

0

data

transfers

MOVY.W

@Ay,Dy

Ax: 0=R4, 1=R5 Ay: 0=R6, 1=R7 Dx: 0=X0, 1=X1 Dy: 0=Y0, 1=Y1 Da: 0=A0, 1=A1

paranor					т.	7	٠.,	_	1.7(1	1
instruction	PSUB Sx, Sy, Du PMULS Se, Sf, Dg	0	1	1 0		Y0 A1	2:> 3: <i>A</i>		2:A0 3:A1	2:M0 3:M1
	PADD Sx, Sy, Du PMULS Se, Sf, Dg	0	1	1 1						
Three operand	Reserved	1	0	0 0	0	0	0	0		
instructions	PSUBC Sx, Sy, Dz PADDC Sx, Sy, Dz			1_(-1					
	PCMP Sx, Sy Reserved			0_0	- -	1				
	Reserved	· – -		1 (-					
	Reserved			1 1						
	PABS Sx, Dz PRND Sx, Dz			0_0	-1	0				
	PABS Sy, Dz			1_(5					
	PRND Sy, Dz			1_1	-		<u> </u>			
				0 (1				
	Reserved			1 (

(II CC) 1 IIVO OX, DZ			- 0			
(if cc) PDEC Sy, Dz			1 0			
(if cc) PINC Sy, Dz			1 1		44.005	
(if cc) PCLR Dz			0 0	1 1	11:DCF	
(if cc) PDMSB Sx, Dz			0 1			
Reserved		1	1_0			
(if cc) PDMSB Sy, Dz			1 1			
(if cc) PNEG Sx, Dz		1 1	0 0	1 0	1	
(if cc) PCOPY Sx, Dz			0 1			
(if cc) PNEG Sy, Dz			1 0			
(if cc) PCOPY Sy, Dz			1 1			
Reserved					0 0	
(if cc) PSTS MACH, Dz			0 0	1 1	if cc	
(if cc) PSTS MACL, Dz			0 1			
(if cc) PLDS Dz, MACH			1 0			
(if cc) PLDS Dz, MACL			1 1			
		+			0 0	
Reserved*2				0 *		
Reserved	1					

Notes: 1. System reserved code

2. (if cc): DCT (DC bit true), DCF (DC bit false), or none (unconditional instruc

2.5 Instruction Set

The instructions are divided into three groups: CPU instructions executed by the CPU data transfer instructions executed by the DSP unit, and DSP operation instructions. T number of CPU instructions for supporting the DSP functions. The instruction set is e below in terms of each of the three groups.

		MOVA	Effective address transfer	
		MOVT	T bit transfer	_
		SWAP	Swap of upper and lower bytes	_
		XTRCT	Extraction of the middle of registers connected	_
Arithmetic	21	ADD	Binary addition	3
operations		ADDC	Binary addition with carry	_
		ADDV	Binary addition with overflow	_
		CMP/cond	l Comparison	_
		DIV1	Division	_
		DIV0S	Initialization of signed division	_
		DIV0U	Initialization of unsigned division	
		DMULS	Signed double-length multiplication	_
		DMULU	Unsigned double-length multiplication	_
		DT	Decrement and test	_
		EXTS	Sign extension	_
		EXTU	Zero extension	_
		MAC	Multiply/accumulate, double-length multiply/accumulate operation	
		MUL	Double-length multiply operation	_
		MULS	Signed multiplication	_
		MULU	Unsigned multiplication	_
		NEG	Negation	_
		NEGC	Negation with borrow	_
		SUB	Binary subtraction	_

Binary subtraction with borrow

Binary subtraction with underflow

SUBC

SUBV

		SHLL	One-bit logical left shift
		SHLLn	n-bit logical left shift
		SHLR	One-bit logical right shift
		SHLRn	n-bit logical right shift
Branch	9	BF	Conditional branch, conditional branch with delay (Branch when $T = 0$)
		ВТ	Conditional branch, conditional branch with delay (Branch when T = 1)
		BRA	Unconditional branch
		BRAF	Unconditional branch
		BSR	Branch to subroutine procedure
		BSRF	Branch to subroutine procedure
		JMP	Unconditional branch
		JSR	Branch to subroutine procedure
		RTS	Return from subroutine procedure

One-bit left rotation with T bit

One-bit right rotation with T bit

One-bit left rotation

One-bit right rotation

One-bit arithmetic left shift

One-bit arithmetic right shift

Shift

10

ROTCL

ROTCR

ROTL

ROTR

SHAL

SHAR

Rev. 2.00, 03/05, pa

NO	P No	operation
RT	E Re	eturn from exception processing
SE	TRC Re	epeat count setting
SE	TT T	pit set
SLI	EEP Sh	ift into power-down mode
ST	C Sto	oring control register data
ST	S Sto	oring system register data
TR	APA Tra	ap exception handling

Rev. 2.00, 03/05, page 76 of 884

Total:65



OP.32 3KC, DE31	minimin. Source register	→, ←. Transier direction
OP: Operation code	nnnn: Destination register	(xx): Memory operand
Sz: Size SRC: Source	0000: R0	M/Q/T: Flag bits in the SR
DEST: Destination	0001: R1	&: Logical AND of each bit
Rm: Source register	1111: R15	: Logical OR of each bit
Rn: Destination register	iiii: Immediate data	^: Exclusive OR of each bit

dddd: Displacement

imm: Immediate data

disp: Displacement*2

Notes: 1. Instruction execution cycles: The execution cycles shown in the table are n The actual number of cycles may be increased when (1) contention occurs instruction fetches and data access, or (2) when the destination register of same.

instruction (memory → register) and the register used by the next instruction 2. Depending on the instruction's operand size, scaling is ×1, ×2, or ×4. For definition of the instruction of the instruction

~: Logical NOT of each bit

<<n: n-bit left shift

>>n: n-bit right shift

the SH-1/SH-2/SH-DSP Programming Manual.

```
MOV.W
         @Rm+,Rn
                              0110nnnnmmmm0101
                                                       (Rm) \rightarrow Sign extension \rightarrow
                                                       Rn,Rm + 2 \rightarrow Rm
         @Rm+,Rn
                              0110nnnnmmmm0110
                                                       (Rm) \rightarrow Rn,Rm + 4 \rightarrow Rm
MOV.L
                                                       R0 \rightarrow (disp + Rn)
MOV.B
         R0,@(disp,Rn)
                              10000000nnnndddd
                                                       R0 \rightarrow (disp \times 2 + Rn)
         R0,@(disp,Rn)
                              10000001nnnndddd
MOV.W
                                                       Rm \rightarrow (disp \times 4 + Rn)
         Rm,@(disp,Rn)
                              0001nnnnmmmmdddd
MOV.L
                                                       (disp + Rm) \rightarrow Sign
MOV.B
         @(disp,Rm),R0
                              10000100mmmmdddd
                                                       extension \rightarrow R0
                              10000101mmmmdddd
                                                       (disp \times 2 + Rm) \rightarrow Sign
MOV.W
         @(disp,Rm),R0
                                                       extension \rightarrow R0
                              0101nnnnmmmmdddd
                                                       (disp \times 4 + Rm) \rightarrow Rn
MOV.L
         @(disp,Rm),Rn
                                                       Rm \rightarrow (R0 + Rn)
                              0000nnnnmmmm0100
MOV.B
         Rm,@(R0,Rn)
                                                       Rm \rightarrow (R0 + Rn)
MOV.W
         Rm,@(R0,Rn)
                              0000nnnnmmmm0101
                                                       Rm \rightarrow (R0 + Rn)
MOV.L
         Rm,@(R0,Rn)
                              0000nnnnmmmm0110
MOV.B
         @(R0,Rm),Rn
                              0000nnnnmmm1100
                                                       (R0 + Rm) \rightarrow Sign
```

@(R0,Rm),Rn

Rev. 2.00, 03/05, page 78 of 884

MOV.W

MOV.L

MOV.B

MOV.W

MOV.L

MOV.B

MOV.W

MOV.L

MOV.B

MOV.W

Rm,@Rn

Rm,@Rn

@Rm,Rn

@Rm,Rn

@Rm,Rn

Rm,@-Rn

Rm,@-Rn

Rm,@-Rn

@Rm+,Rn

0010nnnnmmmm0001

0010nnnnmmmm0010

0110nnnnmmmm0000

0110nnnnmmmm0001

0110nnnnmmmm0010

0010nnnnmmmm0100

0010nnnnmmmm0101

0010nnnnmmm0110

0110nnnnmmmm0100

0000nnnnmmm1101

RENESAS

 $\frac{\mathsf{Rm} \to (\mathsf{Rn})}{\mathsf{Rm} \to (\mathsf{Rn})}$

 $(Rm) \rightarrow Rn$

Rn

Rn

 $(Rm) \rightarrow Sign extension \rightarrow$

 $(Rm) \rightarrow Sign extension \rightarrow$

 $Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$

 $Rn-2 \rightarrow Rn, Rm \rightarrow (Rn)$

 $Rn-4 \rightarrow Rn, Rm \rightarrow (Rn)$

 $Rn,Rm+1 \rightarrow Rm$

extension \rightarrow Rn

extension → Rn

 $(R0 + Rm) \rightarrow Sign$

 $(Rm) \rightarrow Sign extension \rightarrow$

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

MOVA	@(disp,PC),R0	11000111dddddddd	$\text{disp} \times \text{4 + PC} \rightarrow \text{R0}$
TVOM	Rn	0000nnnn00101001	$T \to Rn$
SWAP.B	Rm,Rn	0110nnnnmmmm1000	$Rm \rightarrow Swap \text{ the bottom}$ two bytes $\rightarrow Rn$
SWAP.W	Rm,Rn	0110nnnnmmmm1001	$Rm \rightarrow Swap \ upper \ and \ lower \ words \rightarrow Rn$
XTRCT	Rm,Rn	0010nnnnmmmm1101	Rm: Middle 32 bits of Rn \rightarrow Rn

 $\texttt{MOV.L} \quad \texttt{@(disp,GBR),R0} \quad \texttt{11000110ddddddd} \quad \textbf{(disp} \times \textbf{4 + GBR)} \rightarrow \textbf{R0}$

extension \rightarrow R0

1

1

1

	•		data, $1 \rightarrow T$	
CMP/PL	Rn	0100nnnn00010101	If Rn > 0, 1 \rightarrow T	1
CMP/PZ	Rn	0100nnnn00010001	If $Rn \ge 0$, $1 \rightarrow T$	1
CMP/STR	Rm,Rn	0010nnnnmmm1100	If Rn and Rm contain an identical byte, 1 → T	1
DIV1	Rm,Rn	0011nnnnmmmm0100	Single-step division (Rn/Rm)	1
DIV0S	Rm,Rn	0010nnnnmmmm0111	MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, M $^{\wedge}$ Q \rightarrow T	1
DIV0U		000000000011001	$0 \rightarrow M/Q/T$	1
DMULS.L	Rm,Rn	0011nnnnmmmm1101	Signed operation of Rn > Rm \rightarrow MACH, MACL $32 \times 32 \rightarrow 64$ bits	< 2 to 4*
DMULU.L	Rm,Rn	0011nnnnmmmm0101	Unsigned operation of Rn \times Rm \rightarrow MACH, MACL 32 \times 32 \rightarrow 64 bits	2 to 4*

#imm,R0

Rm,Rn

Rm,Rn

Rm,Rn

Rm,Rn

Rm,Rn

CMP/EQ

CMP/EO

CMP/HS

CMP/GE

CMP/HI

CMP/GT

10001000iiiiiii

0011nnnnmmmm0000

0011nnnnmmm0010

0011nnnnmmmm0011

0011nnnnmmmm0110

0011nnnnmmmm0111

If R0 = imm, $1 \rightarrow T$

If Rn = Rm, $1 \rightarrow T$

data, $1 \rightarrow T$

data, $1 \rightarrow T$

data, $1 \rightarrow T$

If Rn ≥ Rm with unsigned 1

If Rn > Rm with unsigned 1

If Rn ≥ Rm with signed

If Rn > Rm with signed

1

1

1

Co

res

Co res

Co

res

Co

res

Co

res

Co

res

Co res

Co res

Co

res

Ca res

Ca

res

MAC.L	@Rm+,@Rn+	0000nnnnmmmm1111	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC 32 \times 32 + 64 \rightarrow 64 bits	3/(2 to 4)*
MAC.W	@Rm+,@Rn+	0100nnnnmmmm1111	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC 16 \times 16 + 64 \rightarrow 64 bits	3/(2)*
MUL.L	Rm,Rn	0000nnnnmmmm0111	$\begin{array}{c} \text{Rn} \times \text{Rm} \rightarrow \text{MACL}, \\ 32 \times 32 \rightarrow 32 \text{ bits} \end{array}$	2 to 4*
MULS.W	Rm,Rn	0010nnnnmmm1111	Signed operation of Rn \times Rm \rightarrow MAC 16 \times 16 \rightarrow 32 bits	1 to 3*
MULU.W	Rm,Rn	0010nnnnmmm1110	Unsigned operation of Rn \times Rm \rightarrow MAC 16 \times 16 \rightarrow 32 bits	1 to 3*
NEG	Rm,Rn	0110nnnnmmmm1011	$0\text{Rm} \rightarrow \text{Rn}$	1
NEGC	Rm,Rn	0110nnnnmmm1010	$\begin{array}{l} \text{0RmT} \rightarrow \text{Rn}, \\ \text{Borrow} \rightarrow \text{T} \end{array}$	1
SUB	Rm,Rn	0011nnnnmmmm1000	$Rn-Rm \rightarrow Rn$	1
SUBC	Rm,Rn	0011nnnnmmmm1010	$\begin{array}{c} Rn\text{-}Rm\text{-}T\toRn,\\ Borrow\toT \end{array}$	1
SUBV	Rm,Rn	0011nnnnmmmm1011	$\begin{array}{l} \text{Rn-Rm} \rightarrow \text{Rn}, \\ \text{Underflow} \rightarrow \text{T} \end{array}$	1
Note: *			cles. The number in pare tention with preceding or	

EXTU.B Rm,Rn 0110nnnnmmmm1100 A byte in Rm is zero-

EXTU.W Rm,Rn

1

1

 $extended \rightarrow Rn$

 $extended \rightarrow Rn$

0110nnnnmmm1101 A word in Rm is zero-

OR	#imm,R0	11001011iiiiiii	$R0\mid imm \rightarrow R0$	1
OR.B	#imm,@(R0,GBR)	11001111111111111	$ \begin{array}{l} (R0 + GBR) \mid imm \rightarrow \\ (R0 + GBR) \end{array} $	3
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 \rightarrow T, 1 \rightarrow MSB of (Rn)	4
TST	Rm,Rn	0010nnnnmmm1000	Rn & Rm, if the result is 0, 1 \rightarrow T	1
TST	#imm,R0	11001000iiiiiiii	R0 & imm, if the result is 0, 1 \rightarrow T	1
TST.B	#imm,@(R0,GBR)	11001100iiiiiiii	(R0 + GBR) & imm, if the result is 0, 1 \rightarrow T	3
XOR	Rm,Rn	0010nnnnmmmm1010	$Rn \wedge Rm \rightarrow Rn$	1
XOR	#imm,R0	11001010iiiiiii	$R0 \land imm \rightarrow R0$	1
XOR.B	#imm,@(R0,GBR)	11001110iiiiiiii	$(R0 + GBR) \land imm \rightarrow (R0 + GBR)$	3

SHAR	Rn	Uluunnnuuluuuul	$ V \supset D \rightarrow K I \rightarrow I $	ı
SHLL	Rn	0100nnnn00000000	$T \leftarrow Rn \leftarrow 0$	1
SHLR	Rn	0100nnnn00000001	$0 \to Rn \to T$	1
SHLL2	Rn	0100nnnn00001000	$Rn << 2 \rightarrow Rn$	1
SHLR2	Rn	0100nnnn00001001	$Rn >> 2 \rightarrow Rn$	1
SHLL8	Rn	0100nnnn00011000	$Rn << 8 \rightarrow Rn$	1
SHLR8	Rn	0100nnnn00011001	$Rn>>8 \rightarrow Rn$	1
SHLL16	Rn	0100nnnn00101000	$Rn << 16 \rightarrow Rn$	1
SHLR16	Rn	0100nnnn00101001	$Rn >> 16 \rightarrow Rn$	1

			if T = 1, disp \times 2 + PC \rightarrow PC, if T = 0, nop	
BRA	label	1010dddddddddddd	Delayed branch, $disp \times 2 + PC \to PC$	2
BRAF	Rm	0000mmmm00100011	Delayed branch, Rm + PC \rightarrow PC	2
BSR	label	1011dddddddddddd	Delayed branch, PC \rightarrow PR, disp \times 2 + PC \rightarrow PC	2
BSRF	Rm	0000mmmm00000011	Delayed branch, $PC \rightarrow PR$, $Rm + PC \rightarrow PC$	2
JMP	@Rm	0100mmmm00101011	Delayed branch, $Rm \rightarrow PC$	2
JSR	@Rm	0100mmmm00001011	Delayed branch, $PC \rightarrow PR, Rm \rightarrow PC$	2
RTS		0000000000001011	Delayed branch, $PR \rightarrow PC$	2

10001101dddddddd Delayed branch,

2/1*

Note: * One state when it does not branch.

BT/S

label

Rev. 2.00, 03/05, page 84 of 884

RENESAS

3	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	0100mmmm00100111	@Rm+,VBR	LDC.L
3	$(Rm) \rightarrow MOD, \ Rm + 4 \rightarrow Rm$	0100mmmm01010111	@Rm+,MOD	LDC.L
3	$(Rm) \rightarrow RE, Rm + 4 \rightarrow Rm$	0100mmmm01110111	@Rm+,RE	LDC.L
3	$(Rm) \rightarrow RS, \ Rm + 4 \rightarrow Rm$	0100mmmm01100111	@Rm+,RS	LDC.L
1	$disp \times 2 + PC \to RE$	10001110dddddddd	@(disp,PC)	LDRE
1	$disp \times 2 + PC \to RS$	10001100dddddddd	@(disp,PC)	LDRS
1	Rm o MACH	0100mmmm00001010	Rm,MACH	LDS
1	Rm o MACL	0100mmmm00011010	Rm,MACL	LDS
1	$Rm \rightarrow PR$	0100mmmm00101010	Rm,PR	LDS
1	$Rm \to DSR$	0100mmmm01101010	Rm,DSR	LDS
1	$Rm \rightarrow A0$	0100mmmm01111010	Rm,A0	LDS
1	$Rm \rightarrow X0$	0100mmmm10001010	Rm,X0	LDS
1	$Rm \rightarrow X1$	0100mmmm10011010	Rm,X1	LDS
1	$Rm \rightarrow Y0$	0100mmmm10101010	Rm,Y0	LDS
1	$Rm \rightarrow Y1$	0100mmmm10111010	Rm,Y1	LDS
1	$(Rm) \rightarrow MACH,$ $Rm + 4 \rightarrow Rm$	0100mmmm00000110	@Rm+,MACH	LDS.L
1	$(Rm) \rightarrow MACL,$ $Rm + 4 \rightarrow Rm$	0100mmmm00010110	@Rm+,MACL	LDS.L
1	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	0100mmmm00100110	@Rm+,PR	LDS.L
1	$(Rm) \to DSR, \ Rm + 4 \to Rm$	0100mmmm01100110	@Rm+,DSR	LDS.L
1	$(Rm) \rightarrow A0, Rm + 4 \rightarrow Rm$	0100mmmm01110110	@Rm+,A0	LDS.L
1	$(Rm) \rightarrow X0, Rm + 4 \rightarrow Rm$	0100mmmm10000110	@Rm+,X0	LDS.L

0100 mm mm 010111110

0100mmmm01111110

0100mmmm01101110

0100mmmm00000111

0100mmmm00010111

KIII -> IVIOD

 $Rm \to RE$

 $\text{Rm} \to \text{RS}$

RENESAS

 $(Rm) \rightarrow SR, Rm + 4 \rightarrow Rm$

 $(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$

1

1

3

3

LDC.

LDC

LDC

LDC.L

LDC.L

RM,MOD

Rm,RE

Rm,RS

@Rm+,SR

@Rm+,GBR

	•		
STC	RE,Rn	0000nnnn01110010	$RE \to Rn$
STC	RS,Rn	0000nnnn01100010	$RS \to Rn$
STC.L	SR,@-Rn	0100nnnn00000011	$Rn4 \to Rn, \ SR \to (Rn)$
STC.L	GBR,@-Rn	0100nnnn00010011	$Rn-4 \rightarrow Rn, GBR \rightarrow (Rn)$
STC.L	VBR,@-Rn	0100nnnn00100011	$Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$
STC.L	MOD,@-Rn	0100nnnn01010011	$Rn-4 \rightarrow Rn, MOD \rightarrow (Rn)$
STC.L	RE,@-Rn	0100nnnn01110011	$Rn-4 \rightarrow Rn, RE \rightarrow (Rn)$
STC.L	RS,@-Rn	0100nnnn01100011	$Rn-4 \rightarrow Rn, RS \rightarrow (Rn)$
STS	MACH,Rn	0000nnnn00001010	$MACH \rightarrow Rn$
STS	MACL,Rn	0000nnnn00011010	$MACL \to Rn$
STS	PR,Rn	0000nnnn00101010	$PR \rightarrow Rn$
STS	DSR,Rn	0000nnnn01101010	$DSR \to Rn$
STS	A0,Rn	0000nnnn01111010	$A0 \rightarrow Rn$
STS	X0,Rn	0000nnnn10001010	$X0 \rightarrow Rn$
STS	X1,Rn	0000nnnn10011010	$X1 \rightarrow Rn$
STS	Y0,Rn	0000nnnn10101010	$Y0 \rightarrow Rn$
STS	Y1,Rn	0000nnnn10111010	$Y1 \rightarrow Rn$

10000010iiiiiii

000000000011000

000000000011011

0000nnnn00000010

0000nnnn00010010

0000nnnn00100010

0000nnnn01010010

SETRC #imm

SR,Rn

GBR, Rn

VBR,Rn

MOD, Rn

Rev. 2.00, 03/05, page 86 of 884

SETT

SLEEP

STC

STC

STC

STC

(repeat status) \rightarrow RF1, RF0 $Rm[11:0] \to RC (SR[27:16])$ RE-RS operation result

(repeat status) \rightarrow RF1, RF0 $imm \rightarrow RC (SR[23:16]),$

1

3*

1

1

1

1

1 1

2

2

2

2

2 2

1 1

1

 $0 \rightarrow SR[27:24]$

 $1 \to T$

Sleep

 $\mathsf{SR} \to \mathsf{Rn}$

 $GBR \rightarrow Rn$

 $VBR \rightarrow Rn$

 $\mathsf{MOD} \to \mathsf{Rn}$

RENESAS

STS.L	YI,@-Rn	0100nnn10110010	$Rn-4 \rightarrow Rn, Y1 \rightarrow (Rn)$
TRAPA	#imm	11000011iiiiiiii	$\begin{array}{l} \text{PC/SR} \rightarrow \text{stack area, (imm} \times \\ \text{+ VBR)} \rightarrow \text{PC} \end{array}$
Note:	* The number	er of execution cycles bef	fore the chip enters sleep mode

0100nnnn10100010 Rn-4 \rightarrow Rn, Y0 \rightarrow (Rn)

STS.L Y0,@-Rn

Note: * The number of execution cycles before the chip enters sleep mode.

Precautions Concerning the Number of Instruction Execution Cycles: The execution the tables are minimum values. In practice, the number of execution cycles in under such conditions as 1) when the instruction fetch is in contention with a data accepted destination register of a load instruction (memory \rightarrow register) is the same as the reby the next instruction, 3) when the branch destination address of a branch instruction address.

CPU Instructions That Support DSP Functions: A number of system control instruction added to the CPU core instructions to support DSP functions. The RS, RE and M registers have been added to support repeat control and modulo addressing, and the re (RC) has been added to the status register (SR). The LDC and STC instructions have in order to access the aforementioned. The LDS and STS instructions have been added

access the DSP registers DSR, A0, X0, X1, Y0 and Y1.

The SETRC instruction has been added to set the repeat counter (RC, bits 27 to 16) ar flags (RF1, RF0, bits 3 and 2) of the SR register. When the SETRC instruction operan immediate, the 8-bit immediate data is stored in bits 23 to 16 of the SR register and bit are cleared to 0. When the operand is a register, bits 11 to 0 (12 bits) of the register are bits 27 to 16 of the SR register. Additionally, the status of 1 instruction repeat (00), 2 repeat (01), 3 instruction repeat (11) or 4 instruction or greater repeat (10) is set from

In addition to the LDC instruction, the LDRS and LDRE instructions have been added establishing the repeat start and repeat end addresses in the RS and RE registers.

The added instructions are listed in table 2.26.

RE set values.

RENESAS

Rev. 2.00, 03/05, pa

1

```
Rm\rightarrow X0
LDS
           Rm,X0
                          0100mmmm10001010
           @Rm+,X0
                          0100mmmm10000110
                                                  (Rm)\rightarrow X0,Rm+4\rightarrow Rm
LDS.L
                          0100mmmm10011010
                                                  Rm→X1
LDS
           Rm, X1
                                                  (Rm)\rightarrow X1,Rm+4\rightarrow Rm
LDS.L
           @Rm+,X1
                          0100mmmm10010110
           Rm, Y0
                          0100mmmm10101010
                                                  Rm→Y0
LDS
           @Rm+,Y0
                          0100mmmm10100110
                                                  (Rm)\rightarrow Y0,Rm+4\rightarrow Rm
LDS.L
                                                  Rm\rightarrow Y1
LDS
           Rm, Y1
                          0100mmmm10111010
                                                  (Rm)\rightarrow Y1,Rm+4\rightarrow Rm
LDS.L
           @Rm+,Y1
                          0100mmmm10110110
STS
           DSR, Rn
                          0000nnnn01101010
                                                  DSR→Rn
                          0100nnnn01100010
                                                  Rn-4\rightarrow Rn,DSR\rightarrow (Rn)
STS.L
           DSR,@-Rn
                          0000nnnn01111010
                                                  A0→Rn
STS
           A0,Rn
                                                  Rn-4\rightarrow Rn, A0\rightarrow (Rn)
STS.L
           A0,@-Rn
                          0100nnnn01110010
           X0,Rn
                          0000nnnn10001010
                                                  X0→Rn
STS
                                                  Rn-4\rightarrow Rn, X0\rightarrow (Rn)
STS.L
           X0,@-Rn
                          0100nnnn10000010
                          0000nnnn10011010
                                                  X1→Rn
STS
           X1,Rn
```

RENESAS

LDC . L

STC

STC

STC

STC.L

STC.L

STC.L

LDS.L

LDS.L

LDS

LDS

@RM+,RS

MOD, Rn

RE, Rn

RS,Rn

MOD,@-Rn

RE,@-Rn

RS,@-Rn

Rm, DSR

Rm, A0

@Rm+,A0

@Rm+,DSR

OTOOMMMMOTTOOTTT

0000nnnn01010010

0000nnnn01110010

0000nnnn01100010

0100nnnn01010011

0100nnnn01110011

0100nnnn01100011

0100mmmm01101010

0100mmmm01100110

0100mmmm01111010

0100mmmm01110110

(KIII)→K3,KIII+4→KIII

 $Rn-4\rightarrow Rn,MOD\rightarrow (Rn)$

 $Rn-4\rightarrow Rn, RE\rightarrow (Rn)$

 $Rn-4\rightarrow Rn,RS\rightarrow (Rn)$

 $(Rm)\rightarrow DSR,Rm+4\rightarrow Rm$

 $(Rm)\rightarrow A0,Rm+4\rightarrow Rm$

MOD→Rn

 $Rm \rightarrow DSR$

Rm→A0

RE→Rn RS→Rn ა 1

1

1

2

2

2

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

	0→SR[27:24]			
1	$disp \times 2\text{+PC} {\rightarrow} RS$	10001100dddddddd	@(disp,PC)	LDRS
1	$disp \times 2\text{+PC} {\rightarrow} RE$	10001110dddddddd	@(disp,PC)	LDRE

2.5.2 DSP Data Transfer Instruction Set

Table 2.27 lists the DSP data transfer instructions by classification.

Table 2.27 Classification of DSP Data Transfer Instructions

Classification	Types	Operation Code	Function	No In
Double data	4	NOPX	X memory no operation	14
transfer instructions		MOVX	X memory data transfer	
ITISTI UCTIONS		NOPY	Y memory no operation	
		MOVY	Y memory data transfer	
Single data transfer	1	MOVS	Single data transfer	16

Total: 5

The data transfer instructions are divided into two groups, double data transfers and si transfers. Double data transfers can be combined with DSP operation instructions to p

transfers. Double data transfers can be combined with DSP operation instructions to p parallel processing. The parallel processing instructions are 32 bits in length, and the c transfer instructions are incorporated into their A fields. Double data transfers that are processing instructions are 16 bits in length, as are the single data transfer instructions

The X memory and Y memory can be accessed simultaneously in parallel in double do One instruction each is designated from among the X and Y memory data accesses. The pointer is used to access X memory; the Ay pointer is used to access Y memory. Double transfers can only access X, Y memory.

Rev. 2.00, 03/05, pa

To

RENESAS

	$Ax+Ix \rightarrow Ax$	
MOVX.W Da,@Ax	MSW of Da→(Ax)	111100A*D*1*01**
MOVX.W Da,@Ax+	MSW of Da \rightarrow (Ax),Ax+2 \rightarrow Ax	111100A*D*1*10**
MOVX.W Da,@Ax+Ix	MSW of Da \rightarrow (Ax),Ax+Ix \rightarrow Ax	111100A*D*1*11**

MOVX.W @Ax+Ix,Dx (Ax) \rightarrow MSW of Dx,0 \rightarrow LSW of Dx, 111100A*D*0*11**

1

Cycl

1

1

1

1

1

1

Code

111100*A*D*1**01

111100*A*D*1**10

111100*A*D*1**11

 Table 2.29
 Double Data Transfer Instructions (Y Memory Data)

Operation

Ay+ly→Ay

MSW of Da \rightarrow (Ay)

 $Ax+2\rightarrow Ax$

NOPY	No Operation	111100*0*0*0**00
MOVY.W @Ay,Dy	(Ay) \rightarrow MSW of Dy,0 \rightarrow LSW of Dy	111100*A*D*0**01
MOVY.W @Ay+,Dy	(Ay) \rightarrow MSW of Dy,0 \rightarrow LSW of Dy, Ay+2 \rightarrow Ay	111100*A*D*0**10

MOVY.W @Ay+Iy,Dy (Ay) \rightarrow MSW of Dy,0 \rightarrow LSW of Dy, 111100*A*D*0**11

MOVY.W Da,@Ay+ MSW of Da \rightarrow (Ay),Ay+2 \rightarrow Ay MOVY.W Da,@Ay+Iy MSW of Da \rightarrow (Ay),Ay+Iy \rightarrow Ay

Instruction

MOVY.W Da,@Ay

MOVS.L Ds			
	s,@-As	As–4→As,Ds→(As)*	111101AADDDD0011
MOVS.L Ds	s,@As	Ds→(As)*	111101AADDDD0111
MOVS.L Ds	s,@As+	Ds→(As)*,As+4→As	111101AADDDD1011
MOVS.L Ds	s,@As+Is	Ds→(As)*,As+Is→As	111101AADDDD11111
;	sign-extend	ed before being transferred.	

 $(As)\rightarrow MSW$ of Ds,0 $\rightarrow LSW$ of

As-2→As,MSW of Ds→(As)*

MSW of Ds \rightarrow (As)*,As+2 \rightarrow As

MSW of Ds→(As)*,As+Is→As

Ds, As+lx→As

MSW of Ds→(As)*

As–4→As,(As)→Ds

(As)→Ds,As+4→As

(As)→Ds

MOVS.W @As+Ix,Ds

MOVS.W Ds,@-As

MOVS.W Ds,@As

MOVS.W Ds,@As+

MOVS.L @-As,Ds

MOVS.L @As,Ds

MOVS.L @As+,Ds

MOVS.W Ds,@As+Is

Rev. 2.00, 03/05, pa

111101AADDDD1100

111101AADDDD0001

111101AADDDD0101

111101AADDDD1001

111101AADDDD1101

111101AADDDD0010

111101AADDDD01110

111101AADDDD1010

1

1

1

1

1

1

lx (Is)	_	_	_	_	_	_	_	_	Yes
Dx				_	_	_	_	_	_
Ay			_	_	_	_	Yes	Yes	_
ly	_	_	_	_	_	_	_	_	_
Dy				_	_	_	_	_	_
Da	_	_	_	_	_	_	_	_	_
As	_	_	Yes	Yes	Yes	Yes	_	_	_
Ds	_	_	_	_	_	_	_	_	_
Oper-	DSP Registers								
and	X0	X1	Y0	Y1	МО	M1	Α0	A 1	A0G
Ax								- ` `	
	_	_	_	_			_		_
Ix (Is)		_	_						
Ix (Is)	— — Yes	— — Yes	_ _ _	_ _ _			_ _ _ _	_ _ _ _	_ _ _
	- Yes	— — Yes	_ _ _ _	_ _ _ _					_ _ _ _
Dx	Yes	- Yes -		_ _ _ _					
Dx Ay		 Yes 					- - - - -		

Yes

Yes

Yes

Yes

Yes

Yes

Yes

Note: Yes indicates that the register can be set.

Yes

Yes

As

Ds

The B field data operation instructions are divided into three groups: double data oper instructions, conditional single data operation instructions, and unconditional single d instructions. Table 2.32 lists the instruction formats of the DSP operation instructions. operands can be independently selected from the DSP registers. Table 2.33 shows the

correspondence between the DSP operation instruction operands and registers.

Table 2.32 DSP Operation Instruction Formats

Classification		Instruction Forms				Instruction	
Double data operation inst	ructions		ALUop.	Sx,	Sy,	Du	PADD PMU
(6 operands)			MLTop.	Se,	Sf,	Dg	PSUB PMU
Conditional single data	3 operands		ALUop.	Sx,	Sx, Sy, Dz		PADD, PA
operation instructions		DCT	ALUop.	Sx,	Sy,	Dz	PSHA, PS PXOR
		DCF	ALUop.	Sx,	Sy,	Dz	FAOR
	2 operands		ALUop.	Sx,	Dz		PCOPY, P
		DCT	ALUop.	Sx,	Dz		PDMSB, P PLDS, PS
		DCF	ALUop.	Sx,	Dz		гира, Ра
			ALUop.	Sy,	Dz		
		DCT	ALUop.	Sy,	Dz		
		DCF	ALUop.	Sy,	Dz		
	1 operand		ALUop.	Dz			PCLR, PS
		DCT	ALUop.	Dz			PSHL #im
		DCF	ALUop.	Dz			
Unconditional single data	3 operands		ALUop.	Sx,	Sy,	Du	PADDC, F
operation instructions			.goTJM	Se.	Sf.	Da	PMULS

2 operands

1 operand

MLTop. Se, Sf, Dg

ALUop. Sx, Dz

ALUop. Sy, Dz ALUop. Sx, Sy

ALUop. Dz

PCMP, PAI

PSHA #imm PSHL #imm

XU	Yes	_	Yes	Yes	Yes	Yes	
X1	Yes	_	Yes	_	Yes	_	
Y0	_	Yes	Yes	Yes	Yes	Yes	
Y1	_	Yes	Yes	_	_	Yes	

When writing parallel instructions, write the B field instructions first, then write the A instructions:

	PADD	A0,M0,A0	PMULS	X0,Y0,M0	MOVX.W	@R4+,X0	MOVY.W	@R
DCF	PINC	X1,A1			MOVX.W	A0,@R5+R8	MOVY.W	@R
	PCMP	X1,M0			MOVX.W	@R4+R8	[NOPY]	[;]

Text in brackets ([]) can be omitted. The no operation instructions NOPX and NOPY c omitted. Semicolons (;) are used to demarcate instruction lines, but can be omitted. If s are used, the space after the semicolon can be used for comments.

The individual status codes (DC, N, Z, V, GT) of the DSR register are always updated unconditional ALU operation instructions and shift operation instructions. Conditional do not update the status codes, even if the conditions have been met. Multiplication ins also do not update the status codes. DC bit definitions are determined by the specificati CS bits in the DSR register.

Table 2.34 lists the DSP operation instructions by classification.

				· ·
			PNEG	Invert sign
			PSUB	Subtraction
			PSUB PMULS	Subtraction and signed multiplication
			PSUBC	Subtraction with borrow
	ALU integer operation	2	PDEC	Decrement
	instructions		PINC	Increment
	MSB detection instruction	1	PDMSB	MSB detection
	Rounding operation instruction	1	PRND	Rounding
ALU logica	l operation instructions	3	PAND	Logical AND
			POR	Logical OR
			PXOR	Logical exclusive OR
Fixed decir instruction	mal point multiplication	1	PMULS	Signed multiplication
Shift	Arithmetic shift operation instruction	1	PSHA	Arithmetic shift
	Logical shift operation instruction	1	PSHL	Logical shift
System cor	ntrol instructions	2	PLDS	System register load
			PSTS	Store from system register
		Total 23		

PADDC

PCLR

PCMP

PCOPY

Addition with carry

Clear

Сору

Compare

		10110001xxyy
DCT PADD Sx,Sy,Dz	if DC=1,Sx+Sy→Dz if 0,nop	111110*****
		10110010xxyy
DCF PADD Sx,Sy,Dz	if DC=0,Sx+Sy→Dz if 1,nop	111110****
		10110011xxyy
PADD Sx,Sy,Du	Sx+Sy→Du	111110*****
PMULS Se,Sf,Dg	MSW of Se \times MSW of Sf \rightarrow Dg	0111eeffxxyyg
PADDC Sx,Sy,Dz	Sx+Sy+DC→Dz	111110****
		10110000xxyy
PCLR Dz	H'00000000→Dz	111110*****
		1000110100002
DCT PCLR Dz	if DC=1,H'00000000→Dz	111110*****
	if 0,nop	1000111000002
DCF PCLR Dz	if DC=0,H'00000000→Dz	111110****
	if 1,nop	1000111100002
PCMP Sx,Sy	Sx-Sy	111110****
		10000100xxyy
PCOPY Sx,Dz	Sx→Dz	111110*****
		11011001xx002
PCOPY Sy,Dz	Sy→Dz	111110****
		1111100100yy
DCT PCOPY Sx,Dz	if DC=1,Sx→Dz if 0,nop	1111110*****
		11011010xx002

If Sy≥0,Sy→Dz

Sx+Sy→Dz

If Sy<0,0−Sy→Dz

111110*******

1

1

1

1

1

1

1

1

1

10101000000yyzzzz 111110*******

PABS Sy, Dz

PADD Sx,Sy,Dz

		11001001xx00zzzz	
PNEG Sy,Dz	0–Sy→Dz	111110*******	1
		1110100100yyzzzz	
DCT PNEG Sx,Dz	if DC=1,0–Sx→Dz	111110*******	1
	if 0,nop	11001010xx00zzzz	
DCT PNEG Sy,Dz	if DC=1,0–Sy→Dz	111110******	1
	if 0,nop	1110101000yyzzzz	
DCF PNEG Sx,Dz	if DC=0,0–Sx→Dz	111110*******	1
	if 1,nop	11001011xx00zzzz	
DCF PNEG Sy,Dz	if DC=0,0–Sy→Dz	111110*******	1
	if 1,nop	1110101100yyzzzz	
PSUB Sx,Sy,Dz	Sx–Sy→Dz	111110*******	1
		10100001xxyyzzzz	
DCT PSUB Sx,Sy,Dz	if DC=1,Sx−Sy→Dz if 0,nop	111110******	1
		10100010xxyyzzzz	
DCF PSUB Sx,Sy,Dz	if DC=0,Sx−Sy→Dz if 1,nop	111110*******	1
		10100011xxyyzzzz	
PSUB Sx,Sy,Du	Sx–Sy→Du	111110******	1
PMULS Se,Sf,Dg	MSW of Se \times MSW of Sf \rightarrow Dg) 0110eeffxxyygguu	

PSUBC Sx,Sy,Dz Sx-Sy-DC→Dz

111110******** 10100000xxyyzzzz

10001011xx00zzzz if 1, nop DCF PDEC Sy, Dz If DC=0, MSW of Sy $-1 \rightarrow$ 111110******* MSW of Dz, clear LSW of Dz; 1010101100yyzzzz if 1, nop MSW of Sx + 1 \rightarrow MSW of Dz, 111110******* PINC Sx,Dz clear LSW of Dz 10011001xx00zzzz 111110******* PINC Sy, Dz MSW of Sy + 1 \rightarrow MSW of Dz, clear LSW of Dz 1011100100yyzzzz If DC=1, MSW of Sx + 1 \rightarrow 111110******* DCT PINC Sx,Dz MSW of Dz, clear LSW of Dz; 10011010xx00zzzz

if 0, nop

if 0, nop

if 1, nop

if 1, nop

if 0, nop

if 0, nop

DCT PDEC Sy, Dz

DCF PDEC Sx,Dz

DCT PINC Sy, Dz

DCF PINC Sx,Dz

DCF PINC Sy, Dz

If DC=1, MSW of Sy $-1 \rightarrow$

If DC=0, MSW of $Sx - 1 \rightarrow$ MSW of Dz, clear LSW of Dz;

If DC=1, MSW of Sy + 1 \rightarrow

If DC=0, MSW of Sx + 1 \rightarrow

If DC=0, MSW of Sy + 1 \rightarrow

MSW of Dz, clear LSW of Dz;

Rev. 2.00, 03/05, page 98 of 884

RENESAS

TUUUTUTUXXUUZZZZ

111110*******

1010101000yyzzzz

111110*******

111110*******

1011101000yyzzzz

111110*******

10011011xx00zzzz

111110*******

1011101100yyzzzz

1

1

1

1

1

1

1

	Dz; if 0, nop	1001111000002222
DCT PDMSB Sy,Dz	If DC=1, Sy data MSB position → MSW of Dz, clear LSW of Dz; if 0, nop	111110******** 1011111000yyzzzz
DCF PDMSB Sx,Dz	If DC=0, Sx data MSB position	111110*******

Dz; if 1, nop

Dz; if 1, nop

→ MSW of Dz, clear LSW of

 \rightarrow MSW of Dz, clear LSW of

Table 2.38 Rounding Operation Instructions

DCF PDMSB Sy,Dz

Instruction	Operation	Code	Cyc
PRND Sx,Dz	Sx+H'00008000→Dz	111110******	1
	clear LSW of Dz	10011000xx00zzzz	
PRND Sy,Dz	Sy+H'00008000→Dz	111110******	1
	clear LSW of Dz	1011100000yyzzzz	

If DC=0, Sy data MSB position 1111110********

100111111xx00zzzz

1011111100yyzzzz

1

DCF POR Sx,Sy,Dz	If DC=0, Sx Sy \rightarrow Dz, clear	111110*****
	LSW of Dz; if 1, nop	10110111xxyyzz
PXOR Sx,Sy,Dz	Sx ^ Sy \rightarrow Dz, clear LSW of	111110*****
	Dz	10100101xxyyzz
DCT PXOR Sx,Sy,Dz	If DC=1, Sx $^{\wedge}$ Sy \rightarrow Dz,	111110*****
	clear LSW of Dz; if 0, nop	10100110xxyyzz
DCF PXOR Sx,Sy,Dz	If DC=0, Sx $^{\land}$ Sy \rightarrow Dz,	1111110******
	clear LSW of Dz; if 1, nop	10100111xxyyzz

Table 2.40 Fixed Point Multiplication Instructions

 $Sf \rightarrow Dg$

MSW of Se \times MSW of

Sx | Sy \rightarrow Dz, clear LSW of

If DC=1, Sx | Sy \rightarrow Dz, clear

LSW of Dz; if 0, nop

Instruction Operation

PMULS Se, Sf, Dg

POR Sx,Sy,Dz

DCT POR Sx,Sy,Dz



TUUTUTTTXXYYZZZZ

111110*******

10110101xxyyzzzz

111110*******

10110110xxyyzzzz

Code

111110*******

0100eeff0000gg00

1

1

1

1

1

Cycles

Operation	Code	Cyc
if Sy≥0,Sx< <sy→dz, clear<="" td=""><td>111110*******</td><td>1</td></sy→dz,>	111110*******	1
	10000001xxyyzzzz	
LSW of Dz		
if DC=1 &	111110******	1
Sy≥0,Sx< <sy→dz, clear<br="">LSW of Dz</sy→dz,>	10000010xxyyzzzz	
if DC=1 & Sy<0,Sx>>Sy→Dz, clear LSW of Dz		
if DC=0,nop		
if DC=0 &	111110******	1
Sy≥0,Sx< <sy→dz, clear<br="">LSW of Dz</sy→dz,>	10000011xxyyzzzz	
if DC=0 & Sy<0,Sx>>Sy→Dz, clear LSW of Dz		
if DC=1,nop		
if imm≥0,Dz< <imm→dz,< td=""><td>111110******</td><td>1</td></imm→dz,<>	111110******	1
	00000iiiiiiizzzz	
if imm<0,Dz>>imm→Dz, clear LSW of Dz		
	if Sy≥0,Sx< <sy→dz, clear="" dz="" if="" lsw="" of="" sy<0,sx="">>Sy→Dz, clear LSW of Dz if DC=1 & Sy≥0,Sx<<sy→dz, &="" clear="" dc="1" dz="" if="" lsw="" of="" sy<0,sx="">>Sy→Dz, clear LSW of Dz if DC=0 & Sy<0,Sx>>Sy→Dz, clear LSW of Dz if DC=0,nop if DC=0 & Sy≥0,Sx<<sy→dz, &="" clear="" dc="0" dz="" if="" lsw="" of="" sy≥0,sx<="">Sy→Dz, clear LSW of Dz if DC=0 & Sy<0,Sx>>Sy→Dz, clear LSW of Dz if DC=1,nop</sy→dz,></sy→dz,></sy→dz,>	if $Sy \ge 0$, $Sx < < Sy \rightarrow Dz$, clear LSW of Dz if $Sy < 0$, $Sx > Sy \rightarrow Dz$, clear LSW of Dz if DC=1 & 111110******************************

if imm≥0,Dz<<imm→Dz

if imm<0,Dz>>imm \rightarrow Dz

if DC=1,nop

PSHA #imm,Dz

if DC=0 & Sy<0,Sx>>Sy \rightarrow Dz 10010011xxyyzzzz

111110******

00010iiiiiiizzzz

DCT PLDS Dz, MACL	if DC=1,Dz→MACL	111110******	1
	if 0,nop	111111100000zzzz	
DCF PLDS Dz, MACH	if DC=0,Dz→MACH	111110*******	1
	if 1,nop	111011110000zzzz	
DCF PLDS Dz, MACL	if DC=0,Dz→MACL	111110******	1
	if 1,nop	111111110000zzzz	
PSTS MACH,Dz	MACH→Dz	111110*******	1
		110011010000zzzz	
PSTS MACL,Dz	MACL→Dz	111110*******	1
		110111010000zzzz	
DCT PSTS MACH,Dz	if DC=1,MACH→Dz	111110*******	1
	if 0,nop	110011100000zzzz	
DCT PSTS MACL,Dz	if DC=1,MACL→Dz	111110******	1
	if 0,nop	110111100000zzzz	
DCF PSTS MACH,Dz	if DC=0,MACH→Dz	111110******	1
	if 1.nop	110011110000zzzz	

if DC=0,MACL→Dz

if 1,nop

1110111000002222

111110*******

1101111110000zzzz

н о,нор

DCF PSTS MACL,Dz

PADD	X	.0,	Υ0,	A0) NOPX					1111100
										1011000
PADD X	:0,	Y0,	A0)	-	-	-		1111100	
									1011000	
					MOVX.W	@R	4+,	X0	MOVY.W @R6+R9, Y0	1111000
				MOVX.W	@R	4+,	X0	NOPY	1111000	
				MOVS.W	@R	4+,	х0		1111010	
				NOPX				MOVY.W @R6+R9, Y0	1111000	
								MOVY.W @R6+R9, Y0	1111000	
					NOPX				NOPY	1111000
NOP	_									0000000

PADD AU, IU, AU MOVA.W @R4+, AU MOVI.W @R0+R9, IU

PADD X0, Y0, A0 NOPX

PADD X0, Y0, A0 NOPX

101100000

1111100000 1011000100

1111100000 1011000100

Rev. 2.00, 03/05, pag

MOVY.W @R6+R9, Y0

NOPY

- 2. When the S bit of SR is changed after the DSP instructions are executed, pipeline is executed exactly.
 - Execute the processing as described in either A or B below.
 - A. After the DSP instructions are executed, don't change the S bit of SR register.
 - B. Insert the NOP instruction before the LDC Rn, SR instruction.

Example:

PSHA #1,A0 PINC X0,A0 MOVX.W A1,@R5

NOP

LDC R0,SR

countermeasures.

3. When a double-length multiply instruction (MUL.L, DMULU.L, or DMULS.L) or length multiply-and-accumulate instruction (MAC.L) is executed in combination w operation instruction, a malfunction may occur. See the following conditions and

Conditions:

When the following A and B conditions are both satisfied, the instruction shown in

below may be executed incorrectly.

- A. An instruction in the on-chip memory or the cache is executed.
- B. The following instructions are executed in the order of a, b, and c.

 - a. Double-length multiply instruction (MUL.L, DMULU.L, or DMULS.L) or of length multiply-and-accumulate instruction (MAC.L)
 - b. DSP operation instruction other than PMULS, PSTS, and PLDS

Note: The following instructions are DSP operation instructions other than

PSTS, and PLDS:

PINC, PNEG, POR, PRND, PSHA, PSHL, PSUB, PSUBC, and PXC

c. PMULS, PSTS, or PLDS

Rev. 2.00, 03/05, page 104 of 884

PABS, PADD, PADDC, PAND, PCLR, PCMP, PCOPY, PDEC, PDI

Countermeasures:

This problem is avoided by any of the following countermeasures.

- A. Do not execute the instruction sequence shown in B above.
- B. Replace instructions b and c above if the program code includes the instruction
- C. Insert one or more NOP instructions or instructions that are not related to the n between instructions a and b if the program code includes the instruction seque in B above and replacing instructions b and c does affect the execution results.

shown in B above and replacing instructions b and c does not affect the execut

Supplementary information:

This usage note is also applicable when a delayed branch instruction comes immed before instruction a in B above, the a instruction is placed in the delay slot, and ins

and c in B are executed in sequence at the branch destination.

4. This section presents examples of and methods for preventing the instruction exec phenomenon due to multiplier contention caused by multiply and multiply-and-acc instructions.

If the SR (status register) S bit (saturated arithmetic bit) is changed immediately at multiply or multiply-and-accumulate instruction in the state where multiplier conte occurred due to multiply and/or multiply-and-accumulate instructions and instruct execution has stalled, the instruction execution order will be reversed. As a result, instruction that should have been executed before the S bit was changed will be ex the S bit has changed. This can result in an incorrect arithmetic result being production

Instructions affected by S bit modification:

Multiply-and-accumulate instructions: MAC.W and MAC.L

Conditions:

a.

The following shows an example of error conditions.

- A. Multiply instruction and multiply-and-accumulate instruction

a. DMULU.L R4,R10 MUL.L, DMULS.L, DMULU.L, or MAC.L can b

RENESAS

Countermeasures:

This problem is avoided by any of the following countermeasures.

- A. Do not access SR immediately after the multiply-and-accumulate instruction.
- B. Insert a NOP instruction before the LDC Rn,SR instruction.
- C. Prevent multiplier access conflict (not to produce stall cycles).

Rev. 2.00, 03/05, page 106 of 884

3.2 On-Chip Clock Pulse Generator and Operating Modes

3.2.1 Clock Pulse Generator

A block diagram of the on-chip clock pulse generator circuit is shown in figure 3.1.




Figure 3.1 Block Diagram of Clock Pulse Generator Circuit

RENESAS

	•	
CAP2	Input	Connects to capacitance for operating PLL circuit 2
MD0	Input	The level applied to these pins specifies the clock mode
MD1	Input	_
MD2	Input	_
CKPREQ/CKM	Input	Used as the clock pause request pin, or specifies operation crystal resonator
CKPACK	Output	Clock pause function

Connects to capacitance for operating PLL circuit 1

PLL Circuit 1: PLL circuit 1 eliminates phase differences between external clocks and supplied internally within the chip. In high-speed operation, the phase difference between reference clocks and operating clocks in the chip directly affects the interface margin was peripheral devices. On-chip PLL circuit 1 is provided to eliminate this effect.

using PLL circuit 2

Input

CAP1

PLL Circuit 2: PLL circuit 2 either leaves unchanged, doubles, or quadruples the frequencks provided from the crystal resonator or the EXTAL pin external clock input for the operating frequency. The frequency modification register sets the clock frequency multifactor.

	and halted states by means of control bits in the frequency modification register (FMR). The CKIO pin can also be placed in the high-impedance state
	Normally, mode 0 should be used.
1	PLL circuits 1 and 2 operate. A clock (with the same frequency as Eφ) 1/4 φ cycle in advance of the chip's internal system clock φ is output from the CKIO pin.
	PLL circuits 1 and 2 can be switched between the operating and halted states by means of control bits in the frequency modification register (FMR). The CKIO pin can also be placed in the high-impedance state. However, clock phase shifting is not performed when PLL circuit 1 is halted.
	Normally, mode 0 should be used.
2	Only PLL circuit 2 operates. The clock from PLL circuit 2 is output from the CKIO pin (having the same frequency as the Eφ). As PLL circuit 1 does not operate, phases are not

PLL circuits 1 and 2 can be switched between the operating

2	Only PLL circuit 2 operates. The clock from PLL circuit 2 output from the CKIO pin (having the same frequency as E\u03c4). As PLL circuit 1 does not operate, phases are not matched in this mode
	PLL circuit 2 can be switched between the operating and halted states by means of a control bit in the frequency

- modification register (FMR). The CKIO pin can also be placed in the high-impedance state

 3 Only PLL circuit 2 operates. The CKIO pin is high-impedance
- Only PLL circuit 2 operates. The CKIO pin is high-impedate PLL circuit 2 can be switched between the operating and halted states by means of a control bit in the frequency modification register (FMR)
- Only PLL circuit 1 operates. Operate PLL circuit 1 when operating with synchronization of the phases of the clock input from the CKIO pin and the internal clocks (Iφ, Εφ, Ρφ). PLL circuit 2 does not operate in this mode PLL circuit 1 can be switched between the operating and

modification register (FMR)

RENESAS

halted states by means of a control bit in the frequency

Rev. 2.00, 03/05, pag

Externa

Normany, mode 4 should be used.
PLL circuits 1 and 2 do not operate. Set this mode when a
clock having a frequency equal to that of clocks the clock
input from the CKIO pin is used

The internal clock frequency can be changed in each clock mode (see section 3.2.5, Op Frequency Selection by Register).

In clock modes 4 to 6, the frequency of the clock input from the CKIO pin can be chan clock can be stopped (see section 20.4.4, Clock Pause Function).

Table 3.3 lists the relationship between pins MD2 to MD0 and the clock operating mod switch the MD2 to MD0 pins while they are operating. Switching will cause operating

6


				1	Crystal oscillation	Crystal oscillation	imp
	0	1	0	0	Clock input	Open	Out
				1	Crystal oscillation	Crystal oscillation	imp
	0	1	1	0	Clock input	Open	Higl
				1	Crystal oscillation	Crystal oscillation	imp
	1	0	0	*	Open	Open	Clo
	1	0	1	_	Open	Open	Clo
	1	1	0	_	Open	Open	Clo
lotes:					an those listed. REQ/CKM functio	ons as the clock p	ause re

2

3

Rev. 2.00, 03/05, pag

interiering with correct oscillation.



consultation with the crystal resonator manufacturer.

Figure 3.2 Example of Crystal Oscillator Connection

Rev. 2.00, 03/05, page 112 of 884






Figure 3.3 External Clock Input Method

Clock Input from CKIO Pin: This method can be used in clock modes 4, 5, and 6.




Figure 3.4 External Clock Input Method

register.

Table 3.4 Relationship between Clock Mode Pin Settings and Initial Value of F Modification Register

Clock Mode	MD2	MD1	MD0	Initial Value
Mode 0	0	0	0	H'00
Mode 1	0	0	1	
Mode 2	0	1	0	H'40
Mode 3	0	1	1	H'60
Mode 4	1	0	0	H'A6
Mode 5	1	0	1	
Mode 6	1	1	0	H'E0

The register configuration is shown in table 3.5.

Table 3.5 Register Configuration

Name	Abbreviation	R/W	Initial Value	Addı
Frequency modification register	FMR	R/W	See table 3.4*	H'FF

Note: * The initial value depends on the clock mode.

PLL CIrcuit 2 used
PLL circuit 2 not used

cannot be used. In these modes, this bit always reads 1.

Bit 6—PLL1ST: Switching is possible in modes 0, 1, 4, and 5. In modes 2, 3, and 6, F

Bit 6: PLL1ST	Description
0	PLL circuit 1 is used
1	PLL circuit 1 is not used

Bit 5—CKIOST: Setting is possible in modes 0 to 3. In modes 4 to 6, the CKIO pin is

pin. In these modes, this bit always reads 1.

Bit 5: CKIOST	Description
)	The CKIO pin outputs Εφ
	The CKIO pin is in the high-impedance state (Do not place CKIO in
	impedance state when PLL circuit 1 is operating)

Bit 4—Reserved: This bit is always read as 0. The write value should always be 0.

Bits 3 to 0—FR3 to FR0: The internal clock frequency and CKIO output frequency (r

Bits 3 to 0—FR3 to FR0: The internal clock frequency and CKIO output frequency (recan be set by frequency setting bits FR3 to FR0. The values that can be set in bits FR3 depend on the mode and whether PLL circuit 1 and PLL circuit 2 are operating or half following tables show the values that can be set in FR3 to FR0, and the internal clock output frequency ratios, taking the external input clock frequency as 1.

0	1	1	0	×4	×2	×2	×2	
1	0	0	0	×4	×4	×1	×1	
1	0	0	1	×4	×4	×2	×1	
1	0	1	0	×4	×4	×2	×2	
1	1	0	0	×4	×4	×4	×1	
1	1	1	0	×4	×4	×4	×2	

Note: Do not use combinations other than those shown above.

Modes 0 to 3
 PLL circuit 1 halted, PLL circuit 2 operating
 EXTAL input or crystal resonator used

FR3	FR2	FR1	FR0	ф	lφ	Еф	Рф
0	0	0	0	×1	×1	×1	×1
0	1	0	1	×2	×2	×2	×1
0	1	1	0	×2	×2	×2	×2
1	1	0	0	×4	×4	×4	×1
1	1	1	0	×4	×4	×4	×2

Note: Do not use combinations other than those shown above.

Rev. 2.00, 03/05, page 116 of 884

Note: Do not use combinations other than those shown above.

Modes 4 and 5
 PLL circuit 1 operating, PLL circuit 2 halted
 CKIO input

FR3	FR2	FR1	FR0	ф	lφ	Еф	Рф
0	1	0	1	×2	×1	×1	×1/2
0	1	1	0	×2	×1	×1	×1
1	0	0	1	×2	×2	×1	×1/2
1	0	1	0	×2	×2	×1	×1

Note: Do not use combinations other than those shown above.

U	'	U	•	^ I	^ I/Z	^1/ L	A1/ T	
0	1	1	0	×1	×1/2	×1/2	×1/2	
1	0	0	0	×1	×1	×1/4	×1/4	
1	0	0	1	×1	×1	×1/2	×1/4	
1	0	1	0	×1	×1	×1/2	×1/2	
1	1	0	0	×1	×1	×1	×1/4	
1	1	1	0	×1	×1	×1	×1/2	
1	1	1	1	×1	×1	×1	×1	

the operating state), access the frequency modification register using the following production

Note: Do not use combinations other than those shown above.

Frequency Change: When PLL circuit 1 or PLL circuit 2 becomes operational after method the frequency modification register (including modification the frequency modification).

Frequency change procedure

noting the cautions listed below.

- Set the on-chip watchdog timer (WDT) overflow time to secure the PLL circuit osc settling time (CKS2 to CKS0 bits in WTCSR).
- Clear the WT/IT and TME bit to 0 in WTCSR.
- Clear the W1/11 and TWIE bit to 0 in W1Ck
- Perform a read anywhere in an external memory area 0 to 4 cache-through area.
 - Change the frequency modification register to the target frequency, or change the operating/halted state of the PLL circuits 1 and 2 (the clocks will stop temporarily i chip).
- The oscillation circuits operate, and the clock is supplied to the WDT. This clock in the WDT.
 On WDT overflow, supply of a clock with the frequency set in frequency setting bit
- On WDT overflow, supply of a clock with the frequency set in frequency setting bir FR0 begins. In this case, the OVF bit in WTSCR and the WOVF bit in RSTCSR are interval timer interrupt (ITI) is not requested, and the WDTOVF signal is not assert

Sample code for changing the frequency is shown below.

Rev. 2.00, 03/05, page 118 of 884

```
XRAM .equ h'1000e000
      .export _init_FMR
init FMR:
      mov.l #XRAM,r1
      mov.l r1,r5
      mov.1 #FREQUENCY,r2
      mov.1 #FREQUENCY_END,r3
program_move:
      mov.w @r2,r0
      mov.w r0,@r1
      add #2,r1
      add
            #2,r2
      cmp/eq r2,r3
      bf
            program_move
      nop
      mov.l #PACR,r1
      mov.w #h'0008,r0
      mov.w r0,@r1
      MOV.L #WTCSR,R1
      MOV.W #H'A51F,R2
      MOV.L #H'26200000,R3
```

MOV.L #FMR,R4

nop nop nop nop ; Main portion of frequency change code. First copy this to XRAM and then run it in XRAM. FREOUENCY: ; <Watchdog timer control and status register setting> ; Clear TME bit. ; Clock input to WTCNT is $\phi/16384$; (Overflow frequency = 262.144 ms) MOV.W R2,@R1 ; <External cache through area read> ; Cache through area of external member space 3: H'26200000 MOV.L @R3,R0 ; <Frequency change register setting> ; PLL circuit $1 \rightarrow Disabled$.

- ; PLL circuit $2 \rightarrow$ Enabled.
- ; $I\phi (\times 4) = 62.5 \text{ MHz}, E\phi (\times 4) = 62.5 \text{ MHz},$
- $P\phi (\times 2) = 31.25 \text{ MHz}, \text{ CKIO } (E\phi) = 62.5 \text{ MHz},$
- ; MOV #H'4E,R0
- ; PLL circuits 1 and $2 \rightarrow$ Enabled.
- ; $I\phi (\times 4) = 62.5 \text{ MHz}, E\phi (\times 2) = 31.25 \text{ MHz},$
- ; $P\phi (\times 2) = 31.25 \text{ MHz}, CKIO (E\phi) = 31.25 \text{ MHz},$

MOV #H'0A,R0

Rev. 2.00, 03/05, page 120 of 884

nop
FREQUENCY_END:
NOP

.END

Cautions

- The read from the external memory space 0–4 cache-through area and the write to
 frequency modification register should be performed in on-chip X/Y memory. Aft
 from the external memory space 0–4 cache-through area, do not perform any write
 in external memory spaces 0–4 until the write to the frequency modification regist
- When the write access to the frequency modification register is executed, the WD automatically.
- Do not turn off the CKIO output when PLL circuit 1 is in the operating state.
- The CKIO output will be unstable until the PLL circuit stabilizes.
- When a frequency is modified, halt the on-chip DMAC (E-DMAC and DMAC) of before the frequency modification.

If PLL circuit 1 or PLL circuit 2 does not become operational after modifying the free modification register (including modification in the operating state), it means that the procedure or cautions have not been properly observed. In this case, the WDT will no even though the frequency modification register is modified.

Rev. 2.00, 03/05, pag

3	_	8–15.625		On	8– 62.5	8– 62.5	8– 31.25	
		1–31.25		Off	1– 31.25	1– 31.25	1– 31.25	
4, 5	CKIO	16–31.25	On	Off	16– 62.5	16– 31.25	16– 31.25	
		1–31.25	Off	_	1– 31.25	1– 31.25	1– 31.25	-
6	_	1–31.25	Off	_	1– 31.25	1– 31.25	1– 31.25	-
Notes:	1. When a cryst	al resonator is used	d, set the	e frequen	cy in the	e range	of 8 to 1	5.6
	Set the freque MHz or higher	ency modification re r.	egister s	o that the	freque	ncy of a	II interna	al cl

3. Use internal clock frequencies such that $I\phi \ge E\phi \ge P\phi$.

1-31.25

8-15.625

1-31.25

0, 1

2

EXTAL or crystal 8–15.625

resonator*1

On

Off

On

Off

Off

On

On

Off

Off

On

Off

8–

8–

-8

1-

8-

1-

62.5

62.5

62.5

62.5

8–

8–

8–

1–

8–

1-

62.5

31.25 31.25 31.25

31.25 31.25 31.25

62.5

62.5

8–

8–

8-

1–

8–

1-

31.25

15.625 15.625

31.25

31.25

8


8

1

8

1

as reference values. To determine the optimum oscillator circuit constants for the user please consult with the crystal resonator manufacturer.



consultation with the crystal resonator manufacturer.

Figure 3.5 Points for Attention when Using Crystal Resonator

Bypass Capacitors: As far as possible, insert a laminated ceramic capacitor of 0.01 to

bypass capacitor for each V_{SS}/V_{CC} pair. Mount the bypass capacitors as close as possil LSI power supply pins, and use components with a frequency characteristic suitable for operating frequency, as well as a suitable capacitance value.

- 1. V_{SS}/V_{CC} pairs for FP-208C and FP-208CV
 - a. PLL system: 9-12
 - b. 3 V digital system: 20-18, 26-22, 35-33, 45-42, 52-50, 60-58, 61-67, 69-66, 779-81, 91-89, 101-99, 112-109, 113-110, 114-116, 130-1
 - 150-147
 - c. 5 V digital system: 157-155, 169-167, 181-179, 191-193, 202-200

RENESAS

inductance component. Ground the oscillation stabilization capacitors C1 and C2 to $V_{S.}$ and V_{SS} (PLL2), respectively. Place C1 and C2 close to the CAP1 and CAP2 pins and clocate a wiring pattern in the vicinity.




Figure 3.6 Points for Attention when Using PLL Oscillator Circuit

3.3 Bus Width of the CS0 Area

Pins MD3 and MD4 are used to specify the bus width of the CS0 area. The pin combin functions are listed in table 3.6. Do not switch the MD4 and MD3 pins while they are of Switching them will cause operating errors.

Table 3.6 Bus Width of the CS0 Area

	Pin	
MD4	MD3	Function
0	0	8-bit bus width selected
0	1	16-bit bus width selected
1	0	32-bit bus width selected
1	1	Setting prohibited

Rev. 2.00, 03/05, page 124 of 884



according to the priority order shown in table 4.1.

RENESAS

External interrupts (IRL1 to IRL15, IRQ0 to IRQ3 (set with IRL3, IRL2, IRL1, IRL0 pins)) On-chip peripheral modules Direct memory access controller (DMAC) Watchdog timer (WDT) Compare match interrupt (part of the bus state controller) Ethernet controller (EtherC) and Ethernet controller direct memory access controlle (E-DMAC) 16-bit free-running timer (FRT)

High-performance user debugging interface (H-UDI)

Serial communication interface with FIFO (SCIF) 16-bit timer pulse unit (TPU) Serial I/O (SIO) Instructions Trap instruction (TRAPA) General illegal instructions (undefined code) Illegal slot instructions (undefined code placed directly following a delayed branch instruction*1 or instructions that rewrite the PC*2) Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S,

BF/S, BT/S, BSRF, BRAF

User break

Rev. 2.00, 03/05, page 126 of 884

BRAF

2. Instructions that rewrite the PC: JMP, JSR, BRA, BSR, RTS, RTE, BT, BF, 1

	Manual reset	Starts when the NMI pin is low and the $\overline{\text{RES}}$ pin chalow to high
Address erro	r	Detected when instruction is decoded and starts who previous executing instruction finishes executing
Interrupts		Detected when instruction is decoded and starts who previous executing instruction finishes executing
Instructions	Trap instruction	Starts from the execution of a TRAPA instruction
	General illegal instructions	Starts from the decoding of undefined code anytime a delayed branch instruction (delay slot)
	Illegal slot instructions	Starts from the decoding of undefined code placed following a delayed branch instruction (delay slot) o instruction that rewrites the PC

When exception handling starts, the CPU operates as follows:

1. Exception handling triggered by reset

vector table.

a power-on reset and addresses H'00000008 and H'0000000C addresses for a man See section 4.1.3, Exception Vector Table, for more information. 0 is then written base register (VBR) and 1111 is written to the interrupt mask bits (I3 to I0) of the register (SR). The program begins running from the PC address fetched from the e

2. Exception handling triggered by address errors, interrupts, and instructions

SR and PC are saved to the stack address indicated by R15. For interrupt exception the interrupt priority level is written to the SR's interrupt mask bits (I3 to I0). For and instruction exception handling, the I3 to I0 bits are not affected. The start addr fetched from the exception vector table and the program begins running from that

The initial values of the program counter (PC) and stack pointer (SP) are fetched f exception vector table (PC and SP are respectively addresses H'00000000 and H'0

Rev. 2.00, 03/05, pag

Table 4.3 lists the vector numbers and vector table address offsets. Table 4.4 shows ve

Table 4.3 lists the vector numbers and vector table address offsets. Table 4.4 shows vec address calculations.

Table 4.3 (a) Exception Vector Table

address.

Exception Source		Vector Number	Vector Table Address Offset	Vector A	
Power-on reset	PC	0	H'00000000-H'00000003	Vector nu	
	SP	1	H'00000004-H'00000007	_	
Manual reset	PC	2	H'00000008-H'0000000B	_	
	SP	3	H'000000C-H'0000000F		
General illegal instruc	tion	4	H'00000010-H'00000013	VBR + (v	
(Reserved by system))	5	H'00000014-H'00000017	number >	
Slot illegal instruction		6	H'00000018-H'0000001B	_	
(Reserved by system)		7	H'0000001C-H'0000001F	_	
		8	H'00000020-H'00000023	_	
CPU address error		9	H'00000024-H'00000027	_	
DMA address error (DE-DMAC)	MAC and	10 ^{*5}	H'00000028-H'0000002B	_	
Interrupt	NMI	11	H'0000002C-H'0000002F	_	
	User break	12	H'00000030-H'00000033	_	
	H-UDI	13	H'00000034-H'00000037	_	
(Reserved by system))	14	H'00000038-H'0000003B	_	
		:	:		
		31	H'0000007C-H'0000007F		
Trap instruction (user	vector)	32	H'00000080-H'00000083	<u> </u>	
		:	:		
		63	H'000000FC-H'000000FF		

Rev. 2.00, 03/05, page 128 of 884



peripheral	:	:
module*3	127*4	H'000001FC-H'000001FF

Table 4.3 (c) Exception Processing Vector Table (IRL Mode)

Exception Source		Vector Number	Vector Table Address Offset	Vector
Interrupt	IRL1*1	64 ^{*2}	H'00000100-H'00000103	VBR + (
	IRL2*1	65 ^{*2}	H'00000104-H'00000107	number
	IRL3*1	_		
	IRL4*1	66 ^{*2}	H'00000108-H'0000010B	_
	IRL5*1	_		
	IRL6*1	67*2	H'0000010C-H'0000010F	_
	IRL7*1	_		
	IRL8*1	68 ^{*2}	H'00000110-H'00000113	_
	IRL9*1	_		
	IRL10*1	69* ²	H'00000114-H'00000117	_
	IRL11*1	_		
	IRL12*1	70 ^{*2}	H'00000118-H'0000011B	_
	IRL13*1	_		
	IRL14*1	71 ^{*2}	H'0000011C-H'0000011F	_
	IRL15*1	_		
	On-chip	0*4	H'00000000-H'00000003	_
	peripheral module*3	:	:	
	module	127 ^{*4}	H'000001FC-H'000001FF	

Notes: 1. When 1110 is input to the IRL3, IRL2, IRL1, and IRL0 pins, an IRL1 interru When 0000 is input, an IRL15 interrupt results.

2. External vector number fetches can be performed without using the auto-venumbers in this table.



(EDOCR) must therefore be read in the exception service routine to determine DMA address error has occurred.

Table 4.4 Calculating Exception Vector Table Addresses

Exception Source	Vector Table Address	s Calculation
Power-on reset	(Vector table address)	= (vector table address offset)
Manual reset		= (vector number) × 4
Other exception handling	(Vector table address)	= VBR + (vector table address of
		= VBR + (vector number) × 4

Note: VBR: Vector base register

Vector table address offset: See table 4.3.

Vector number: See table 4.3.

(FMR) are initialized. (Use the power-on reset when turning the power on.)

Table 4.5 Types of Resets

		ditions for to Reset Status		Internal Status
Туре	NMI Pin	RES Pin	CPU	On-Chip Peripheral
Power-on reset	High	Low	Initialized	Initialized
Manual reset	Low	Low	Initialized	Initialized except for E PFC, and frequency r register (FMR)

4.2.2 Power-On Reset

settling time (when the PLL circuit is halted) or for 20t_{pcyc} (when the PLL circuit is ru During a power-on reset, the CPU's internal state and all on-chip peripheral module re initialized. See Appendix B, Pin States, for the state of individual pins in the power-on In a power-on reset, power-on reset exception handling starts when the NMI pin is ke

When the NMI pin is high and the RES pin is driven low, the device performs a powe For a reliable reset, the RES pin should be kept low for at least the duration of the osc

the RES pin is first driven low for a set period of time and then returned to high. The then operate as follows:

- 1. The initial value (execution start address) of the program counter (PC) is fetched f exception vector table.
- 2. The initial value of the stack pointer (SP) is fetched from the exception vector table
- 3. The vector base register (VBR) is cleared to H'00000000 and the interrupt mask bit of the status register (SR) are set to H'F (1111).
- 4. The values fetched from the exception vector table are set in the program counter stack pointer (SP), and the program begins executing.



state of individual pins in the manual reset state.

In a manual reset, manual reset exception handling starts when the NMI pin is kept low \overline{RES} pin is first kept low for a set period of time and then returned to high. The CPU we operate in the same way as for a power-on reset.

4.3 Address Errors

4.3.1 Sources of Address Errors

Address errors occur when instructions are fetched or data read or written, as shown in

Rev. 2.00, 03/05, page 132 of 884

	E-DMAC		occu
		Longword data accessed from a longword boundary	None
		Longword data accessed from other than a longword boundary	Addr
		Access of cache purge space, address array read/write space, on-chip peripheral module space, or synchronous DRAM mode setting space by PC-relative addressing	Addro
		Access of cache purge space, address array read/write space, data array read/write space, on-chip peripheral module space, or synchronous DRAM mode setting space by a TAS.B instruction	Addro
		Byte, word, or longword data accessed in on-chip peripheral module space at addresses H'FFFFC00 to H'FFFFCFF	None
		Longword data accessed in on-chip peripheral module space at addresses H'FFFFFE00 to H'FFFFFEFF	Addr
		Word or byte data accessed in on-chip peripheral module space at addresses H'FFFFE00 to H'FFFFEFF	None
		Byte data accessed in on-chip peripheral module space at addresses H'FFFF0000 to H'FFFFFFF or H'FFFFFFFF	Addro
		Word or longword data accessed in on-chip peripheral module space at addresses H'FFFF0000 to H'FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	None
Notes: 1	. Address er	rors do not occur during the synchronous DRAM mode re	gister
2	. 16-byte DN	MAC transfers use longword accesses.	
		Rev. 2.00, 03/0	05, pad

module space

space

CPU or

DMAC,

E-DMAC

Data

read/write

Instruction fetched from on-chip peripheral module

Word data accessed from even address

Word data accessed from odd address

Addr

occu

None

Addr



3. The exception service routine start address is fetched from the exception vector table corresponds to the address error that occurred, and the program starts executing from address. The jump that occurs is not a delayed branch.

Note: The same vector number, 10, is generated for a DMAC DMA address error and DMAC DMA address error. (See table 4.3 (a).)

Both the address error flag (AE) in the DMAC's DMA operation register (DMA the address error control bit (AEC) in the E-DMAC's E-DMAC operation cont (EDOCR) must therefore be read in the exception service routine to determine DMA address error has occurred.

Rev. 2.00, 03/05, page 134 of 884

User break	User break controller (UBC)	1
H-UDI	High-performance user debugging interface (H-UDI)	1
IRL	IRL1 to IRL15 (external input)	15
IRQ	IRQ0 to IRQ3 (external input)	4
On-chip peripheral module	Direct memory access controller (DMAC)	2
	Ethernet controller (EtherC) and Ethernet controller direct memory access controller (E-DMAC)	1
	16-bit free-running timer (FRT)	3
	Watchdog timer (WDT)	1
	Bus state controller (BSC)	1
	Serial I/O (SIO)	4
	Serial communication interface with FIFO (SCIF)	4
	16-bit timer pulse unit (TPU)	13

Each interrupt source is allocated a different vector number and vector table address of table 5.4, Interrupt Exception Vectors and Priority Order, in section 5, Interrupt Contra

Request Source

NMI pin (external input)

ı ype

more information.

NMI

number

1

interrupt priority level setting registers A to E (IPRA to IPRE) as shown in table 4.8. The levels that can be set are 0 to 15. Level 16 cannot be set. For more information on IPRA see sections 5.3.1, Interrupt Priority Level Setting Register A (IPRA), to 5.3.5, Interrupt Level Setting Register E (IPRE).

Table 4.8 Interrupt Priority Order

Туре	Priority Level	Comment
NMI	16	Fixed priority level. Cannot be masked
User break	15	Fixed priority level
H-UDI	15	Fixed priority level
IRL	1 to 15	Set with IRL3 to IRL0 pins
IRQ	0 to 15	Set with interrupt priority level setting regis (IPRC)
On-chip peripheral module	0 to 15	Set with interrupt priority level setting regis D, and E (IPRA, IPRB, IPRD, IPRE)

4.4.3 Interrupt Exception Handling

is always accepted, but other interrupts are only accepted if they have a priority level have the priority level set in the interrupt mask bits (I3 to I0) of the status register (SR).

When an interrupt occurs, its priority level is ascertained by the interrupt controller (IN

When an interrupt is accepted, exception handling begins. In interrupt exception handling CPU saves SR and the program counter (PC) to the stack. The priority level value of the interrupt is written to SR bits I3 to I0. For NMI, however, the priority level is 16, but the in I3 to I0 is HF (level 15). Next, the start address of the exception service routine is fethe exception vector table for the accepted interrupt, that address is jumped to and execute begins. For more information about interrupt exception handling, see section 5.4, Interrupt.

Rev. 2.00, 03/05, page 136 of 884

Operation.

Illegal slot instruction	Undefined code placed immediately after a delayed branch instruction (delay slot) and instructions that rewrite the PC	Delayed branch instructions: JMF BRA, BSR, RTS, RTE, BF/S, BT/ BRAF
		Instructions that rewrite the PC: RBRA, BSR, RTS, RTE, BT, BF, TBF/S, BT/S, BSRF, BRAF
General illegal instruction	Undefined code anywhere besides in a delay slot	_

4.5.2 Trap Instructions

When a TRAPA instruction is executed, trap instruction exception handling starts. The operates as follows:

1. The status register (SR) is saved to the stack.

Source instruction

- 2. The program counter (PC) is saved to the stack. The PC value saved is the start ad instruction to be executed after the TRAPA instruction.
- The exception service routine start address is fetched from the exception vector tal corresponds to the vector number specified by the TRAPA instruction. That addre to and the program starts executing. The jump that occurs is not a delayed branch.

- 2. The program counter (PC) is saved to the stack. The PC value saved is the jump add delayed branch instruction immediately before the undefined code or the instruction rewrites the PC.
- 3. The exception service routine start address is fetched from the exception vector table corresponds to the exception that occurred. That address is jumped to and the progressecuting. The jump that occurs is not a delayed branch.

4.5.4 General Illegal Instructions

When undefined code placed anywhere other than immediately after a delayed branch is (i.e., in a delay slot) is decoded, general illegal instruction exception handling starts. The handles general illegal instructions in the same way as illegal slot instructions. Unlike profilegal slot instructions, however, the program counter value saved is the start address undefined code.

Rev. 2.00, 03/05, page 138 of 884

	Exception Sou	
Point of Occurrence	Address Error	Int
Immediately after a delayed branch instruction*1	Not accepted	No
Immediately after an interrupt-disabled instruction*2	Accepted	No
A repeat loop comprising up to three instructions (instruction fetch cycle not generated)	Not accepted	No
First instruction or last three instructions in a repeat loop containing four or more instructions		
Fourth from last instruction in a repeat loop containing four or more instructions	Accepted	No

- Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE, BF/S, BT/S BRAF
 - 2. Interrupt-disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS

4.6.1 Immediately after a Delayed Branch Instruction

When an instruction placed immediately after a delayed branch instruction (delay slot neither address errors nor interrupts are accepted. The delayed branch instruction and instruction located immediately after it (delay slot) are always executed consecutively exception handling occurs between the two.

4.6.2 Immediately after an Interrupt-Disabled Instruction

When an instruction immediately following an interrupt-disabled instruction is decode are not accepted. Address errors are accepted.






Figure 4.1 Interrupt Acceptance Restrictions in Repeat Mode

Trap instruction	$SP \rightarrow$	Address of instruction after TRAPA instruction
		SR
General illegal instruction	$\text{SP} \rightarrow$	Start address of illegal instruction
		SR
Interrupt	$SP \to$	Address of instruction after executed instruction

SP → Jump destination address of delayed branch instru

SR

SR

Illegal slot instruction

The value of the vector base register must always be a multiple of four, otherwise an act will occur when the vector table is accessed during exception handling.

4.8.3 Address Errors Caused by Stacking of Address Error Exception Handlin

If the stack pointer value is not a multiple of four, an address error will occur during stathe exception handling (interrupts, etc.). Address error exception handling will begin at original exception handling ends, but address errors will continue to occur. To ensure the error exception handling does not go into an endless loop, no address errors are accepted point. This allows program control to be shifted to the address error exception service in enables error handling to be carried out.

When an address error occurs during exception handling stacking, the stacking bus cyc executed. In stacking of the status register (SR) and program counter (PC), the SP is de by 4 for both, so the value of SP will not be a multiple of four after the stacking either. address value output during stacking is the SP value, so the address where the error occ itself output. This means that the write data stacked will be undefined.

4.8.4 Manual Reset during Register Access

Do not initiate a manual reset during access of a bus state controller (BSC), user break (UBC), or pin function controller (PFC) register, or the frequency modification register otherwise a write error may result.

Rev. 2.00, 03/05, page 142 of 884

RENESAS


5.1.1 Features

The INTC has the following features:

- Sixteen interrupt priority levels can be set
 By setting the five interrupt priority registers, the priorities of on-chip peripheral n interrupts can be selected at 16 levels for different request sources.
- Vector numbers for on-chip peripheral module interrupt can be set By setting the 24 vector number setting registers, the vector numbers of on-chip per module interrupts can be set to values from 0 to 127 for different request sources.
- The IRL interrupt vector number setting method can be selected: Either of two moselected by a register setting: auto-vector mode in which vector numbers are deterinternally, and external vector mode in which vector numbers are set externally.
- IRQ interrupt settings can be made (low level, rising-, falling-, or both-edge detection)

Rev. 2.00, 03/05, pag

RENESAS



REF: Refresh request within bus state controller SCIF: Serial communication interface with FIFO

TPU: 16-bit timer pulse unit

SIO: Serial I/O IPRA-IPRE: Interrupt priority level setting registers A-E VCRWDT: Vector number setting registe

VCRA-VCRU: Vector number setting registe

Status register

Figure 5.1 INTC Block Diagram

SR:

Rev. 2.00, 03/05, page 144 of 884



			signals
Interrupt acceptance level output pins	A3 to A0	Output	In external vector mode, o interrupt level signal when interrupt is accepted
External vector fetch pin	<u>IVECF</u>	Output	Indicates external vector r

D7 to D0

Input

Input external vector number

Level request interrupt input pins in the to in the iniput of musicable interrup

5.1.4 Register Configuration

External vector number input pins

The INTC has the 31 registers shown in table 5.2. These registers perform various INT including setting interrupt priority, and controlling external interrupt input signal detection.

Table 5.2 Register Configuration				
Name	Abbr.	R/W	Initial Value	Address
Interrupt priority register setting register A	IPRA	R/W	H'0000	H'FFFFFE
Interrupt priority register setting register B	IPRB	R/W	H'0000	H'FFFFFE
Interrupt priority register setting register C	IPRC	R/W	H'0000	H'FFFFFE
Interrupt priority register setting register D	IPRD	R/W	H'0000	H'FFFFFE

Interrupt priority register setting register D
Interrupt priority register setting register E
Vector number setting register A
Vector number setting register B*3

Vector number setting register C

Vector number setting register D

Vector number setting register E

Vector number setting register F

Vector number setting register G

IPRE

VCRA

VCRB

VCRC

VCRD

VCRE

VCRF

VCRG

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

Rev. 2.00, 03/05, pag

H'FFFFFE

H'FFFFFE

H'FFFFFE

H'FFFFFE H'FFFFFE

H'FFFFFE

H'FFFFFE

H'FFFFFE

Vector number setting register N	VCRN	R/W	H'0000	H'FFFFFE5
Vector number setting register O	VCRO	R/W	H'0000	H'FFFFE5
Vector number setting register P	VCRP	R/W	H'0000	H'FFFFFEC
Vector number setting register Q	VCRQ	R/W	H'0000	H'FFFFFEC
Vector number setting register R	VCRR	R/W	H'0000	H'FFFFFEC
Vector number setting register S	VCRS	R/W	H'0000	H'FFFFFEC
Vector number setting register T	VCRT	R/W	H'0000	H'FFFFFEC
Vector number setting register U	VCRU	R/W	H'0000	H'FFFFFEC
Vector number setting register WDT	VCRWDT	R/W	H'0000	H'FFFFFEE
Vector number setting register DMA0*4	VCRDMA0	R/W	Undefined	H'FFFFFA
Vector number setting register DMA1*4	VCRDMA1	R/W	Undefined	H'FFFFFA

Notes: 1. The value when the NMI pin is high is H'8000; when the NMI pin is low, it is 2. When pins IRL3 to IRL0 are high, bits 7 to 4 in IRQCSR are set to 1. When pins IRL3 to IRL0 are high, bits 7 to 4 in IRQCSR are set to 1. IRLO are low, bits 7 to 4 in IRQCSR are cleared to 0. The initial value of bits

ICR

IRQCSR

R/W

R/W

H'8000/

H'0000*1 *2

H'FFFFFEE

H'FFFFFEE

- 7 to 4 is 0.
- 3. In the SH7615, VCRB is a reserved register and must not be accessed.

There are five types of interrupt sources: NMI, user breaks, H-UDI, IRL/IRQ and on-cl

4. See section 11, Direct Memory Access Controller (DMAC), for more informa

- VCRDMA0, and VCRDMA1.
- 5.2 **Interrupt Sources**

Interrupt control register

IRQ control/status register

peripheral modules. Each interrupt has a priority expressed as a priority level (0 to 16, lowest and 16 the highest). Giving an interrupt a priority level of 0 masks it.

Rev. 2.00, 03/05, page 146 of 884

A user break interrupt has priority level 15 and occurs when the break condition set in break controller (UBC) is satisfied. User break interrupt exception handling sets the in level bits (I3 to I0) in the status register (SR) to level 15. For more information about break interrupt, see section 6, User Break Controller.

5.2.3 H-UDI Interrupt

The H-UDI interrupt has a priority level of 15, and is generated when an H-UDI interrupt instruction is serially input. H-UDI interrupt exception processing sets the interrupt m to I0) in the status register (SR) to level 15. See section 17, High-Performance User D Interface (H-UDI), for details of the H-UDI interrupt.

5.2.4 IRL Interrupts

can be input externally via pins $\overline{IRL3}$ to $\overline{IRL0}$. The priority levels of interrupts IRL15 15 to 1, respectively, and their vector numbers are 71 to 64. Set the vector numbers w interrupt vector mode select (VECMD) bit of the interrupt control register (ICR) to en input. External input of vector numbers consists of vector numbers 0 to 127 from the external vector input pins (D7 to D0). When an external vector is used, 0 is input to D7. Internate called auto-vectors and vectors input externally are called external vectors. Table 2 priority levels and auto vector numbers.

IRL interrupts are requested by input from pins IRL3 to IRL0. Fifteen interrupts, IRL

When an IRL interrupt is accepted in external vector mode, the IRL interrupt level is the interrupt acceptance level output pins (A3 to A0). The external vector fetch pin ($\overline{\Gamma}$ also asserted. The external vector number is read from pins D7 to D0 at this time.

IRL interrupt exception processing sets the interrupt mask level bits (I3 to I0) in the st (SR) to the priority level value of the IRL interrupt that was accepted.



External vector numbers are 0 to 127, and are input to the external vector input pins (D during the interrupt vector fetch bus cycle. When an external vector is used, 0 is input to

output from the interrupt acceptance level output pins (A3 to A0). The external vector is (IVECF) is also asserted. The external vector number is read from signals D7 to D0 at the interrupt acceptance are the interrupt acceptance and the interrupt acceptance.

When an IRQ interrupt is accepted in external vector mode, the IRQ interrupt priority l

IRQ interrupt exception processing sets the interrupt mask bits (I3 to I0) in the status reto the priority level value of the IRQ interrupt that was accepted.

Table 5.3 IRL Interrupt Priority Levels and Auto-Vector Numbers

		Pin		Priority	Vect		
ĪRL3	ĪRL2	ĪRL1	ĪRL0	Level	Num		
0	0	0	0	15	71		
			1	14			
		1	0	13	70		
			1	12			
	1	0	0	11	69		
			1	10			
		1	0	9	68		
			1	8	 -		
1	0	0	0	7	67		
			1	6	 -		
		1	0	5	66		
			1	4			
	1	0	0	3	65		
			1	2			
		-					

1

0

1

64




Figure 5.2 Example of Connections for External Vector Mode Interru




Figure 5.3 Example of Connections for Auto-Vector Mode Interrupt

Figures 5.4 to 5.7 show the interrupt vector fetch cycle for the external vector mode. I cycle, $\overline{\text{CS0}}$ to $\overline{\text{CS4}}$ stay high. A24 to A4 output undefined values. The $\overline{\text{WAIT}}$ pin is sa programmable waits are not valid.




Figure 5.4 External Vector Fetch ($I\phi$: $E\phi = 1:1$)




Figure 5.5 External Vector Fetch ($I\phi:E\phi \neq 1:1$)




Figure 5.6 External Vector Fetch ($\mathbf{I}\phi : \mathbf{E}\phi = 1:1 \ (\overline{WAIT} \ \mathbf{Input})$)




Figure 5.7 External Vector Fetch ($I\phi:E\phi \neq 1:1$ (\overline{WAIT} Input))

RENESAS

- Ethernet controller direct memory access controller (E-DMAC) (Including EtherC i
 - 16-bit timer pulse unit (TPU)
 - Serial communication interface with FIFO (SCIF)
 - Serial I/O (SIO)

A different interrupt vector is assigned to each interrupt source, so the exception servic does not have to decide which interrupt has occurred. Priority levels between 0 and 15 assigned to individual on-chip peripheral modules in interrupt priority registers A, B, C (IPRA, IPRB, IPRD, IPRE). On-chip peripheral module interrupt exception handling so interrupt mask level bits (I3 to I0) in the status register (SR) to the priority level value of chip peripheral module interrupt that was accepted.

5.2.7 Interrupt Exception Vectors and Priority Order

priorities.

Each interrupt source is allocated a different vector number and vector table address of

Table 5.4 lists interrupt sources and their vector numbers, vector table address offsets a

table addresses are calculated from vector numbers and vector table address offsets. In exception handling, the exception service routine start address is fetched from the vector entry indicated by the vector table address. See table 4.4, Calculating Exception Vector Addresses, in section 4, Exception Handling, for more information on this calculation.


IRL interrupts IRL15 to IRL1 have interrupt priority levels of 15 to 1, respectively. IRC

and on-chip peripheral module interrupt priorities can be set freely between 0 and 15 for module by setting interrupt priority registers A to E (IPRA to IPRE). The ranking of insources for IPRA to IPRE, however, must be the order listed under Priority within IPR Unit in table 5.4 and cannot be changed. A reset assigns priority level 0 to on-chip peripmodule interrupts. If the same priority level is assigned to two or more interrupt source interrupts from those sources occur simultaneously, their priority order is the default priority order.

Rev. 2.00, 03/05, page 152 of 884

indicated at the right in table 5.4.

RENESAS




15

ושטיוו

IRL15*4

71*1



Rev. 2.00, 03/05, page 154 of 884

0-127*2

15-0 (0)

VCRWDT

VCRA (14-8

VCRB (14-0

VCRC (14-8

VCRC (6-0)

VCRD (14-8

VCRE (14-8

VCRE (6-0)

VCRF (14-8

VCRF (6-0)

VCRG (14-8

VCRH (14-8

VCRH (6-0)

VCRI (14-8)

VCRI (6-0)

VCRJ (14-8

VCRJ (6-0)

VCRK (14-8

VCRK (6-0)

(6-0)

High

Low

High

Low

High

Low

High

Low

High

Low

High

Low

REF*3

CMI

ow V	
	CRQ (6-0
igh V	CRR (14-
V	CRR (6-0
V	CRS (14-
ow V	CRS (6-0
igh V	CRT (14-
V	CRT (6-0
V	CRU (14-
ow V	CRU (6-0
	-
out using ters are 0 to	the auto-v
	0 127.
gister.	.0 127.
	0 127.
gister.	0 127.
gister. oller.	
ię	V V V V V V V V V

15-0 (0) IPRE

15-0 (0)

(15-12)

IPRE

(11-8)

High

Low

High

VCRN (14-

VCRN (6-0

VCRO (14-

VCRO (6-0

VCRP (14-

VCRP (6-0

0-127*2

0-127*2

0-127*2

0-127*2

0-127*2

0-127*2

SCIF2

SIO0

ERI2

RXI2

BRI2


TXI2

RERI0

TERI0

RENESAS

interrupt permission register (EESIPR). As the three status bits in the Ether register (ECSR) can be copied into the ECI bit in EESR as an interrupt sour input to the INTC as the OR of a maximum of 22 interrupt sources.



64*1

65*1

66*1

67*1

IRQ0*4

IRQ1*4

IRQ2*4

IRQ3*4

ENES

15-0 (0)

15-0 (0)

15-0 (0)

15-0 (0)

IPRC (15-12)

IPRC (11–8)

IPRC (7-4)

IPRC

High

Low

High

Low

High

Low

High

Low

VCRDMA0

VCRDMA1


VCRWDT

VCRWDT (6-0)

(14-8)

(6-0)

(6-0)



0-127*2

FRT

ICI

IPRB

(11-8)

15-0 (0)

VCRC (14

High

RDFI1	0-127*2	-			\downarrow	VCRS (14-
TDEI1	0-127*2	-			Low	VCRS (6-
RERI2	0-127*2	-	15–0 (0)	IPRE	High	VCRT (14-
TERI2	0-127*2	-		(3–0)	†	VCRT (6-0
RDFI2	0-127*2	-			\downarrow	VCRU (14
TDEI2	0-127*2	-			Low	VCRU (6-
t	128–255	_	_	_	_	_
			•			•
. Vector	numbers ar	e set in the	on-chip ved	tor numbe	r register.	
. REF is	the refresh	control unit	within the b	ous state co	ontroller.	
. Set to I	RL1 to IRL	15 or IRQ0	to IRQ3 by t	the EXIMD	bit in ICR.	
	TDEI1 RERI2 TERI2 RDFI2 TDEI2 . An externumber . Vector . REF is	TDEI1 0-127*2 RERI2 0-127*2 TERI2 0-127*2 RDFI2 0-127*2 TDEI2 0-127*2 1 128-255 An external vector numbers shown in Vector numbers ar REF is the refresh	TDEI1 0–127*2 RERI2 0–127*2 TERI2 0–127*2 RDFI2 0–127*2 TDEI2 0–127*2 1 128–255 — An external vector number fetonumbers shown in this table. The second of the secon	TDEI1 0-127*2 RERI2 0-127*2 TERI2 0-127*2 RDFI2 0-127*2 TDEI2 0-127*2 1 128-255 — — An external vector number fetch can be p numbers shown in this table. The external vector numbers are set in the on-chip vector. REF is the refresh control unit within the base of the control unit within	TDEI1 0-127*2 RERI2 0-127*2 TERI2 0-127*2 RDFI2 0-127*2 TDEI2 0-127*2 TDEI2 0-127*2 An external vector number fetch can be performed we numbers shown in this table. The external vector number. Vector numbers are set in the on-chip vector number. REF is the refresh control unit within the bus state or	TDEI1 0-127*2 RERI2 0-127*2 TERI2 0-127*2 RDFI2 0-127*2 TDEI2 0-127*2 Low 15-0 (0) IPRE (3-0) (3-0) Low Low

In the SH7615, VCRB is a reserved register and must not be accessed.
 The E-DMAC interrupt (EINT) is the OR of those of the 19 interrupt sources
 EtherC/E-DMAC status register (EESR) that are enabled by the EtherC/E-D
 interrupt permission register (EESIPR). As the three status bits in the EtherC
 register (ECSR) can be copied into the ECI bit in EESR as an interrupt source

input to the INTC as the OR of a maximum of 22 interrupt sources.

15-0 (0)

SIO1

RERI1

TERI1

IPRE

(7-4)

High

VCRR (14-

VCRR (6-0

R/W:	R	R	R	
Bit:	7	6	5	
	WDT IP3	WDT IP2	WDT IP1	
Initial value:	0	0	0	
R/W:	R/W	R/W	R/W	
5 to 12—Rese	rved: The	se bits are	always re	ea

Bit:

Initial value:

15

0

14

0

13

0

Bits 15 t ad as 0. The write value should always

12

0

R

4

WDT IP0

0

R/W

11

DMAC

IP3

0

R/W

3

0

R

10

DMAC

IP2

0

R/W

2

0

R

9

0

R/M

1

0

R

DMA IP1

Bits 11 to 8—Direct Memory Access Controller (DMAC) Interrupt Priority Level 3 to (DMACIP3 to DMACIP0): These bits set the direct memory access controller (DMACIP3) priority level. There are four bits, so levels 0 to 15 can be set. The same level is set for

DMAC channels. When interrupts occur simultaneously, channel 0 has priority.

Bits 7 to 4—Watchdog Timer (WDT) Interrupt Priority Level 3 to 0 (WDTIP3 to WD These bits set the watchdog timer (WDT) interrupt priority level and bus state control interrupt priority level. There are four bits, so levels 0 to 15 can be set. When WDT are interrupts occur simultaneously, the WDT interrupt has priority.

Bits 3 to 0—Reserved: These bits are always read as 0. The write value should always

R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/M·	R	R	R	R	R	R	R

0

0

0

0

Bits 15 to 12—Ethernet Controller Direct Memory Access Controller (E-DMAC) Inter Priority Level 3 to 0 (E-DMACIP3 to E-DMACIP0): These bits set the Ethernet control memory access controller (E-DMAC) interrupt priority level. There are four bits, so levels to the control of th

Bits 11 to 8—16-Bit Free-Running Timer (FRT) Interrupt Priority Level 3 to 0 (FRTIP FRTIP0): These bits set the 16-bit free-running timer (FRT) interrupt priority level. The

Initial value:

can be set.

0

0

bits, so levels 0 to 15 can be set.

Bits 7 to 0—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00, 03/05, page 160 of 884

RENESAS

	IRQ2IP3	IRQ2IP2	IRQ2IP1	IRQ2IP0	IRQ3IP3	IRQ3IP2	IRQ3I
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
its 15 to 0—IRQ0	to IRQ3 I	Priority Le	evel 3 to 0	(IRQnIP3	to IRQnI	P0, $n = 0$	to 3): T

5

R/W

4

R/W

6

R/W:

Bit:

R/W

7

R/W

3

R/W

2

R/W

1

Bits 15 to 0—IRQ0 to IRQ3 Priority Level 3 to 0 (IRQnIP3 to IRQnIP0, n=0 to 3): The IRQ0 to IRQ3 priority levels. There are four bits for each interrupt, so the value cabetween 0 and 15.

Initial val	lue:	0	0	0	0	0	0	0
R	/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ts 15 to 4—1	6-Bit T	imer Pulse	e Unit 0 to	2 (TPU0	to TPU2)	Interrupt	Priority L	evel 3

5

R/W

4

TPU2IP3 TPU2IP2 TPU2IP1 TPU2IP0 SCF1IP3 SCF1IP2 SCF1IF

R/W

3

R/W

2

R/W

1

Bits 15 to 4—16-Bit Timer Pulse Unit 0 to 2 (TPU0 to TPU2) Interrupt Priority Level 3 (TPUnIP3 to TPUnIP0, n=0 to 2): These bits set the 16-bit timer pulse unit 0 to 2 (TP TPU2) interrupt priority levels. There are four bits for each interrupt, so the value can between 0 and 15.

Bits 3 to 0—Serial Communication Interface with FIFO 1 (SCIF1) Interrupt Priority Lee (SCF1IP3 to SCF1IP0): These bits set the serial communication interface with FIFO 1 interrupt priority level. There are four bits, so the value can be set between 0 and 15.

R/W:

Bit:

R/W

7

R/W

6

Bits 15 to 12—Serial Communication Interface with FIFO 2 (SCIF2) Interrupt Priority
0 (SCF2IP3 to SCF2IP0): These bits set the serial communication interface with FIFC interrupt priority level. There are four bits, so the value can be set between 0 and 15.
Bits 11 to 0—Serial I/O 0 to 2 (SIO0 to SIO2) Interrupt Priority Level 3 to 0 (SIOnIP3 SIOnIP0, n = 0 to 2): These bits set the serial I/O 0 to 2 (SIO0 to SIO2) interrupt prior
There are four bits for each interrupt, so the value can be set between 0 and 15.

R/W:

Bit:

R/W:

Interrupt priority level setting

Interrupt priority level setting

Interrupt priority level setting

register C

register D

Initial value:

R/W

7

0

R/W

R/W

6

SIO1IP3 SIO1IP2 SIO1IP1

0

R/W

R/W

5

0

R/W

R/W

4

0

R/W

R/W

3

0

R/W

SIO1IP0 SIO2IP3

R/W

2

0

R/W

SIO2IP2 SIO2I

R/W

1

0

R/W

Table 5.5 shows the relationship between on-chip peripheral module interrupts and in priority level setting registers.

Table 5.5 Interrupt Request Sources and IPRA to IPRE										
Register	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bit						
Interrupt priority level setting register A	Reserved	DMAC0, DMAC1	WDT, REF	Res						
Interrupt priority level setting register B	E-DMAC	FRT	Reserved	Res						

IRQ0

TPU0

SCIF2

register E

RENESAS

IRQ1

TPU1

SIO0

Rev. 2.00, 03/05, pag

IRC

SC

SIC

IRQ2

TPU2

SIO1

Vector number setting register WDT (VCRWDT) is a 16-bit read/write register that set interval interrupt and BSC compare match interrupt vector numbers (0 to 127). VCRW initialized to H'0000 by a reset. It is not initialized in standby mode.

13

WITV5

0

12

WITV4

0

11

WITV3

0

10

WITV2

0

9

WITV

0

14

WITV6

0

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	BCMV6	BCMV5	BCMV4	BCMV3	BCMV2	BCMV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bits 14 to 8—Watchdog Timer (WDT) Interval Interrupt Vector Number 6 to 0 (WITV WITV0): These bits set the vector number for the interval interrupt (ITI) of the watchd (WDT). There are seven bits, so the value can be set between 0 and 127.

Bits 6 to 0—Bus State Controller (BSC) Compare Match Interrupt Vector Number 6 to (BCMV6 to BCMV0): These bits set the vector number for the compare match interrupt the bus state controller (BSC). There are seven bits, so the value can be set between 0 at

Bit:

Initial value:

15

0

Bit:	7	6	5	4	3	2	1
		_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

R/W

R/W

R/W

R/W

Bits 15 and 7 to 0—Reserved: These bits are always read as 0. The write value should 0.

Bits 14 to 8—Ethernet Controller Direct Memory Access Controller (E-DMAC) Inter Number 6 to 0 (EINV6 to EINV0): These bits set the vector number for Ethernet cont

prohibited. VCRB is initialized to H'0000 by a reset. It is not initialized in standby mo

13

0

12

0

11

0

10

0

0

memory access controller (E-DMAC) interrupt (EINT). There are seven bits, so the vaset between 0 and 127.

R/W:

R

R/W

5.3.8 Vector Number Setting Register B (VCRB)

15

0

Bit:

Initial value:

Vector number setting register B (VCRB) is a 16-bit reserved register. Access to this

14

0

R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
		_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

RENESAS

	_	FOCV6	FOCV5	FOCV4	FOCV3	FOCV2	FOCV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

5

R/W

4

R/W

3

R/W

2

R/W

1

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bits 14 to 8—16-Bit Free-Running Timer (FRT) Input-Capture Interrupt Vector Numb

(FICV6 to FICV0): These bits set the vector number for the 16-bit free-running timer (capture interrupt (ICI). There are seven bits, so the value can be set between 0 and 127. Bits 6 to 0—16-Bit Free-Running Timer (FRT) Output-Compare Interrupt Vector Number 10-16-Bit Free-Running Timer (FRT) Output-Compare Interrupt Vector Number Interrupt V

Bits 6 to 0—16-Bit Free-Running Timer (FRT) Output-Compare Interrupt Vector Num (FOCV6 to FOCV0): These bits set the vector number for the 16-bit free-running timer output-compare interrupt (OCI). There are seven bits, so the value can be set between 0

R/W:

Bit:

R

7

R/W

6

i	Bit:	7	6	5	4	3	2	
		_	_	_	_	_	_	-
Initial val	ue:	0	0	0	0	0	0	
R/	W:	R	R	R	R	R	R	

R/W

R/W

R/W:

R

R/W

Bits 15 and 7 to 0—Reserved: These bits are always read as 0. The write value should 0.

Bits 14 to 8—16-Bit Free-Running Timer (FRT) Overflow Interrupt Vector Number 6 (FOVV6 to FOVV0): These bits set the vector number for the 16-bit free-running time overflow interrupt (OVI). There are seven bits, so the value can be set between 0 and

R/W

R/W

Bit:	7	6	5	4	3	2	1
	_	TG0BV6	TG0BV5	TG0BV4	TG0BV3	TG0BV2	TG0BV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

R/W

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

IGUAVU IGUAVU IGUAV4

0

R/W

0

R/W

IGUAVS

0

R/W

IGUAVZ

0

R/W

0

R/W

Bits 14 to 8—16-Bit Timer pulse unit 0 (TPU0) TGR0A Input Capture/Compare Matcl Vector Number 6 to 0 (TG0AV6 to TG0AV0): These bits set the vector number for the timer pulse unit 0 (TPU0) TGR0A input capture/compare match interrupt. There are se the value can be set between 0 and 127.

the value can be set between 0 and 127.

0

R

Initial value:

R/W:

Bits 6 to 0—16-Bit Timer pulse unit 0 (TPU0) TGR0B Input Capture/Compare Match Vector Number 6 to 0 (TG0BV6 to TG0BV0): These bits set the vector number for the timer pulse unit 0 (TPU0) TGR0B input capture/compare match interrupt. There are se

Bit:	7	6	5	4	3	2	1
		TG0DV6	TG0DV5	TG0DV4	TG0DV3	TG0DV2	TG0D
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

R/W

0

R/W

0

R

Initial value:

R/W:

the value can be set between 0 and 127.

1900/01/1900/31/1900/41/1900/31/1900/21/1900

0

R/W

0

R/W

0

R/W

0

R/W

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—16-Bit Timer pulse unit 0 (TPU0) TGR0C Input Capture/Compare Mato Vector Number 6 to 0 (TG0CV6 to TG0CV0): These bits set the vector number for th timer pulse unit 0 (TPU0) TGR0C input capture/compare match interrupt. There are s

Bits 6 to 0—16-Bit Timer pulse unit 0 (TPU0) TGR0D Input Capture/Compare Matcl Vector Number 6 to 0 (TG0DV6 to TG0DV0): These bits set the vector number for the timer pulse unit 0 (TPU0) TGR0D input capture/compare match interrupt. There are s the value can be set between 0 and 127.

Bit:	7	6	5	4	3	2	1
		_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

R/W

R/W

R/W

R/W

R/W

Bits 15 and 7 to 0—Reserved: These bits are always read as 0. The write value should a 0.

Bits 14 to 8—16-Bit Timer pulse unit 0 (TPU0) TCNT0 Overflow Interrupt Vector Nu (TC0VV6 to TV0VV0): These bits set the vector number for the 16-bit timer pulse unit TCNT0 overflow interrupt. There are seven bits, so the value can be set between 0 and

Initial value:

R/W:

R

Bit:	7	6	5	4	3	2
	_	TG1BV6	TG1BV5	TG1BV4	TG1BV3	TG1BV2
Initial value:	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W

R/W

0

R/W

0

R

Initial value:

R/W:

IGIAVO IGIAVS IGIAV4 IGIAVS IGIAVZ

0

R/W

0

R/W

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—16-Bit Timer pulse unit 1 (TPU1) TGR1A Input Capture/Compare Mate Vector Number 6 to 0 (TG1AV6 to TG1AV0): These bits set the vector number for the timer pulse unit 1 (TPU1) TGR1A input capture/compare match interrupt. There are set the value can be set between 0 and 127.

Bits 6 to 0—16-Bit Timer pulse unit 1 (TPU1) TGR1B Input Capture/Compare Match Vector Number 6 to 0 (TG1BV6 to TG1BV0): These bits set the vector number for th timer pulse unit 1 (TPU1) TGR1B input capture/compare match interrupt. There are s the value can be set between 0 and 127.

1017

0

R/W

TG1B

0 R/M

0

R/W

	_	TC1UV6	TC1UV5	TC1UV4	TC1UV3	TC1UV2	TC1UV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

5

R/W

4

R/W

3

R/W

2

R/W

1

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bits 14 to 8—16-Bit Timer pulse unit 1 (TPU1) TCNT1 Overflow Interrupt Vector Nu (TC1VV6 to TC1VV0): These bits set the vector number for the 16-bit timer pulse unit

TCNT1 overflow interrupt. There are seven bits, so the value can be set between 0 and Bits 6 to 0—16-Bit Timer pulse unit 1 (TPU1) TCNT1 Underflow Interrupt Vector Nu (TC1UV6 to TC1UV0): These bits set the vector number for the 16-bit timer pulse unit

TCNT1 underflow interrupt. There are seven bits, so the value can be set between 0 and

Rev. 2.00, 03/05, page 172 of 884

Initial value:

R/W:

Bit:

U

R

7

U

R/W

6

RENESAS

Bit:	7	6	5	4	3	
	_	TG2BV6	TG2BV5	TG2BV4	TG2BV3	Ī
Initial value:	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	
15 and 7—Rese	erved: The	ese bits are	e always re	ead as 0. 7	The write v	V
144- 0 16 D:	. Tr:	-1	(TDI IA) T	CDA L		

R/W

0

R/W

0

R

Initial value:

R/W:

Bits The write value should alw

1G2AV0|1G2AV5|1G2AV4|1G2AV5|1G2AV2|

0

R/W

0

R/W

2

TG2BV2

0

R/W

0

R/W

1

0

R/W

TG2B

0

R/W

Bits 14 to 8—16-Bit Timer pulse unit 2 (TPU2) TGR2A Input Capture/Compare Mate Vector Number 6 to 0 (TG2AV6 to TG2AV0): These bits set the vector number for the timer pulse unit 2 (TPU2) TGR2A input capture/compare match interrupt. There are s

the value can be set between 0 and 127.

Bits 6 to 0—16-Bit Timer pulse unit 2 (TPU2) TGR2B Input Capture/Compare Match Vector Number 6 to 0 (TG2BV6 to TG2BV0): These bits set the vector number for th timer pulse unit 2 (TPU2) TGR2B input capture/compare match interrupt. There are s the value can be set between 0 and 127.

	_	TC2UV6	TC2UV5	TC2UV4	TC2UV3	TC2UV2	TC2UV
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

5

R/W

4

R/W

3

R/W

2

R/W

1

R/W

6

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

TCNT2 overflow interrupt. There are seven bits, so the value can be set between 0 and

TCNT2 underflow interrupt. There are seven bits, so the value can be set between 0 and

Bits 14 to 8—16-Bit Timer pulse unit 2 (TPU2) TCNT2 Overflow Interrupt Vector Nu (TC2VV6 to TC2VV0): These bits set the vector number for the 16-bit timer pulse unit

Bits 6 to 0—16-Bit Timer pulse unit 2 (TPU2) TCNT2 Underflow Interrupt Vector Nu (TC2UV6 to TC2UV0): These bits set the vector number for the 16-bit timer pulse unit

Initial value:

R/W:

Bit:

U

R

7

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	SRX1V6	SRX1V5	SRX1V4	SRX1V3	SRX1V2	SRX1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

0

0

Initial value:

value can be set between 0 and 127.

3EK 1 VO | 3EK 1 V3 | 3EK 1 V4 | 3EK 1 V3 | 3EK 1 V2 | 3EK 1

0

0

0

0

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—Serial Communication Interface with FIFO 1 (SCIF1) Receive-Error Int Vector Number 6 to 0 (SER1V6 to SER1V0): These bits set the vector number for the communication interface with FIFO 1 (SCIF1) receive-error interrupt. There are sever

Bits 6 to 0—Serial Communication Interface with FIFO 1 (SCIF1) Receive-Data-Full Interrupt Vector Number 6 to 0 (SRX1V6 to SRX1V0): These bits set the vector num serial communication interface with FIFO 1 (SCIF1) receive-data-full/data-ready interface are seven bits, so the value can be set between 0 and 127.

Bit:	7	6	5	4	3	2	
	_	STX1V6	STX1V5	STX1V4	STX1V3	STX1V2	,
Initial value:	0	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	R/W	

R/W

0

R

Initial value:

R/W:

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should always

Bits 14 to 8—Serial Communication Interface with FIFO 1 (SCIF1) Break Interrupt Ve

0

R/W

3DK 1 V0 | 3DK 1 V3 | 3DK 1 V4 | 3DK 1 V3 | 3DK 1 V2 | 3DK 1 V

0

R/W

0

R/W

0

R/W

STX1V

0

R/W

0

R/W

Number 6 to 0 (SBR1V6 to SBR1V0): These bits set the vector number for the serial communication interface with FIFO 1 (SCIF1) break interrupt. There are seven bits, so can be set between 0 and 127.

Bits 6 to 0—Serial Communication Interface with FIFO 1 (SCIF1) Transmit-Data-Emr

Bits 6 to 0—Serial Communication Interface with FIFO 1 (SCIF1) Transmit-Data-Emp Vector Number 6 to 0 (STE1V6 to STE1V0): These bits set the vector number for the scommunication interface with FIFO 1 (SCIF1) transmit-data-empty interrupt. There are so the value can be set between 0 and 127.

R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	_	SRX2V6	SRX2V5	SRX2V4	SRX2V3	SRX2V2	SRX2
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W

0

0

3ER2V0 | 3ER2V3 | 3ER2V4 | 3ER2V3 | 3ER2V2 | 3ER2

0

0

0

0

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—Serial Communication Interface with FIFO 2 (SCIF2) Receive-Error Int Vector Number 6 to 0 (SER2V6 to SER2V0): These bits set the vector number for the communication interface with FIFO 2 (SCIF2) receive-error interrupt. There are sever

Bits 6 to 0—Serial Communication Interface with FIFO 2 (SCIF2) Receive-Data-Full Interrupt Vector Number 6 to 0 (SRX2V6 to SRX2V0): These bits set the vector num serial communication interface with FIFO 2 (SCIF2) receive-data-full/data-ready interface

are seven bits, so the value can be set between 0 and 127.

0

Initial value:

value can be set between 0 and 127.

Bit:	7	6	5	4	3	2	
	_	STX2V6	STX2V5	STX2V4	STX2V3	STX2V2	
Initial value:	0	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	R/W	

0

R/W

0

R

Initial value:

R/W:

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bits 14 to 8—Serial Communication Interface with FIFO 2 (SCIF2) Break Interrupt Ve

0

R/W

3DN2 V0 | 3DN2 V3 | 3DN2 V4 | 3DN2 V3 | 3DN2 V2 | 3DN2 V

0

R/W

0

R/W

0

R/W

STX2V

0

R/W

0

R/W

Number 6 to 0 (SBR2V6 to SBR2V0): These bits set the vector number for the serial communication interface with FIFO 2 (SCIF2) break interrupt. There are seven bits, so can be set between 0 and 127.

Bits 6 to 0—Serial Communication Interface with FIFO 2 (SCIF2) Transmit-Data-Emr

Bits 6 to 0—Serial Communication Interface with FIFO 2 (SCIF2) Transmit-Data-Emp Vector Number 6 to 0 (STE2V6 to STE2V0): These bits set the vector number for the scommunication interface with FIFO 2 (SCIF2) transmit-data-empty interrupt. There are so the value can be set between 0 and 127.

Initial value:	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3
	_	TER0V6	TER0V5	TER0V4	TER0V3
Initial value:	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W

NENUVO NENUVO NENUVO NENUVO NENUVO NENUVO

0

R/W

2 TER0V2

0

R/W

0

R/W

TER0

0 R/M

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

underrun error interrupt. There are seven bits, so the value can be set between 0 and 1

Bits 14 to 8—Serial I/O 0 (SIO0) Receive Overrun Error Interrupt Vector Number 6 t (RER0V6 to RER0V0): These bits set the vector number for the serial I/O 0 (SIO0) re

overrun error interrupt. There are seven bits, so the value can be set between 0 and 12 Bits 6 to 0—Serial I/O 0 (SIO0) Transmit Underrun Error Interrupt Vector Number 6 (TER0V6 to TER0V0): These bits set the vector number for the serial I/O 0 (SIO0) transmit Underrun Error Interrupt Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): These bits set the vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6): The vector number for the serial I/O 0 (SIO0) transmit Vector Number 6 (TER0V6) transmit

	1	TDE0V6	TDE0V5	TDE0V4	TDE0V3	TDE0V2
Initial value:	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W

R/W

5

R/W

4

R/W

3

R/W

2

R/W

1

0

R/W

TDE0V

R/W

6

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bits 14 to 8—Serial I/O 0 (SIO0) Receive-Data-Full Interrupt Vector Number 6 to 0 (R RDF0V0): These bits set the vector number for the serial I/O 0 (SIO0) receive-data-ful There are seven bits, so the value can be set between 0 and 127.

Bits 6 to 0—Serial I/O 0 (SIO0) Transmit-Data-Empty Interrupt Vector Number 6 to 0 to TDE0V0): These bits set the vector number for the serial I/O 0 (SIO0) transmit-data interrupt. There are seven bits, so the value can be set between 0 and 127.

Initial value:

R/W:

Bit:

υ

R

7

Initial value:	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	
Bit:	7	6	5	4	3	
	_	TER1V6	TER1V5	TER1V4	TER1V3	
Initial value:	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	

NENTVO NENTVO NENTVA NENTVO NENTVO NENT

0

R/W

2 TER1V2

0

R/W

0

R/W

TER1

0 R/W

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—Serial I/O 1 (SIO1) Receive Overrun Error Interrupt Vector Number 6 t (RER1V6 to RER1V0): These bits set the vector number for the serial I/O 1 (SIO1) re overrun error interrupt. There are seven bits, so the value can be set between 0 and 12

Bits 6 to 0—Serial I/O 1 (SIO1) Transmit Underrun Error Interrupt Vector Number 6

(TER1V6 to TER1V0): These bits set the vector number for the serial I/O 1 (SIO1) transfer of transfer underrun error interrupt. There are seven bits, so the value can be set between 0 and 1

	_	TDE1V6	TDE1V5	TDE1V4	TDE1V3	TDE1V2	
Initial value:	0	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	R/W	

R/W

5

R/W

4

R/W

3

R/W

2

R/W

1

0

R/W

TDE1V

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alwa

Bits 14 to 8—Serial I/O 1 (SIO1) Receive-Data-Full Interrupt Vector Number 6 to 0 (R RDF1V0): These bits set the vector number for the serial I/O 1 (SIO1) receive-data-ful There are seven bits, so the value can be set between 0 and 127.

R/W

6

Bits 6 to 0—Serial I/O 1 (SIO1) Transmit-Data-Empty Interrupt Vector Number 6 to 0 to TDE1V0): These bits set the vector number for the serial I/O 1 (SIO1) transmit-data interrupt. There are seven bits, so the value can be set between 0 and 127.

Initial value:

R/W:

Bit:

υ

R

7

Initial value:	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	
Bit:	7	6	5	4	3	
	_	TER2V6	TER2V5	TER2V4	TER2V3	ĺ
Initial value:	0	0	0	0	0	
R/W:	R	R/W	R/W	R/W	R/W	

Bits 15 and 7—Reserved: These bits are always read as 0. The write value should alw

Bits 14 to 8—Serial I/O 2 (SIO2) Receive Overrun Error Interrupt Vector Number 6 t

(RER2V6 to RER2V0): These bits set the vector number for the serial I/O 2 (SIO2) receive overrun error interrupt. There are seven bits, so the value can be set between 0 and 12

Bits 6 to 0—Serial I/O 2 (SIO2) Transmit Underrun Error Interrupt Vector Number 6 (TER2V6 to TER2V0): These bits set the vector number for the serial I/O 2 (SIO2) transmit underrun error interrupt. There are seven bits, so the value can be set between 0 and 1

0

R/W

2

TER2V2

0

R/W

0

R/W

TER2

0

R/W

	_	TDE2V6	TDE2V5	TDE2V4	TDE2V3	TDE2V2
Initial value:	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W

R/W

5

R/W

4

R/W

3

R/W

2

R/W

1 TDE2V

0

R/W

R/W

6

There are seven bits, so the value can be set between 0 and 127.

Bits 15 and 7—Reserved. These bits are always read as 0. The write value should always

Bits 14 to 8—Serial I/O 2 (SIO2) Receive-Data-Full Interrupt Vector Number 6 to 0 (R RDF2V0): These bits set the vector number for the serial I/O 2 (SIO2) receive-data-ful

Bits 6 to 0—Serial I/O 2 (SIO2) Transmit-Data-Empty Interrupt Vector Number 6 to 0 to TDE2V0): These bits set the vector number for the serial I/O 2 (SIO2) transmit-data interrupt. There are seven bits, so the value can be set between 0 and 127.

Tables 5.6 and 5.7 show the relationship between on-chip peripheral module interrupts interrupt vector number setting registers.

Initial value:

R/W:

Bit:

υ

R

7

		· '
Vector number setting register F	Input capture/compare match interrupt (TPU0/TGR0C)	Input capture/cominterrupt (TPU0/Te
Vector number setting register G	Overflow interrupt (TPU0/TCNT0)	Reserved
Vector number setting register H	Input capture/compare match interrupt (TPU1/TGR1A)	Input capture/cominterrupt (TPU1/Te
Vector number setting register I	Overflow interrupt (TPU1/TCNT1)	Underflow interrup (TPU1/TCNT1)
Vector number setting register J	Input capture/compare match interrupt (TPU2/TGR2A)	Input capture/cominterrupt (TPU2/Te
Vector number setting register K	Overflow interrupt (TPU2/TCNT2)	Underflow interrup (TPU2/TCNT2)
Vector number setting register L	Receive-error interrupt (SCIF1)	Receive-data-full/interrupt (SCIF1)
Vector number setting register M	Break interrupt (SCIF1)	Transmit-data-em (SCIF1)
Vector number setting register N	Receive-error interrupt (SCIF2)	Receive-data-full/interrupt (SCIF2)
Vector number setting register O	Break interrupt (SCIF2)	Transmit-data-em (SCIF2)
Vector number setting register P	Receive overrun error interrupt (SIO0)	Transmit underrur interrupt (SIO0)
Vector number setting register Q	Receive-data-full interrupt (SIO0)	Transmit-data-em (SIO0)
		ev. 2.00, 03/05, pa
	RENESAS	

Overflow interrupt (FRT)

interrupt (TPU0/TGR0A)

Input capture/compare match

Vector number setting register D

Vector number setting register E

(FRT)

Reserved

Input capture/com

interrupt (TPU0/T0

(SIO2) (SIO2)

As table 5.6 shows, two on-chip peripheral module interrupts are assigned to each regist vector numbers by setting the corresponding 7-bit groups (bits 14 to 8 and bits 6 to 0) vector in the range of H'00 (0000000) to H'7F (1111111). H'00 is vector number 0 (the lowest vector number 127 (the highest). The vector table address is calculated by the following

Vector table address = $VBR + (vector number \times 4)$

A reset initializes a vector number setting register to H'0000. They are not initialized in mode.

 Table 5.7
 Interrupt Request Sources and Vector Number Setting Registers (2)

Register	Setting Function
Vector number setting register DMA0 (VCRDMA0)	Channel 0 transfer end interrupt for
Vector number setting register DMA1 (VCRDMA1)	Channel 1 transfer end interrupt for

D

As shown in table 5.7 the vector numbers for direct memory access controller transfer-interrupts are set in VCRDMA0 and VCRDMA1. See sections 11, Direct Memory Acc Controller (DMAC), for more details.

Bit:	7	6	5	4	3	2	1	
	_	_	_	_	_	_	EXIM	
Initial value:	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R/M	
Note: * When NMI input is high: 1; when NMI input is low: 0								
Bit 15—NMI Input Level (NMIL): Sets the level of the signal input at the NMI pin. T								

14

0

R

ıs

0

R

12

0

R

11

0

R

ΙU

0

R

9

0

R

10

NMIL 0/1*

R

Initial value:

Bit 15: NMIL

0

1

R/W:

be read to determine the NMI pin level. This bit cannot be modified.

Description

NMI input level is low

NMI input level is high

Bits 14 to 9—Reserved: These bits are always read as 0. The write value should alway
Bit 8—NMI Edge Select (NMIE): Selects whether the falling or rising edge of the inte

request signal to the NMI pin is detected.

BIT 8: NIVIE	Description
0	Interrupt request is detected on falling edge of NMI input
1	Interrupt request is detected on rising edge of NMI input

Bits 7 to 2—Reserved: These bits are always read as 0. The write value should always



vector mode for IRL/IRQ interrupt vector number setting. In auto-vector mode, an interdetermined vector number is set. The IRL15 and IRL14 interrupt vector numbers are set the IRL1 vector number is set to 64. In external vector mode, a value between 0 and 12 input as the vector number from the external vector number input pins (D7 to D0).

Bit 0: VECMD	Description
0	Auto vector mode, vector number automatically set internall (Ir
1	External vector mode, vector number set by external input

IRQ interrupt status. IRQCSR is initialized by a reset. It is not initialized in standby mo

13

12

R

11

R/(W)*

10

R/(W)*

9

R/(W)

5.3.29 IRQ Control/Status Register (IRQCSR)

The IRQ control/status register (IRQCSR) is a 16-bit register that sets the $\overline{IRL0}$ to $\overline{IRL0}$ signal detection mode, indicates the input signal levels at pins $\overline{IRL0}$ to $\overline{IRL3}$, and also i

14

Dit.	10	17	10	12		10	3
	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	IRL3PS	IRL2PS	IRL1PS	IRL0PS	IRQ3F	IRQ2F	IRQ1F
Initial value:	0/1	0/1	0/1	0/1	0	0	0

R

Note: * Only 0 can be written, to clear the flag (in case of edge detection).

R

Rev. 2.00, 03/05, page 188 of 884

R/W:

R

Bit:

RENESAS

nte.	n	_	Λ	tΩ	2

Bits 7 to 4—IRL Pin Status Bits (IRL3PS to IRL0PS): These bits indicate the IRL3 to status. The IRL3 to IRL0 pin levels can be ascertained by reading these bits. These bits modified.

Bits 7 to 4: IRLnPS	Description
0	Low level is being input to pin IRLn
1	High level is being input to pin IRLn
Note: $n = 0 \text{ to } 3$	

Bits 3 to 0—IRQ3 to IRQ0 Flags (IRQ3F to IRQ0F): These bits indicate the IRQ3 to interrupt request status.

		 When an IRQn interrupt is accepted
1	Level detection	There is an IRQn interrupt request
		[Setting condition]
		When IRLn input is low
	Edge detection	An IRQn interrupt request has been detected

[Setting condition]

When an IRLn input edge is detected

Note: n = 0 to 3

Rev. 2.00, 03/05, page 190 of 884


IPRE). Lower-priority interrupts are held pending. If two or more of these interrupts same priority level or if multiple interrupts occur within a single module, the interhighest default priority or the highest priority within its IPR setting unit (as indicated) 5.4) is selected.

according to the priority levels set in interrupt priority level setting registers A to i

3. The interrupt controller compares the priority level of the selected interrupt reques interrupt mask bits (I3 to I0) in the CPU's status register (SR). If the request priori equal to or less than the level set in I3 to I0, the request is held pending. If the requ level is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt con sends an interrupt request signal to the CPU.

4. The CPU detects the interrupt request sent from the interrupt controller when it de next instruction to be executed. Instead of executing the decoded instruction, the C

- interrupt exception handling. 5. Status register (SR) and program counter (PC) are saved onto the stack.
- 6. The priority level of the accepted interrupt is copied to the interrupt mask level bit the status register (SR).
- 7. When external vector mode is specified for the IRL/IRQ interrupt, the vector num
 - from the external vector number input pins (D7 to D0).
- 8. The CPU reads the start address of the exception service routine from the exception table entry for the accepted interrupt, jumps to that address, and starts executing the there. This jump is not a delayed branch.



specified for the IRL/IRQ interrupt vector number.

Figure 5.8 Interrupt Sequence Flowchart

Rev. 2.00, 03/05, page 192 of 884

RENESAS



Figure 5.9 Stack State after Interrupt Exception Handling

PC: Start address of return destination instruction (instruction after executing instruction

5.5 Interrupt Response Time

Table 5.8 shows the interrupt response time, which is the time from the occurrence of request until interrupt exception handling starts and fetching of the first instruction of service routine begins.

						instructi howeve may be during r instructi execution
Time from interrupt exception handling (SR and PC saves and vector address fetch) until fetch of first instruction of exception service routine starts		5.0 × lcyc + m1 + m2 + m3	5.0 × lcyc + m1 + m2 + m3	5.0 × lcyc + m1 + m2 + m3	5.0 × lcyc + m1 + m2 + m3	
Response time	Total:	X + 7.0 × lcyc + m1 + m2 + m3	•	+ 1.0 × Pcyc	•	

+ m1 + m2 + m3

Maximum: 11 + 2 (m1 19.5 + 2 (m1 13.5 + 2 (m1 13.0 + 2 (m1

9.5

+ m3

9

interrup error ex handling lcyc + n m3 + m interrup

Ιφ:Εφ:Ρ

Ιφ:Εφ:Ρ

+ m	2 + m3) + m2 + m3	+ m2 + m3)	+ m2 + m3)
+ m	4 + m4	+ m4	+ m4
m1 to m4 are the num m1: SR save (longwor		d for the followir	

+ m3

11

m2: PC save (longword write)
m3: Vector address read (longword read)
m4: Fetch of first instruction of interrupt service routine
lcyc: lo cycle time

Ecyc: Εφ cycle time Pcyc: Ρφ cycle time

Minimum: 10

Peripheral modules B: WDT_FRT_TPLLS

Peripheral modules B: WDT, FRT, TPU, SCIF, SIO, E-DMAC

Rev. 2.00, 03/05, page 194 of 884

executed by CPU

RENESAS

vector fetch cycle is detected.




Figure 5.10 IRL3 to IRL0 Pin Sampling

RENESAS

instruction will be executed before completion of the write operation because of buffer. To ensure that the write operation is completed before the next instruction executed, synchronization is achieved when a read is performed from the same following the write.

if interrupt source clearing is performed by writing to an 10 address (external),

a. When returning from interrupt handling by means of RTE instruction

When the RTE instruction is used to return from interrupt handling, as show

5.11, consider the cycles to be inserted between the read instruction for sync and the RTE instruction, according to the set clock ratio (Ιφ:Εφ:Ρφ) and exte cycle.

IRL3—IRL0 should be negated at least 0.5 Icyc + 1.0 Ecyc + 1.5 Pcyc before interrupt acceptance becomes possible.

For example, if clock ratio I\phi:E\phi:P\phi is 4:2:2, at least 5.5 Icyc should be inse

b. When changing level during interrupt handling

When the SR value is changed by means of an LDC instruction and multiple implementation of other interrupts is enabled, also, consider the cycles to be

between the synchronization instruction and the LDC instruction as shown in 5.12, according to the set clock ratio ($I\phi:E\phi:P\phi$) and external bus cycle.

IRL3 to IRL0 should be negated at least 0.5 Icyc + 1.0 Ecyc + 1.5 Pcyc before

interrupt acceptance becomes possible. For example, if clock ratio Iφ:Εφ:Ρφ is 4:2:2, at least 5.5 Icyc should be inse

Rev. 2.00, 03/05, page 196 of 884






Figure 5.11 Pipeline Operation when Returning by Means of RTE Instru




Figure 5.12 Pipeline Operation when Interrupts are Enabled by Means of SR Means of SR Means an interrupt source is cleared by the program, pipeline operation must be

When an interrupt source is cleared by the program, pipeling to ensure that the same interrupt is not implemented again.

RENESAS

5.13, consider the cycles to be inserted between the read instruction for sync and the RTE instruction, according to the set clock ratio ($I\phi:E\phi:P\phi$).

The on-chip peripheral interrupt signal should be negated at least 0.5 Icyc +

before next interrupt acceptance becomes possible. For example, if clock ratio I\u03c9:E\u03c9:P\u03c9 is 4:2:2, at least 2.5 Icyc should be inse

b. When changing level during interrupt handling

When the SR value is changed by means of an LDC instruction and multiple implementation of other interrupts is enabled, consider the cycles to be inser between the synchronization instruction and the LDC instruction as shown in 5.14, according to the set clock ratio (Ιφ:Εφ:Ρφ).

The on-chip peripheral interrupt signal should be negated at least 0.5 Icvc + before next interrupt acceptance becomes possible.

For example, if clock ratio Iφ:Εφ:Ρφ is 4:2:2, at least 2.5 Icyc should be inse




Figure 5.13 Pipeline Operation when Returning by Means of RTE Instruc

RENESAS



Figure 5.14 Pipeline Operation when Interrupts are Enabled by Means of SR ${
m M}$

In the above figure, the stage in which the instruction fetch occurs cannot be specause of the mix of DSP instructions in this chip, so instruction fetch F is on cases during pipeline operation.

RENESAS

This function makes it easy to design a sophisticated self-monitoring debugger, enabli to be debugged with the chip alone, without using an in-circuit emulator.

6.1.1 **Features**

The UBC has the following features:

- The following can be set as break conditions:
 - Number of break channels: Four (channels A, B, C, and D)

User break interrupts can be generated on independent or sequential conditions channels A, B, C, and D.

- Sequential break settings
 - Channel A \rightarrow channel B \rightarrow channel C \rightarrow channel D
 - Channel B \rightarrow channel C \rightarrow channel D
 - Channel $C \rightarrow$ channel D
- 1. Address: 32-bit masking capability, individual address setting possible (cache internal bus (DMAC, E-DMAC), X/Y bus)
- 2. Data (channels C and D only,): 32-bit masking capability, individual address s possible (cache bus (CPU), internal bus (DMAC, E-DMAC), X/Y bus)
- 3. Bus master: CPU cycle/on-chip DMAC (DMAC, E-DMAC) cycle
- 4. Bus cycle: Instruction fetch/data access
- 5. Read/write
- 6. Operand cycle: Byte/word/longword
- User break interrupt generation on occurrence of break condition

Settable number of executions: maximum $2^{12} - 1$ (4095)

A user-written user break interrupt exception routine can be executed.

- Processing can be stopped before or after instruction execution in an instruction fe
- Break with specification of number of executions (channels C and D only)
- PC trace function

The branch source/branch destination can be traced when a branch instruction is fe (maximum 8 addresses (4 pairs)).






Figure 6.1 Block Diagram of User Break Controller

Rev. 2.00, 03/05, page 202 of 884



BBRB	R/W	H'0000	H'FFFFFF28	16
BARCH	R/W	H'0000	H'FFFFFF40	16
BARCL	R/W	H'0000	H'FFFFFF42	16
BAMRCH	R/W	H'0000	H'FFFFFF44	16
BAMRCL	R/W	H'0000	H'FFFFFF46	16
BDRCH	R/W	H'0000	H'FFFFF50	16
BDRCL	R/W	H'0000	H'FFFFF52	16
BDMRCH	R/W	H'0000	H'FFFFFF54	16
BDMRCL	R/W	H'0000	H'FFFFF56	16
BBRC	R/W	H'0000	H'FFFFFF48	16
BETRC	R/W	H'0000	H'FFFFF58	16
BARDH	R/W	H'0000	H'FFFFF60	16
BARDL	R/W	H'0000	H'FFFFFF62	16
BAMRDH	R/W	H'0000	H'FFFFFF64	16
BAMRDL	R/W	H'0000	H'FFFFF66	16
BDRDH	R/W	H'0000	H'FFFFFF70	16
BDRDL	R/W	H'0000	H'FFFFFF72	16
BDMRDH	R/W	H'0000	H'FFFFFF74	16
	BARCH BARCL BAMRCL BDRCH BDRCL BDMRCH BDMRCL BBRC BETRC BARDH BARDL BAMRDL BDMRDL BDRDH BDRDL	BARCH R/W BARCL R/W BAMRCH R/W BAMRCL R/W BDRCH R/W BDMRCH R/W BDMRCH R/W BBRC R/W BETRC R/W BARDH R/W BAMRDH R/W BAMRDH R/W BAMRDH R/W BDRDH R/W BDRDH R/W	BARCH R/W H'0000 BARCL R/W H'0000 BAMRCH R/W H'0000 BAMRCL R/W H'0000 BDRCH R/W H'0000 BDRCL R/W H'0000 BDMRCH R/W H'0000 BBRC R/W H'0000 BETRC R/W H'0000 BARDH R/W H'0000 BAMRDL R/W H'0000 BAMRDL R/W H'0000 BDRDH R/W H'0000 BDRDH R/W H'0000	BARCH R/W H'0000 H'FFFFFF40 BARCL R/W H'0000 H'FFFFFF42 BAMRCH R/W H'0000 H'FFFFFF44 BAMRCL R/W H'0000 H'FFFFF46 BDRCH R/W H'0000 H'FFFFF50 BDRCL R/W H'0000 H'FFFFF52 BDMRCH R/W H'0000 H'FFFFF54 BDMRCL R/W H'0000 H'FFFFF56 BBRC R/W H'0000 H'FFFFFF68 BARDH R/W H'0000 H'FFFFFF60 BARDL R/W H'0000 H'FFFFFF64 BAMRDH R/W H'0000 H'FFFFFF66 BDRDH R/W H'0000 H'FFFFFF70 BDRDL R/W H'0000 H'FFFFFF72

BDMRDL

BAMRAL

BBRA

BARBH

BARBL

BAMRBH

BAMRBL

H'0000

H'0000

H'0000

H'0000

H'0000

H'0000

R/W

R/W

R/W

R/W

R/W

R/W

16

16

16

16

16

16

H'FFFFFF06

H'FFFFF08

H'FFFFFF20

H'FFFFF22

H'FFFFFF24

H'FFFFFF26

H'FFFFFF6

Rev. 2.00, 03/05, pag

16

Break address mask register AL

Break address mask register BH

Break address mask register BL

Break data mask register DL

Break bus cycle register A

Break address register BH

Break address register BL

R/W

H'0000

Branch destination register H	BRDRH	R	Undefined H'FFFFFF18	16
Branch destination register L	BRDRL	R	Undefined H'FFFFFF1A	16
Notes: 1. Initialized by a power after a manual reset.		alue is i	retained in standby mode, an	d is un

BRSRL R

2. Pute access connet be used

Branch source register L

- 2. Byte access cannot be used.
- 3. Bits SVF and DVF in BRFR are initialized by a power-on reset; the other bits are not initialized.

Undefined H'FFFFF16

Bit:	15	14	13	12	11	10	9
	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

R/W:

Bit:

R/W:

Initial value:

R/W

7

BAA23

0

R/W

R/W

6

BAA22

0

R/W

R/W

5

BAA21

0

R/W

R/W

4

BAA20

0

R/W

R/W

3

BAA19

0

R/W

R/W

2

BAA18

0

R/W

R/W

BAA1

0

R/W

manual reset, their values are undefined. BARAH Bits 15 to 0—Break Address A31 to A16 (BAA31 to BAA16): These bits st

register AH (BARAH) and break address register AL (BARAL). BARAH specifies the (bits 31 to 16) of the address used as a channel A break condition, and BARAL specif half (bits 15 to 0). BARAH and BARAL are initialized to H'0000 by a power-on reset

half (bits 31 to 16) of the address used as a channel A break condition.

BARAL Bits 15 to 0—Break Address A15 to A0 (BAA15 to BAA0): These bits store half (bits 15 to 0) of the address used as a channel A break condition.

Rev. 2.00, 03/05, pag

RENESAS

Initial value:	0	0	0	0	0	0	0		
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Break address mas	k register	A (BAMF	RA) consis	sts of two	16-bit reac	dable/writa	able regis		
address mask register AH (BAMRAH) and break address mask register AL (BAMRAL									
BAMRAH specifies which bits of the break address set in BARAH are to be masked, a									
BAMRAL specifies which bits of the break address set in BARAL are to be masked. B									
and BAMRAL are initialized to H'0000 by a power-on reset; after a manual reset, their									
undefined.									

6

0

R/W

14

0

R/W

6

BAMA6

5

0

R/W

13

0

R/W

5

BAMRAH Bits 15 to 0—Break Address Mask A31 to A16 (BAMA31 to BAMA16): T specify whether or not corresponding channel A break address bits 31 to 16 (BAA31 to

BAMRAL Bits 15 to 0—Break Address Mask A15 to A0 (BAMA15 to BAMA0): The

BAMA15 BAMA14 BAMA13 BAMA12 BAMA11 BAMA10

BAMA5 BAMA4

4

0

R/W

12

0

R/W

4

BAMA23 BAMA22 BAMA21 BAMA20 BAMA19 BAMA18 BAMA1

3

0

R/W

11

0

R/W

3

BAMA3

2

0

R/W

10

0

R/W

2

BAMA2

1

0

R/W

9

BAMA9

0

R/W

1

BAMA1

specify whether or not corresponding channel A break address bits 15 to 0 (BAA15 to 1 in BARAL are to be masked.

Rev. 2.00, 03/05, page 206 of 884

set in BARAH are to be masked.

Bit:

R/W:

Bit:

R/W:

Bit:

0

R/W

15

0

R/W

7

BAMA7

Initial value:

Initial value:

BAMRAL

RENESAS

Bit:	7	6	5	4	3	2	1
	CPA1	CPA0	IDA1	IDA0	RWA1	RWA0	SZA1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break bus cycle re	gister A (I	BBRA) is	a 16-bit re	adable/wr	itable regi	ster that se	ets four
break conditions: (1) CPU cy	cle/on-ch	ip DMAC	(DMAC,	E-DMAC) cycle, (2) instru
fetch/data access, ((3) read/w	rite, and (4	4) operand	l size. BBI	RA is initia	alized to H	1/0000 1
on reset; after a ma	ınual reset	, its value	is undefin	ied.			

on r

Bit:

R/W:

Initial value:

15

0

R

14

0

R

13

0

R

12

0

R

11

0

R

10

0

R

9

0

R

Bits 15 to 8—Reserved: These bits are always read as 0. The write value should always Bits 7 and 6—CPU/DMAC, E-DMAC Cycle Select A (CPA1, CPA0): These bits spe a CPU cycle, or a DMAC or E-DMAC cycle, is to be selected as the bus cycle used as

break condition. Е

Bit 7: CPA1	Bit 6: CPA0
0	0
	1

CPA1	CPA0	Description
0	0	Channel A user break interrupt is not generated
	1	CPU cycle is selected as user break condition
4	0	DMAC or F DMAC ovala is calcuted as year bree

1	0	DMAC or E-DMAC cycle is selected as user break condition
	1	CPU, DMAC, or E-DMAC cycle is selected as user break condit

Rev. 2.00, 03/05, pag RENESAS

		1	Instruction fetch cycle or data access cycle is selected as break
--	--	---	---

Bits 3 and 2—Read/Write Select A (RWA1, RWA0): These bits specify whether a read write cycle is to be selected as the bus cycle used as a channel A break condition.

Bit 3: RWA1	Bit 2: RWA0	Description	
0	0	Channel A user break interrupt is not generated	(Ir
	1	Read cycle is selected as break condition	
1	0	Write cycle is selected as break condition	
	1	Read cycle or write cycle is selected as break condition	
	•		

Bits 1 and 0—Operand Size Select A (SZA1, SZA0): These bits select the operand size cycle used as a channel A break condition.

Bit 1: SZA1	Bit 0: SZA0	Description	
0	0	Operand size is not included in break conditions	(lı
	1	Byte access is selected as break condition	
1	0	Word access is selected as break condition	
	1	Longword access is selected as break condition	

instructions are regarded as being accessed using word size (instruction fetches performed as longword).

In the case of an instruction, the operand size is word; in the case of a CPU/DM/

Notes: When a break is to be executed on an instruction fetch, clear the SZA0 bit to 0. A

In the case of an instruction, the operand size is word; in the case of a CPU/DM. DMAC data access, it is determined by the specified operand size. Note that the size is not determined by the bus width of the space accessed.

ı							
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAB7	BAB6	BAB5	BAB4	BAB3	BAB2	BAB ²
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break address regis	ster B (BA	ARB) cons	sists of two	o 16-bit rea	adable/wr	itable regi	sters: b
register BH (BARI	BH) and b	reak addre	ess registe	r BL (BAF	RBL). BA	RBH spec	ifies the
(bits 31 to 16) of th	ne address	used as a	channel B	break co	ndition, an	nd BARBL	specif
half (bits 15 to 0).	BARBH a	nd BARB	L are initi	alized to I	H'0000 by	a power-o	n reset

manual reset, their values are undefined. BARBH Bits 15 to 0—Break Address B31 to B16 (BAB31 to BAB16): These bits sto

half (bits 31 to 16) of the address used as a channel B break condition.

BARBL Bits 15 to 0—Break Address B15 to B0 (BAB15 to BAB0): These bits store half (bits 15 to 0) of the address used as a channel B break condition.

Bit:

R/W:

Bit:

Initial value:

BARBL

7

BAB23

0

R/W

15

BAB15

6

BAB22

0

R/W

14

BAB14

5

BAB21

0

R/W

13

BAB13

4

BAB20

0

R/W

12

BAB12

3

BAB19

0

R/W

11

BAB11

2

BAB18

0

R/W

10

BAB10

1

0

R/W

9

BAB

BAB1

RENESAS

	BAMB7	BAMB6	BAMB5	BAMB4	BAMB3	BAMB2	BAMB1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break address mas	k register	B (BAMR	(B) consis	ts of two 1	6-bit read	lable/writa	ble regis
address mask regis	ter BH (B	AMRBH)	and break	address r	nask regis	ter BL (Ba	AMRBL
BAMRBH specifie	s which b	its of the l	oreak addr	ess set in	BARBH a	re to be m	asked, a
BAMRBL specifie	s which b	its of the b	reak addr	ess set in l	BARBL aı	re to be ma	asked. B
and BAMRBL are	initialized	l to H'000	0 by a pov	ver-on rese	et; after a i	manual res	set, their
undefined.							

6

0

R/W

14

0

R/W

6

5

0

R/W

13

0

R/W

5

BAMRBH Bits 15 to 0—Break Address Mask B31 to B16 (BAMB31 to BAMB16): T specify whether or not corresponding channel B break address bits 31 to 16 (BAB31 to

BAMRBL Bits 15 to 0—Break Address Mask B15 to B0 (BAMB15 to BAMB0): Thes specify whether or not corresponding channel B break address bits 15 to 0 (BAB15 to 1

BAMB15 BAMB14 BAMB13 BAMB12 BAMB11 BAMB10

4

0

R/W

12

0

R/W

4

BAMB23 BAMB22 BAMB21 BAMB20 BAMB19 BAMB18 BAMB1

3

0

R/W

11

0

R/W

3

2

0

R/W

10

0

R/W

2

1

0

R/W

9

BAMB9

0

R/W

1

Rev. 2.00, 03/05, page 210 of 884

set in BARBH are to be masked.

in BARBL are to be masked.

Bit:

R/W:

Bit:

R/W:

Bit:

0

R/W

15

0

R/W

7

Initial value:

Initial value:

BAMRBL



Bit:	7	6	5	
	CPB1	CPB0	IDB1	ID
Initial value:	0	0	0	,
R/W:	R/W	R/W	R/W	R
Break bus cycle re	gister B (H	BBRB) is a	a 16-bit re	adab
break conditions: (1) CPU cy	cle/on-ch	ip DMAC	(DN
fetch/data access, ((3) read/w	rite, and (4	4) operand	size
on reset; after a ma	anual reset	, its value	is undefin	ıed.

break condition.

Bit:

R/W:

Initial value:

15

0

R

14

0

R

13

0

R

IDB0 0 R/W

12

0

R

4

3 RWB1

11

0

R

0

R/W

RWB0 SZB' 0 R/W R/W

10

0

R

2

9

0

R

1

0

lable/writable register that sets four DMAC, E-DMAC) cycle, (2) instru

size. BBRB is initialized to H'0000 l Bits 15 to 8—Reserved: These bits are always read as 0. The write value should always

Bits 7 and 6—CPU/DMAC, E-DMAC Cycle Select B (CPB1, CPB0): These bits spec

a CPU cycle, or a DMAC or E-DMAC cycle, is to be selected as the bus cycle used as

Bit 7: CPB1	Bit 6: CPB0	Description
0	0	Channel B user break interrupt is not generated (
	1	CPU cycle is selected as user break condition
1	0	DMAC or E-DMAC cycle is selected as user break condition
	1	CPU, DMAC, or E-DMAC cycle is selected as user break condit

 1	Instruction fetch cycle or data access cycle is selected as break

Bits 3 and 2—Read/Write Select B (RWB1, RWB0): These bits specify whether a read write cycle is to be selected as the bus cycle used as a channel B break condition.

Bit 3: RWB1	Bit 2: RWB0	Description	
0	0	Channel B user break interrupt is not generated	(lı
	1	Read cycle is selected as break condition	
1	0	Write cycle is selected as break condition	
	1	Read cycle or write cycle is selected as break condition	
		_	

Bits 1 and 0—Operand Size Select B (SZB1, SZB0): These bits select the operand size cycle used as a channel B break condition.

Bit 1: SZB1	Bit 0: SZB0	Description	
0	0	Operand size is not included in break conditions	(lı
	1	Byte access is selected as break condition	
1	0	Word access is selected as break condition	
	1	Longword access is selected as break condition	

instructions are regarded as being accessed using word size (instruction fetches performed as longword).

In the case of an instruction, the operand size is word; in the case of a CPU/DM.

DMAC data access it is determined by the specified operand size. Note that the

Notes: When a break is to be executed on an instruction fetch, clear the SZB0 bit to 0. A

In the case of an instruction, the operand size is word; in the case of a CPU/DM DMAC data access, it is determined by the specified operand size. Note that the size is not determined by the bus width of the space accessed.

15	14	13	12	11	10	9
BAC15	BAC14	BAC13	BAC12	BAC11	BAC10	BAC
0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W
7	6	5	4	3	2	1
BAC7	BAC6	BAC5	BAC4	BAC3	BAC2	BAC
0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W
ster C (BA	ARC) cons	ists of two	o 16-bit rea	adable/wri	table regis	sters: b
d bas (Hr	rook oddro	ace ragicta	CI (BAL	CI) RAI	PCU cnoci	fice th
	BAC15 0 R/W 7 BAC7 0 R/W	BAC15 BAC14 0 0 R/W R/W 7 6 BAC7 BAC6 0 0 R/W R/W ster C (BARC) cons	BAC15 BAC14 BAC13 0 0 0 R/W R/W R/W 7 6 5 BAC7 BAC6 BAC5 0 0 0 R/W R/W R/W	BAC15 BAC14 BAC13 BAC12 0 0 0 0 R/W R/W R/W R/W 7 6 5 4 BAC7 BAC6 BAC5 BAC4 0 0 0 0 R/W R/W R/W R/W	BAC15 BAC14 BAC13 BAC12 BAC11 0 0 0 0 0 R/W R/W R/W R/W R/W 7 6 5 4 3 BAC7 BAC6 BAC5 BAC4 BAC3 0 0 0 0 0 R/W R/W R/W R/W R/W	BAC15 BAC14 BAC13 BAC12 BAC11 BAC10 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W 7 6 5 4 3 2 BAC7 BAC6 BAC5 BAC4 BAC3 BAC2 0 0 0 0 0

Bit:

R/W:

Initial value:

7

BAC23

0

R/W

6

BAC22

0

R/W

5

BAC21

0

R/W

4

BAC20

0

R/W

3

BAC19

0

R/W

2

BAC18

0

R/W

1

0

R/W

BAC₁

half (bits 15 to 0). The address bus connected to the X/Y memory can also be specifie condition by making a setting in the XYEC bit/XYSC bit in break bus cycle register C When XYEC = 0, BAC31 to BAC0 specify the address. When XYEC = 1, the upper 1 (BAC31 to BAC16) of BARC specify the X address bus, and the lower 16 bits (BAC31) specify the Y address bus. BARCH and BARCL are initialized to H'0000 by a powerafter a manual reset, their values are undefined.

Note: * As an X/Y bus access is always a word access, the values of XAB0 and YAI included in the break condition.

6.2.8 Break Address Mask Register C (BAMRC)

BAMRCH

Bit:	15	14	13	12	11	10	9
	BAMC31	BAMC30	BAMC29	BAMC28	BAMC27	BAMC26	BAMC2
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAMC23	BAMC22	BAMC21	BAMC20	BAMC19	BAMC18	BAMC1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BAMRCL							
Bit:	15	14	13	12	11	10	9
	BAMC15	BAMC14	BAMC13	BAMC12	BAMC11	BAMC10	BAMCS
				•		•	

0

0

0

0

0 R/W

1 BAMC1 0 R/W

В

Initial value:

0

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	
Bit:	7	6	5	4	3	2	
Dit.	BAMC7			BAMC4	BAMC3	BAMC2	Γ
Initial value:	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	

0

Rev. 2.00, 03/05, page 214 of 884

XYEC = 0	Address	Upper 16 bits maskable	Lower 16 bits ma
XYEC = 1	X address (when XYSC = 0)	Maskable	_
	Y address (when XYSC = 1	_	Maskable

BAMC	n	Description
0		Channel C break address bit BACn is included in break condition
1		Channel C break address bit BACn is masked, and not included i
Note:	n = 31 to 0	

Bit 31 to 0:

		-	-	-	-	-	-	-		
	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Break da	ata register	C (BDR0	C) consists	of two 16	5-bit reada	ble/writab	le register	s: break		
register	CH (BDRC	H) and b	reak data	register Cl	L (BDRCI	L). BDRC	H specifie	s the upp		
(bits 31 to 16) of the data used as a channel C break condition, and BDRCL specifies the										
half (bits 15 to 0). The data bus connected to the X/Y memory can also be specified as										
conditio	condition by making a setting in the XYEC bit/XYSC bit in break bus cycle register C									
When X	YEC = 1, t	he upper	16 bits (B	DC31 to E	3DC16) of	BDRC sp	ecify the	X data bi		

lower 16 bits (BDC15 to BDC0) specify the Y data bus.

Bit:

R/W:

Bit:

R/W:

Bit:

Initial value:

Initial value:

Initial value:

BDRCL

7

BDC23

0

R/W

15

BDC15

0

R/W

7

BDC7

0

6

BDC22

0

R/W

14

BDC14

0

R/W

6

BDC6

0

5

BDC21

0

R/W

13

BDC13

0

R/W

5

BDC5

0

4

BDC20

0

R/W

12

BDC12

0

R/W

4

BDC4

0

3

BDC19

0

R/W

11

BDC11

0

R/W

3

BDC3

0

2

BDC18

0

R/W

10

BDC10

0

R/W

2

BDC2

0

1

BDC17

0

R/W

9

BDC9

0

R/W

1

BDC1

0

6.2.10 Break Data Mask Register C (BDMRC)

14

15

7

BDMC7

0

6

BDMC6

0

Bit:

Initial value:

BDMRCH

Bit:

	BDMC31	BDMC30	BDMC29	BDMC28	BDMC27	BDMC26	BDMC
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BDMC23	BDMC22	BDMC21	BDMC20	BDMC19	BDMC18	BDMC
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BDMRCL							
Bit:	15	14	13	12	11	10	9
	BDMC15	BDMC14	BDMC13	BDMC12	BDMC11	BDMC10	BDMC
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

13

12

11

10

9

R/W: R/W R/W R/W R/W R/W R/W R/W R/W Break data mask register C (BDMRC) consists of two 16-bit readable/writable registed data mask register CH (BDMRCH) and break data mask register CL (BDMRCL). BD

5

BDMC5

0

4

BDMC4

0

3

BDMC3

0

specifies which bits of the break data set in BDRCH are to be masked, and BDMRCL which bits of the break data set in BDRCL are to be masked. Operation also depends XYEC and XYSC in BBRC as shown below. BDMRCH and BDMRCL are initialized by a power-on reset; after a manual reset, their values are undefined.

RENESAS

Rev. 2.00, 03/05, pag

2

BDMC2

0

1

0

BDMC

BDMCn	Description	
0	Channel C break data bit BDCn is included in break condition	(Ir
1	Channel C break data bit BDCn is masked, and not included in	cond
Matari A .	04.15.0	

Notes: 1. n = 31 to 0

Bits 31 to 0:

- 2. When including the data bus value in the break condition, specify the operar
- 3. When specifying byte size, and using odd-address data as a break condition value in bits 7 to 0 of BDRC and BDMRC. When using even-address data as condition, set the value in bits 15 to 8. The unused 8 bits of these registers heffect on the break condition.

Break bus cycle register C (BBRC) is a 16-bit readable/writable register that sets five
break conditions: (1) internal bus (C-bus, I-bus)/X memory bus/Y memory bus), (2) C
cycle/on-chip DMAC (DMAC, E-DMAC) cycle, (3) instruction fetch/data access, (4)
and (5) operand size. BBRC is initialized to H'0000 by a power-on reset; after a manu
value is undefined.
Bits 15 to 10—Reserved: These bits are always read as 0. The write value should always

IDC1

0

R/W

IDC0

0

R/W

RWC1

0

R/W

RWC0

0

R/W

SZC

0

R/W

Bit 9—X/Y Memory Bus Enable C (XYEC): Selects whether the X/Y bus is used as a break condition.

0	Cache bus or internal bus is selected as condition for channel C ac
1	X/Y bus is selected as condition for channel C address/data
Bit 8—X B	Bus/Y Bus Select C (XYSC): Selects whether the X bus or the Y bus is used

Bit 8: XYSC	Description	
0	X bus is selected as channel C break condition	(
1	Y bus is selected as channel C break condition	

channel C break condition. This bit is valid only when bit XYEC = 1.

The configuration of bits 7 to 0 is the same as for BBRA.

Description

CPC1

0

R/W

Initial value:

Bit 9: XYEC

R/W:

CPC0

0

R/W



Initial value:	0	0	0	0	0	0	0		
R/W:	R/W								
When a channel C execution-times break condition is enabled (by setting the ETBEC b									

ETRC4

ETRC3

ETRC2

ETRC6 | ETRC5

BRCR), this 16-bit register specifies the number of times a channel C break condition of before a user break interrupt is requested. The maximum value is $2^{12} - 1$ times. Each time channel C break condition occurs, the value in BETRC is decremented by 1. After the value reaches H'0001, an interrupt is requested when a break condition next occurs.

As exceptions and interrupts cannot be accepted for instructions in a repeat loop compremore than three instructions, BETRC is not decremented by the occurrence of a break of for an instruction in such a repeat loop (see 4.6, When Exception Sources Are Not Acceptable 1).

Bits 15 to 12 are always read as 0, and should only be written with 0.

BETRC is initialized to H'0000 by a power-on reset.

ETRC7

Rev. 2.00, 03/05, page 220 of 884

	BAD15	BAD14	BAD13	BAD12	BAD11	BAD10	BAD
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1
	BAD7	BAD6	BAD5	BAD4	BAD3	BAD2	BAD ²
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break address regi	ster D (BA	ARD) cons	sists of two	o 16-bit re	adable/wr	itable regi	sters: b
register DH (BAR)	DH) and b	reak addr	ess registe	r DL (BA	RDL). BA	RDH spec	ifies th

Bit

Bit

Initial value

Read/Write

BARDL

7

BAD23

0

R/W

15

6

BAD22

0

R/W

14

5

BAD21

0

R/W

13

4

BAD20

0

R/W

12

3

BAD19

0

R/W

11

2

BAD18

0

R/W

10

1

0

R/W

BAD1

Break address register D (BARD) consists of two 16-bit readable/writable registers: b register DH (BARDH) and break address register DL (BARDL). BARDH specifies the (bits 31 to 16) of the address used as a channel D break condition, and BARDL specifically half (bits 15 to 0). The address bus connected to the X/Y memory can also be specifically condition by making a setting in the XYED bit/XYSD bit in break bus cycle register I When XYED = 0, BAD31 to BAD0 specify the address. When XYED = 1, the upper (BAD31 to BAD16) of BARD specify the X address bus, and the lower 16 bits (BAD specify the Y address bus. BARDH and BARDL are initialized to H'0000 by a power-after a manual reset, their values are undefined.

Rev. 2.00, 03/05, pag

Note: * As an X/Y bus access is always a word access, the values of XAB0 and YAI included in the break condition.

6.2.14 Break Address Mask Register D (BAMRD)

BAMRDH

_,							
Bit:	15	14	13	12	11	10	9
	BAMD31	BAMD30	BAMD29	BAMD28	BAMD27	BAMD26	BAMD2
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BAMD23	BAMD22	BAMD21	BAMD20	BAMD19	BAMD18	BAMD1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BAMRDL							
Bit:	15	14	13	12	11	10	9
	BAMD15	BAMD14	BAMD13	BAMD12	BAMD11	BAMD10	BAMDS
Initial value:	0	0	0	0	0	0	0

В

Bit:	7	6	5	4	3	2	1
	BAMD7	BAMD6	BAMD5	BAMD4	BAMD3	BAMD2	BAMD1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

R/W

R/W

R/W

R/W

R/W

R/W

Rev. 2.00, 03/05, page 222 of 884

R/W:

R/W

XYED = 1	X address (when XYSD = 0)	Maskable	_
	Y address (when XYSD = 1)	_	Maskable
Bits 31 to ():		

Upper 16 bits maskable

Lower 16 bits mas

0		Channel D break address bit BADn is included in break condition
1		Channel D break address bit BADn is masked, and not included in
Note:	n = 31 to 0	

XYED = 0

BAMDn

Address

Description

RENESAS

Initial va	lue:	0	0	0	0	0	0	0
R	/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Break data register D (BDRD) consists of two 16-bit readable/writable registers: break								
register DH (BDRDH) and break data register DL (BDRDL). BDRDH specifies the up								
(bits 31 to 16) of the data used as a channel D break condition, and BDRDL specifies the								
half (bits 15 to 0). The data bus connected to the X/Y memory can also be specified as								
condition by r	naking	g a settin	g in the X	YED bit/X	XYSD bit i	in break b	us cycle re	gister D

lower 16 bits (BDD15 to BDD0) specify the Y data bus.

Rev. 2.00, 03/05, page 224 of 884

Bit:

R/W:

Bit:

R/W:

Bit:

Initial value:

Initial value:

BDRDL

7

BDD23

0

R/W

15

BDD15

0

R/W

7

BDD7

6

BDD22

0

R/W

14

BDD14

0

R/W

6

BDD6

5

BDD21

0

R/W

13

BDD13

0

R/W

5

BDD5

When XYED = 1, the upper 16 bits (BDD31 to BDD16) of BDRD specify the X data by

4

BDD20

0

R/W

12

BDD12

0

R/W

4

BDD4

3

BDD19

0

R/W

11

BDD11

0

R/W

3

BDD3

2

BDD18

0

R/W

10

BDD10

0

R/W

2

BDD2

1

BDD17

0

R/W

9

BDD9

0

R/W

1

BDD1

6.2.16 Break Data Mask Register D (BDMRD)

BDMD31 BDMD30 BDMD29 BDMD28 BDMD27 BDMD26 BDMD

BDMRDH

Bit:

Initial value:

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BDMD23	BDMD22	BDMD21	BDMD20	BDMD19	BDMD18	BDMD
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BDMRDL							
Bit:	15	14	13	12	11	10	9
	BDMD15	BDMD14	BDMD13	BDMD12	BDMD11	BDMD10	BDMD
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	BDMD7	BDMD6	BDMD5	BDMD4	BDMD3	BDMD2	BDMD
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Break data mask register D (BDMRD) consists of two 16-bit readable/writable register data mask register DH (BDMRDH) and break data mask register DL (BDMRDL). BI specifies which bits of the break data set in BDRDH are to be masked, and BDMRDL which bits of the break data set in BDRDL are to be masked. Operation also depends

Rev. 2.00, 03/05, pag

•		
Y data	_	Maskable
(when $XYSD = 1$		

Description

effect on the break condition.

0		Channel D break data bit BDDn is included in break condition (In
1		Channel D break data bit BDDn is masked, and not included in cond
Notes:	1.	n = 31 to 0
	2.	When including the data bus value in the break condition, specify the operar
	3.	When specifying byte size, and using odd-address data as a break condition value in bits 7 to 0 of BDRD and BDMRD. When using even-address data as condition, set the value in bits 15 to 8. The unused 8 bits of these registers have a second to the second

Bits 31 to 0: BDMDn

Break bus cycle register D (BBRD) is a 16-bit readable/writable register that sets five
break conditions: (1) internal bus (C-bus, I-bus)/X memory bus/Y memory bus), (2) C
cycle/on-chip DMAC (DMAC, E-DMAC) cycle, (3) instruction fetch/data access, (4)
and (5) operand size. BBRD is initialized to H'0000 by a power-on reset; after a manu
value is undefined.

IDD1

0

R/W

IDD0

0

R/W

RWD1

0

R/W

RWD0

0

R/W

SZD²

0

R/W

Bits 15 to 10—Reserved: These bits are always read as 0. The write value should always

Bit 9—X/Y Memory Bus Enable D (XYED): Selects whether the X/Y bus is used as a break condition.

Initial value:

R/W:

CPD1

0

R/W

CPD0

0

R/W

Bit 9: XYED	Description
0	Cache bus or internal bus is selected as condition for channel D a
1	X/Y bus is selected as condition for channel D address/data

Bit 8—X Bus/Y Bus Select D (XYSD): Selects whether the X bus or the Y bus is used channel D break condition. This bit is valid only when bit XYED = 1.

Bit 8: XYSD	Description	
0	X bus is selected as channel D break condition	(
1	Y bus is selected as channel D break condition	

The configuration of bits 7 to 0 is the same as for BBRA.



	ETRD7	ETRD6	ETRD5	ETRD4	ETRD3	ETRD2	ETRD1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

When a channel D execution-times break condition is enabled (by setting the ETBED b BRCR), this 16-bit register specifies the number of times a channel D break condition obefore a user break interrupt is requested. The maximum value is $2^{12} - 1$ times. Each tich channel D break condition occurs, the value in BETRD is decremented by 1. After the value reaches H'0001, an interrupt is requested when a break condition next occurs.

As exceptions and interrupts cannot be accepted for instructions in a repeat loop compressor than three instructions, BETRD is not decremented by the occurrence of a break of for an instruction in such a repeat loop (see section 4.6, When Exception Sources Are Naccepted).

Bits 15 to 12 are always read as 0, and should only be written with 0.

BETRD is initialized to H'0000 by a power-on reset.

Rev. 2.00, 03/05, page 228 of 884

Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
The break control r	agistar (F	RPCP) is u	isad to ma	ke the foll	owing set	tinge:	
The break control i	egistei (L	DRCR) IS U	iseu to ilia	ke the fon	owing set	ungs.	
1. Setting of indep	1. Setting of independent channel mode or sequential condition mode for channels A						
2. Selection of pre	e- or post-	instruction	n-executio	n break in	case of a	n instructio	on fetch
3. Selection of wh	ether the	data bus is	s to be inc	luded in th	ne compar	ison condi	tions fo
and D							

4. Selection of whether an execution-times break is to be set for channels C and D

BRCR also contains flags that are set when a condition is satisfied. BRCR is initialize

H'00000000 by a power-on reset; after a manual reset, its value is undefined.

Bit:

R/W:

Bit:

R/W:

Bit:

Initial value:

Initial value:

BRCRL

7

CMFCB

0

R/W

15

CMFCC

0

R/W

7

CMFCD

5. Selection of whether a PC trace is to be executed

6

CMFPB

0

R/W

14

CMFPC

0

R/W

6

CMFPD

5

0

R/W

13

ETBEC

0

R/W

5

ETBED

4

SEQ1

0

R/W

12

0

R/W

4

3

SEQ0

0

R/W

11

DBEC

0

R/W

3

DBED

2

PCBB

0

R/W

10

PCBC

0

R/W

2

PCBD 0

1

0

R/W

9

0

R/W

1

RENESAS

Bit 30—DMAC Condition Match Flag A (CMFPA): This flag is set to 1 when an on-clubus cycle condition, among the break conditions set for channel A, is satisfied. This flat cleared to 0 (if the flag setting is to be checked again after it has once been set, the flag cleared by a write).

Bit 30: CMFPA	Description	
0	User break interrupt has not been generated by a channel A on-citycle condition	hi (I
1	User break interrupt has been generated by a channel A on-chip condition	D

Bits 29 and 28—Reserved: These bits are always read as 0. The write value should alw

Bit 27—PC Trace Enable (PCTE): Selects whether a PC trace is to be executed.

Bit 27: PCTE	Description
0	PC trace is not executed
1	PC trace is executed

(Ir

Bit 26—PC Break Select A (PCBA): Selects whether a channel A instruction fetch cyc effected before or after execution of the instruction.

0	Channel A instruction fetch cycle break is effected before instruction (
1	Channel A instruction fetch cycle break is effected after instruction

Bits 25 and 24—Reserved: These bits are always read as 0. The write value should alw

Rev. 2.00, 03/05, page 230 of 884

Description

Bit 26: PCBA



Bit 22—DMAC Condition Match Flag B (CMFPB): This flag is set to 1 when an on-o bus cycle condition, among the break conditions set for channel B, is satisfied. This fl cleared to 0 (if the flag setting is to be checked again after it has once been set, the fla cleared by a write).

Bit 22: CMFPB	Description
0	User break interrupt has not been generated by a channel B on-c cycle condition
1	User break interrupt has been generated by a channel B on-chip condition

Bit 21—Reserved: This bit is always read as 0. The write value should always be 0.

Bits 20 and 19—Sequence Condition Select (SEQ1, SEQ0): These bits select indepen sequential conditions for channels A, B, C, and D.

Bit 20: SEQ1	Bit 19: SEQ0	Description
0	0	Comparison based on independent conditions for channels A, B (
	1	Channel $C \to D$ sequential condition; channels A and B indeper
1	0	Channel B $ ightarrow$ C $ ightarrow$ D sequential condition; channel A independe
	1	Channel A \rightarrow B \rightarrow C \rightarrow D sequential condition

effected before or after execution of the instruction. Bit 18: PCBB Description

Bit 18—PC Break Select B (PCBB): Selects whether a channel B instruction fetch cyc

	<u>-</u>
0	Channel B instruction fetch cycle break is effected before instruction (
1	Channel B instruction fetch cycle break is effected after instruction

	Condition	(11
1	User break interrupt has been generated by a channel C CP	U cycle
Di+ 1/	DMAC Condition Motab Flow C (CMEDC). This flow is not to 1 when a	m am al

Bit 14—DMAC Condition Match Flag C (CMFPC): This flag is set to 1 when an on-ch bus cycle condition, among the break conditions set for channel C, is satisfied. This flaceleared to 0 (if the flag setting is to be checked again after it has once been set, the flag cleared by a write).

Bit 14: CMFPC	Description
0	User break interrupt has not been generated by a channel C on-ch cycle condition (I
1	User break interrupt has been generated by a channel C on-chip D condition

Bit 13—Execution-Times Break Enable C (ETBEC): Enables a channel C execution-tic condition. When this bit is 1, a user break interrupt is generated when the number of br conditions that have occurred equals the number of executions specified by the break entimes register (BETRC).

Bit 13: ETBEC	Description	
0	Channel C execution-times break condition is disabled	
1	Channel C execution-times break condition is enabled	
-	Charlie C Checaton times break condition is chapted	

Bit 12—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 11—Data Break Enable C (DBEC): Selects whether a data bus condition is to be in the channel C break conditions.

Sit 11: DBEC	Description
	Data bus condition is not included in channel C conditions
	Data bus condition is included in channel C conditions

RENESAS

(Ir



Bit 7—CPU Condition Match Flag D (CMFCD): This flag is set to 1 when a CPU bus condition, among the break conditions set for channel D, is satisfied. This flag is not conditions (if the flag setting is to be checked again after it has once been set, the flag must be cle write).

Description

Bit 7: CMFCD

0	User break interrupt has not been generated by a channel D CPL condition
1	User break interrupt has been generated by a channel D CPU cy

Bit 6—DMAC Condition Match Flag D (CMFPD): This flag is set to 1 when a DMA condition, among the break conditions set for channel D, is satisfied. This flag is not c (if the flag setting is to be checked again after it has once been set, the flag must be clearly write).

Bit 6: CMFPD	Description
0	User break interrupt has not been generated by a channel D on-c cycle condition
1	User break interrupt has been generated by a channel D on-chip condition

Bit 5—Execution-Times Break Enable D (ETBED): Enables a channel D execution-ti condition. When this bit is 1, a user break interrupt is generated when the number of b conditions that have occurred equals the number of executions specified by the break times register (BETRD).

Bit 5: ETBED	Description
0	Channel D execution-times break condition is disabled
1	Channel D execution-times break condition is enabled

Bit 4—Reserved: This bit is always read as 0. The write value should always be 0.

Rev. 2.00, 03/05, pag RENESAS



Bit 2: PCBD	Description
0	Channel D instruction fetch cycle break is effected before instruction (In
1	Channel D instruction fetch cycle break is effected after instruction

Bits 1 and 0—Reserved: These bits are always read as 0. The write value should always

6.2.20 Branch Flag Registers (BRFR)

criccica octore of arter execution of the mistraction.

Bit:	15	14	13	12	11	10	9
	SVF	PID2	PID1	PID0	_	_	_
Initial value:	0	Undefined	Undefined	Undefined	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	DVF	_		_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

The branch flag registers (BRFR) comprise a set of four 16-bit read-only registers. The registers contain flags indicating whether the actual branch addresses (in a branch instr repeat, interrupt, etc.) have been saved in BRSR and BRDR, and a 3-bit pointer indicat number of cycles from fetch to execution of the last instruction executed. The BRFR reform a FIFO (first-in first-out) queue for PC trace use. The queue is shifted at each branch in the property of the property of

Bits SVF and DVF are initialized by a power-on reset, but bits PID2 to PID0 are not.

Bit 15—Source Verify Flag (SVF): Indicates whether the address and pointer that enabbranch source address to be calculated have been stored in BRSR. This flag is set when instruction at the branch destination address is fetched, and reset when BRSR is read.

Rev. 2.00, 03/05, page 234 of 884

Even	PID+2 indicates instruction buffer number
Bits 11 to 8, 6 to 0.	0—Reserved: These bits are always read as 0. The write value should
	on Verify Flag (DVF): Indicates whether the branch source address h This flag is set when the instruction at the branch destination address BRDR is read.
Bit 7: DVF	Description
0	BRDR value is invalid (
1	BRDR value is valid
	description for the method of executing a PC trace using the branch s

PID indicates instruction buffer number

registers (BRSR), branch destination registers (BRDR), and branch flag registers (BR

Odd

BRSRH

6.2.21 **Branch Source Registers (BRSR)**

	BSA31	BSA30	BSA29	BSA28	BSA27	BSA26	BSA2
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefin
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1

13

12

DII.	1	O	5	4	3	2	I
	BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17
Initial value:	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefine

defin R R R/W: R R R R R

Rev. 2.00, 03/05, pag

11

10

Initial value: Undefined Undefined Undefined Undefined Undefined Undefined R/W: R R R R R R

The branch source registers (BRSR) comprise a set of four 32-bit read-only registers. T in these registers are used to calculate the address of the last instruction executed before when performing a PC trace. The BRSR registers form a FIFO (first-in first-out) queue trace use. The queue is shifted at each branch.

The BRSR registers are not initialized by a reset.

6.2.22 Branch Destination Registers (BRDR)

14

BDA30

15

BDA31

BRDRH

Bit:

Initial value:	Undefined						
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17

13

BDA29

12

BDA28

11

BDA27

10

BDA26

9

BDA25

Initial value: Undefined U

Rev. 2.00, 03/05, page 236 of 884



Initial value: Undefined U

The branch destination registers (BRDR) comprise a set of four 32-bit read-only registers store the branch destination fetch addresses used when performing a PC trace BRDR registers form a FIFO (first-in first-out) queue for PC trace use. The queue is seach branch.

The BRDR registers are not initialized by a reset.

6.3 Operation

6.3.1 User Break Operation Sequence

data mask register (BDMRC/BDMRD).

condition for the respective channel.

The sequence of operations from setting of break conditions to user break interrupt exhandling is described below.

1. Set the break address in the break address register (BARA/BARB/BARC/BARD), be masked in the break address mask register (BAMRA/BAMRB/BAMRC/BAMI break bits in the break data register (BDRC/BDRD), and the data to be masked in

Set the break bus conditions in the break bus cycle register (BBRA/BBRB/BBRC/Make three settings—CPU cycle/on-chip DMAC cycle select, instruction fetch/da select, and read/write select—for each of BBRA, BBRB, BBRC, and BBRD. A us interrupt will not be generated for a channel for which any one of these settings is

Set the respective conditions in the corresponding BRCR register bits.

 When a set condition is satisfied, the UBC sends a user break interrupt request to t controller (INTC). The CPU condition match flag (CMFCA/CMFCB/CMFCC/CN DMAC condition match flag (CMFPA/CMFPB/CMFPC/CMFPD) is also set for t



match flag (CMFCA, CMFPA, CMFCB, CMFPB, CMFCC, CMFPC, CMFCD, or These flags are set by a match with the set condition, but are not reset. Therefore, if of a particular flag is to be checked again, the flag must be cleared by writing 0.

When an execution-times break is specified for channel C or D, the CMFCC. CMF

Whether a set condition is matched of not can be ascertained from the respective co

When an execution-times break is specified for channel C or D, the CMFCC, CMFCCMFCD, or CMFPD flag is set when the number of executions matches the number executions specified by BETRC or BETRD.

execution of the relevant instruction by means of the PCBA/PCBB/PCBC/PCBD by

6.3.2 Instruction Fetch Cycle Break

- If a CPU/instruction fetch/read/word setting is made in the break bus cycle register BBRB, BBRC, or BBRD), a CPU instruction fetch cycle can be selected as a break In this case, it is possible to specify whether the break is to be effected before or aft
 - break control register (BRCR).2. In the case of an instruction for which pre-execution is set as the break condition, the performed when it has been confirmed that the instruction has been fetched and is to executed. Consequently, a break cannot be set for an overrun-fetched instruction (an instruction fetched but not executed in the event of a branch or interrupt transition).
 - is set for the delay slot of a delayed branch instruction, or for the instruction followinstruction for which interrupts are prohibited, such as LCD, an interrupt is generate execution of the next instruction at which interrupts are accepted.3. With the post-execution condition, an interrupt is generated after execution of the in
- 3. With the post-execution condition, an interrupt is generated after execution of the in set as the break condition, and before execution of the following instruction. As in 2 break cannot be set for an overrun-fetched instruction. If a break is set for a delayed instruction, or for an instruction for which interrupts are prohibited, such as LCD, a
- instruction fetch cycle break.



is generated before execution of the next instruction at which interrupts are accepted

4. When an instruction fetch cycle is set for channel C or D, break data register C (BD break data register D (BDRD) is ignored. Therefore, break data need not be set for a

Rev. 2.00, 03/05, page 238 of 884

burst write of a synchronous DRAM, or for a dummy access cycle of a single read

2. Table 6.2 shows the bits of the break address register and the address bus that are each operand size to determine whether a break condition has been matched.

Table 6.2 Data Access Cycle Address and Operand Size Comparison Conditio

Longword	Bits 31 to 2 of break address register compared with bits 31 to 2 of
Word	Bits 31 to 1 of break address register compared with bits 31 to 1 of
Byte	Bits 31 to 0 of break address register compared with bits 31 to 0 of

This means, for example, that if address H'00001003 is set without specifying a size bus cycles that satisfy the break conditions are as follows (assuming that all other are satisfied):

Longword access at address H'00001000 Word access at address H'00001002 Byte access at address H'00001003

3. When data value is included in break condition in channel C

When the data value is included in the break conditions, specify longword, word, operand size in break bus cycle register C (BBRC). When the data value is include

Compared Address Bits

break conditions, a break interrupt is generated on a match of the address condition

Access Size

data condition. When byte data is specified, set the same data in the two bytes comprising bits 15 7 to 0 in break data register C (BDRC) and break data mask register C (BDMRC).

byte is designated, bits 31 to 16 of BDRC and BDMRC are ignored.

Similar conditions apply when the data value is included in the break conditions for

RENESAS

- 2. When instruction fetch (post-instruction-execution) is set as break condition
- The program counter (PC) value saved to the stack in user break interrupt exception is the address of the next instruction to be executed after the instruction for which the condition matched. In this case, the fetched instruction is executed, and a user break is generated before execution of the next instruction. However, if a setting is made

instruction for which interrupts are prohibited, the break is effected before executio next instruction at which interrupts are accepted, so that the saved PC value is the a

3. When data access (CPU/on-chip DMAC) is set as break condition

The value saved is the start address of the next instruction after the instruction for v

execution has been completed when user break exception handling is initiated. When data access (CPU/on-chip DMAC) is set as a break condition, the point at who break is to be made cannot be specified. A break is effected before execution of the about to be fetched around the time of the break data access.

6.3.5 X Memory Bus or Y Memory Bus Cycle Break

When XYEC in BBRC or XYED in BBRD is set to 1, break addresses and break data of memory bus or Y memory bus are selected. Either the X memory bus or the Y memory be selected with the XYSC bit in BBRC or the XYSD bit in BBRD; the X and Y memory annot both be included in the break conditions at the same time. The break conditions to X memory bus cycles or Y memory bus cycles by setting the CPU bus master, data a

A break condition for an X bus cycle or Y bus cycle can only be specified for channel 0

When an X memory address is selected as a break condition, specify the X memory address upper 16 bits of BARC and BAMRC or BARD and BAMRD; when a Y memory address in the lower 16 bits of BARC and BAMRC or

cycle, read or write access, and word operand size or no operand size specification.

upper 16 bits of BARC and BAMRC or BARD and BAMRD; when a Y memory addresselected, specify the Y memory address in the lower 16 bits of BARC and BAMRC or BAMRD. The same method is used to specify X memory data or Y memory data for B BDMRC or BDRD and BMRD.

Rev. 2.00, 03/05, page 240 of 884

which the break occurs.

time, the conditions for channel D are considered to be met and a break occurs.

Channel B to Channel C to Channel D: When SEQ1 in BRCR is set to 1 and SEQ0 sequential break occurs when the conditions are met for channel B, channel C, and the D, in that order. This causes the BRCR condition match flag for each channel to be set.

If the break conditions for channels B and C are met at the same time, and the conditional ready been met for channel B, the conditions are considered to be met for channel B conditions for channel B have already been met when the break conditions for channel are met at the same time, the conditions for channel C are considered to be met.

If the break conditions for channels C and D are met at the same time, and the conditional ready been met for channel C, the conditions are considered to be met for channel C conditions for channel C have already been met when the break conditions for channel are met at the same time, the conditions for channel D are considered to be met and a occurs.

SEQ0 is set to 1, a sequential break occurs when the conditions are met for channel A channel C, and then channel D, in that order. This causes the BRCR condition match to channel to be set to 1.

Channel A to Channel B to Channel C to Channel D: When SEQ1 in BRCR is set

If the break conditions for channels A and B are met at the same time, and the conditional ready been met for channel A, the conditions are considered to be met for channel A conditions for channel A have already been met when the break conditions for channel are met at the same time, the conditions for channel B are considered to be met.

If the break conditions for channels B and C are met at the same time, and the conditional ready been met for channel B, the conditions are considered to be met for channel B conditions for channel B have already been met when the break conditions for channel are met at the same time, the conditions for channel C are considered to be met.

If the break conditions for channels C and D are met at the same time, and the conditional ready been met for channel C, the conditions are considered to be met for channel C conditions for channel C have already been met when the break conditions for channel C have already been met when the break conditions for channel C

RENESAS

number of executions as a brake condition. For example, if an execution-times break is channels C and D, a user break interrupt will be issued if, after the execution-times set set in BETRC has occurred, the execution-times condition set in BETRD for channel D

6.3.7 PC Traces

(branch instruction, repeat, or interrupt) occurs the address that enables the branch saddress to be calculated and the branch destination address are stored in the branch register (BRSR) and branch destination register (BRDR). The address stored in BR branch destination instruction fetch address. The address stored in BRSR is the last fetch address prior to the branch. A pointer indicating the relationship to the instruction executed immediately before the branch is stored in the branch flag register (BRFR).

1. A PC trace is started by setting the PC trace enable bit (PCTE) to 1 in BRCR. When

2. The address of the instruction executed immediately before the branch occurred car calculated from the address stored in BRSR and the pointer stored in BRFR. Design address stored in BRSR as BSA, the pointer stored in BRFR as PID, and the address

the branch as IA, then IA is found from the following equation:

$$IA = BSA - 2 \times PID$$

destination is executed. In the case illustrated in figure 6.2., the address of instruction executed immediately before the branch, is calculated from the equation IA = BSA However, if branch "branch" is a delayed branch instruction with a delay slot and the destination is a 4n+2 address, branch destination address "Dest" specified by the branch instruction is stored directly in BRSR. In this case, therefore, equation IA = BSA – not applied, and PID is invalid. BSA is at a 4n+2 boundary in this case only, categorshown in table 6.3.

Caution is necessary if an interrupt (branch) occurs before the instruction at the branch

Figure 6.2 When Interrupt Occurs before Branch Instruction Is Execu

Table 6.3 BSA Values Stored in Exception Handling before Execution of Bran Destination Instruction

Branch	(Dest)	BSA	of BRSR and BRFR
Delay	4n	4n	$Exec = IA = BSA - 2 \times PID$
-	4n + 2	4n + 2	Dest = BSA
No delay	4n or 4n + 2	4n	Exec = $IA = BSA - 2 \times PID$

If PID is an odd number, the value incremented by 2 indicates the instruction buffer equations in the table do not take this into account. Therefore, the calculation can using the values of BSA stored in BRSR and PID stored in BRFR.

- The location indicated by the address before branch occurrence, IA, differs accord kind of branch.
 - a. Branch instruction: Branch instruction address
 - b. Repeat loop: 2nd instruction from last in repeat loop

 Repeat Start: inst (1):

 RPDP

- c. Interrupt: Instruction executed immediately before interrupt
 - The address of the first instruction in the interrupt routine is stored in BRDR.

In a repeat loop consisting of no more than three instructions, an instruction fetch generated. As the branch destination address is unknown, a PC trace cannot be per

BARB = H'00003080 / BAMRB = H'0000007F / BBRB = H'005BARC = H'00008010 / BAMRC = H'000000006 / BBRC = H'005

BDRC = H'000000000 / BDMRC = H'000000000

BDRD = H'000000000 / BDMRD = H'000000000

Bus cycle: CPU, instruction fetch (pre-execution), read (operand size not included in cond Channel C: Address: H'00008010; address mask: H'0000000

A user break interrupt is generated after execution of the instruction at address H'00 before execution of instructions at addresses H'00003080 to H'000030FF, after exec instructions at addresses H'00008010 to H'00008016, or before execution of the ins address H'0000FF04.

Channel D: Address:

RENESAS

Channel B: Address:

Rev. 2.00, 03/05, page 244 of 884

Channel A: Address:

Set conditions: All channels independent

Data:

Data:

BRCR = H'04000400

BARD = H'0000FF04 / BAMRD = H'00000000 / BBRD = H'005

H'00000404; address mask: H'0000000 Bus cycle: CPU, instruction fetch (post-execution)

H'00003080; address mask: H'0000007

H'00000000; data mask: H'00000000

read (operand size not included in cond

H'0000FF04; address mask: H'0000000

read (operand size not included in cond

H'00000000; data mask: H'00000000

Bus cycle: CPU, instruction fetch (post-execution)

Bus cycle: CPU, instruction fetch (pre-execution),

read (operand size not included in cond

Channel A:		H'00027128; address mask: H'0000000
	Bus cycle:	CPU, instruction fetch (pre-execution)
Channel B:	Address:	H'00031415; address mask: H'000000

Bus cycle: CPU, instruction fetch (pre-execution)

Bus cycle: CPU, instruction fetch (pre-execution)

Bus cycle: CPU, instruction fetch (pre-execution)

read (operand size not included in con

H'00037226; address mask: H'000000

H'00000000; data mask: H'00000000

H'0003722E; address mask: H'000000

H'00000000: data mask: H'00000000

A user break interrupt is generated by a channel C and D sequential condition mat execution of the instruction at address H'0003722E following execution of the instruction

Channel C: Address:

Channel D: Address:

cycle.

even address.

address H'00037226.

Data:

Data:

On channel A, a user break interrupt is not generated as an instruction fetch is not

On channel B, a user break interrupt is not generated as an instruction fetch is perf

RENESAS

Channel A: Not used

Channel B: Not used

Channel C: Address: H'00037226; address mask: H'0000000

> Data: H'00000000: data mask: H'00000000 Bus cycle: CPU, instruction fetch (pre-execution),

Channel D: Address: H'0003722E; address mask: H'0000000

> H'00000000; data mask: H'00000000 Bus cycle: CPU, instruction fetch (pre-execution),

As the channel C break condition is a write cycle, the condition is not matched, and sequential conditions are not satisfied, a user break interrupt is not generated.

BDRD = H'000000000 / BDMRD = H'000000000

Data:

D. Register settings: BBRA = H'0000

BDRC = H'000000000 / BDMRC = H'000000000

BRCR = H'00102020 / BETRC = H'0005 / BETRD = H'000A

Channel A: Not used

Channel B: Address:

Data: Bus cycle: CPU, instruction fetch (pre-execution),

Channel C: Address:

Data: H'00000000; data mask: H'00000000 Bus cycle: CPU, instruction fetch (pre-execution),

Execution-times break enabled (5 times)

H'00000500; address mask: H'0000000

H'00000A00; address mask: H'0000000

H'00000000; data mask: H'00000000

Rev. 2.00, 03/05, page 246 of 884

Register settings: BARA = H'00123456 / BAMRA = H'000000000 / BBRA = H'00

BARC = H'000ABCDE / BAMRC = H'0000000FF / BBRC = H

BDRC = H'0000A512 / BDMRC = H'000000000

BARD = H'1001E000 / BAMRD = H'FFFF0000 / BBRD = H'0BDRD = H'00004567 / BDMRD = H'000000000

BRCR = H'00000808

Set conditions: All channels independent

CI O Data Access Cycle Dieak Condition Settings

Channel A: Address:

H'00123456; address mask: H'000000 Bus cycle: CPU, data access, read (operand size r in conditions)

Channel B: Address: H'01000000: address mask: H'000000 Bus cycle: CPU, data access, read, word

Channel C: Address: H'000ABCDE; address mask: H'0000000 H'0000A512; data mask: H'00000000 Data:

Bus cycle: CPU, data access, write, word Channel D: Y address: H'1001E000; address mask: H'FFFF00

Data: H'00004567: data mask: H'00000000 Bus cycle: CPU, data access, write, word

On channel A, a user break interrupt is generated by a longword read at address H word read at address H'00123456, or a byte read at address H'00123456.

On channel B, a user break interrupt is generated by a word read at address H'0100 On channel C, a user break interrupt is generated when H'A512 is written by word

address from H'000ABC00 to H'000ABCFE. On channel D, a user break interrupt is generated when H'4567 is written by word

address H'1001E000 in Y memory space.

Rev. 2.00, 03/05, pag

Channel A: Address: H'00314156; address mask: H'0000000

Bus cycle: DMAC, instruction fetch, read (operand included in conditions)

Channel B: Not used

Channel C: Not used

Channel D: Address:

is written by byte access to address H'00055555.

Data: H'00007878; data mask: H'00000F0F

Bus cycle: DMAC, data access, write, byte

H'00055555; address mask: H'0000000

On channel A, a user break interrupt is not generated as an instruction fetch is not p a DMAC cycle.

a DMAC cycle.

On channel D, a user break interrupt is generated when the DMAC writes H'7* (*: 1

Rev. 2.00, 03/05, page 248 of 884

constituting the first break conditions of adjacent channels are specified as a pr break (PCB bit cleared to 0 in BRCR) and an instruction fetch (designated by t cycle register), note that when the bus cycle conditions for the two channels ar

- simultaneously, a break is effected and the BRCR condition match flags are se 3. When changing a register setting, the written value normally becomes effective in In an on-chip memory fetch, two instructions are fetched simultaneously. If the fet second instruction has been set as a break condition, even if the break condition is
- modifying the relevant UBC registers immediately after the fetch of the first instru break interrupt will still be generated prior to the second instruction. To fix a timir the setting is definitely changed, the last register value written should be read with access. The changed setting will be valid from this point on.
 - 4. If a user break interrupt is generated by an instruction fetch condition match, and t is matched again in the UBC during execution of the exception service routine, ex handling for that break will be executed when the interrupt request mask value in S 14 or below. Therefore, when masking addresses and setting an instruction fetch/p execution condition to perform step-execution, ensure that an address match does
 - 5. Note the following when specifying an instruction in a repeat loop that includes a instruction as a break condition.

during execution of the UBC's exception service routine.

- When an instruction in a repeat loop is specified as a break condition:
- a. A break will not occur during execution of a repeat loop comprising no more to instructions.
- b. When an execution-times break is set, an instruction fetch from memory will n during execution of a repeat loop comprising no more than three instructions.

6. Do not execute a branch instruction immediately after reading a PC trace register (

- Consequently, the value in the break execution times register (BETRC or BET be decremented.

BRSR, or BRDR).

Rev. 2.00, 03/05, pag RENESAS

7.1.1 Features

The BSC has the following features:

- Address space is managed as five spaces
 - Maximum linear 32 Mbytes for each of the address spaces CS0 to CS4
 - Memory type (DRAM, synchronous DRAM, burst ROM, etc.) can be specified space.
 - Bus width (8, 16, or 32 bits) can be selected for each space.
 - Wait state insertion can be controlled for each space.
 - Control signals are output for each space.

Cache

- Cache area and cache-through area can be selected by access address.
- In cache access, in the event of a cache access miss 16 bytes are read consecuti byte units to fill the cache. Write-through mode/write-back mode can be select writes.
- In cache-through access, access is performed according to access size.

Refresh

- Supports CAS-before-RAS refresh (auto-refresh) and self-refresh.
- Refresh interval can be set by the refresh counter and clock selection.
- Intensive refreshing by means of refresh count setting (1, 2, 4, 6, or 8)

Direct interface to DRAM

- Row/column address multiplex output.
- Burst transfer during reads, fast page mode for consecutive accesses.
- TP cycle generation to secure \overline{RAS} precharge time.
- EDO mode
- Direct interface to synchronous DRAM
 - Row/column address multiplex output.
 - Selection of burst read, single write mode or burst read, burst write mode
 - Bank active mode

Rev. 2.00, 03/05, pag




Figure 7.1 BSC Block Diagram

Rev. 2.00, 03/05, pag

--- --- ----**g**-----

201 10 20	1,0	1112	use D15 to D0; when reading or writing a 8-bit width D7 to D0. With 8-bit accesses that read or write a 33 area, input and output the data via the byte position by the lower address bits of the 32-bit bus
BS	Output	Hi-Z	Indicates start of bus cycle or monitor. With the basi (device interfaces except for DRAM, synchronous D signal is asserted for a single clock cycle simultaneous address output. The start of the bus cycle can be deby this signal
CS0 to CS4	Output	Hi-Z	Chip select. $\overline{\text{CS3}}$ is not asserted when the CS3 space
RD/WR	Output	Hi-Z	Read/write signal. Signal that indicates access cycle (read/write). Connected to WE pin when DRAM/syn DRAM is connected
RAS	Output	Hi-Z	RAS pin for DRAM/synchronous DRAM
CAS/OE	Output	Hi-Z	Open when using DRAM
			Connected to $\overline{\text{OE}}$ pin when using EDO RAM
			Connected to $\overline{\text{CAS}}$ pin when using synchronous DR
RD	Output	Hi-Z	Read pulse signal (read data output enable signal). connected to the device's \overline{OE} pin; when there is an data buffer, the read cycle data can only be output v signal is low
WAIT	Input	Don't care	Hardware wait input
BRLS	Input	Input	Bus release request input
BGR	Output	Output	Bus grant output
CKE	Output	Output	Synchronous DRAM clock enable control. Signal for synchronous DRAM self-refresh

D31 to D0

IVECF

DREQ0

DACK0

Output

Input

Output

Rev. 2.00, 03/05, page 254 of 884

Output

Output

Input

I/O

Hi-Z

32-bit data bus. When reading or writing a 16-bit wid

Interrupt vector fetch

DMA acknowledge 0

DMA request 0

CAS3	Output Output	Hi-Z Hi-Z	When DRAM is used, con significant byte (D31 to D2	•
CAS2	Output	⊔ i 7	NACE DEPARTS I	
	•	1 II-Z	byte (D23 to D16)	nected to CAS pin for th
CAS1	Output	Hi-Z	When DRAM is used, con (D15 to D8)	nected to CAS pin for th
CAS0	Output	Hi-Z	When DRAM is used, con significant byte (D7 to D0)	•
STATS0, STATS1	Output	Output	Bus master identification	00: CPU 01: DMAC 10: E-DMAC 11: Other
BUSHIZ	Input	Input	Signal used in combination strobe signals in the highbus cycle.	

WE2

WE₁

WE0

DQMLU/

DQMLL/

Output

Output

Hi-Z

Hi-Z

RENESAS

Rev. 2.00, 03/05, pag

the second byte (D23 to D16). For ordinary space,

When synchronous DRAM is used, connected to D

the third byte (D15 to D8). For ordinary space, indi

When synchronous DRAM is used, connected to D

the least significant byte (D7 to D0). For ordinary s

writing to the second byte

to the third byte

Initialization Procedure: Do not access a space other than CS0 until the settings for the to memory are completed.

Table 7.2 Register Configuration

Name	Abbre- viation	R/W	Initial Value	Address*1	Α
Bus control register 1	BCR1	R/W	H'03F0	H'FFFFFFE0	1
Bus control register 2	BCR2	R/W	H'00FC	H'FFFFFFE4	1
Bus control register 3	BCR3	R/W	H'0F00	H'FFFFFFC	1
Wait control register 1	WCR1	R/W	H'AAFF	H'FFFFFE8	1
Wait control register 2	WCR2	R/W	H'000B	H'FFFFFFC0	1
Wait control register 3	WCR3	R/W	H'0000	H'FFFFFFC4	1
Individual memory control register	MCR	R/W	H'0000	H'FFFFFEC	1
Refresh timer control/status register	RTCSR	R/W	H'0000	H'FFFFFFF0	1
Refresh timer counter	RTCNT	R/W	H'0000	H'FFFFFFF4	1
Refresh time constant register	RTCOR	R/W	H'0000	H'FFFFFF8	1

Notes: 1. This address is for 32-bit accesses; for 16-bit accesses add 2.

2. 16-bit access is for read only.

The chip has 16-kbyte RAM as on-chip memory. The on-chip RAM is divided into an a Y area, which can be accessed in parallel with the DSP instruction. See the SH-1/SF Programming Manual for more information.

There are several spaces for cache control. These include the associative purge space a purges, address array read/write space for reading and writing addresses (address tags array read/write space for forced reads and writes of data arrays.

Table 7.3 Address Map

H'10000000-H'1000DFFF H'1000E000-H'1000EFFF

H'1000F000-H'1001DFFF

H'20000000-H'21FFFFF

Address	Space	Memory
H'00000000-H'01FFFFF	CS0 space, cache area	Ordinary space or burst ROM
H'02000000-H'03FFFFF	CS1 space, cache area	Ordinary space
H'04000000-H'05FFFFF	CS2 space, cache area	Ordinary space or synchronous DRAM*2
H'06000000-H'07FFFFF	CS3 space, cache area	Ordinary space, synchronous DRAM*2, or DRAM
H'08000000-H'09FFFFF	CS4 space, cache area	Ordinary space (I/O device)
H'0A000000-H'0FFFFFF	Reserved*1	

H'1001E000-H'1001EFFF	On-chip Y RAM area
H'1001F000-H'1FFFFFF	Reserved*1

area

H'22000000-H'23FFFFFF CS1 space, cache-through Ordinary space area

Reserved*1

Reserved*1

On-chip X RAM area

CS0 space, cache-through

Rev. 2.00, 03/05, pag

Ordinary space or burst

ROM

H'4A000000-H'5FFFFFF	Reserved*1
H'60000000-H'7FFFFFF	Address array, read/write space
H'80000000-H'BFFFFFF	Reserved*1
H'C0000000-H'C0000FFF	Data array, read/write space
H'C0001000-H'DFFFFFF	Reserved*1
H'E0000000-H'FFFEFFF	Reserved*1

H'FFFF0000-H'FFFF0FFF For setting synchronous

H'FFFF8000-H'FFFF8FFF For setting synchronous

H'FFFFC00-H'FFFFFFF On-chip peripheral modules

precharge mode is always used.

H'FFFF1000-H'FFFF7FF Reserved*1

H'FFFC000-H'FFFBFFF Reserved*1

Rev. 2.00, 03/05, page 258 of 884

DRAM mode

DRAM mode

Notes: 1. Do not access reserved spaces, as operation cannot be guaranteed.

2. Bank-active mode is not supported for CS2 space synchronous DRAM acce

Bank-active mode is supported for CS3 space synchronous DRAM access.

H'40000000-H'49FFFFF

Associative purge space

	I	n

	Bit:
Initial va	aluo:
	aiue. ⊇///·

R/W:

6 A1LW0

R/W

5 A0LW1

1

R/W

R/W

4

A0LW0

R/W

3

A4EN

R/W

2

R

R/W

1

0

DRAN

A1LW1 1

R/W

R

7

1 R/W

1

DIAN 0

DRAM2

0

R/W R/W

Initialize the ENDIAN, BSTROM, PSHR, and DRAM2 to DRAM0 bits after a power and do not change their values thereafter. To change other bits by writing to them, wri value as they are initialized to. Do not access any space other than CS0 until the regist

initialization ends.

R/W

R/W

Bit 15—Reserved: This bit is always read as 0. The write value should always be 0. Bits 14 and 13—Long Wait Specification for Area 4 (A4LW1, A4LW0): From 3 to 14

are inserted in CS4 space accesses when the wait control bits (W41, W40) in wait con 2 (WCR2) are set as long wait (i.e., are set to 11) (see table 7.4).

data is the lowest byte address and byte data goes in order toward the LSB. For little-e format, the LSB of byte data is the lowest byte address and byte data goes in order tow MSB. When this bit is 1, the data is rearranged into little-endian format before transfe CS2 space is read or written to. It is used when handling data with little-endian process running programs written with conscious use of little-endian format.

Data rearrangement into little-endian format requires no extra processing time

Bit 12—Endian Specification for Area 2 (A2ENDIAN): In big-endian format, the MS

Bit 12: A2ENDIAN	Description
0	Big-endian
1	Little-endian



Rev. 2.00, 03/05, pag

memory interface setting is made for CS2 and CS3, from 3 to 14 wait cycles are inserted CS3 accesses when the bits specifying the respective area waits in the wait control bits W20 or W31, W30) in wait control register 1 (WCR1) are set as long waits (i.e., are set

Bits 7 and 6—Long Wait Specification for Area 1 (A1LW1, A1LW0): From 3 to 14 ware inserted in area 1 accesses when the wait control bits (W11, W10) in wait control re (WCR1) are set as long wait (i.e., are set to 11) (see table 7.4).

Bits 5 and 4—Long Wait Specification for Area 0 (A0LW1, A0LW0): When the basic interface setting is made for CS0, from 3 to 14 wait cycles are inserted in CS0 accesses wait control bits (W01, W00) in wait control register 1 (WCR1) are set as long wait (i.e. 11) (see table 7.4).

Bit 3—Endian Specification for Area 4 (A4ENDIAN): In big-endian mode, the most si byte (MSB) is the lowest byte address, and byte data is aligned in order toward the least byte (LSB). In little-endian mode, the LSB is the lowest byte address, and byte data is a order toward the MSB. When this bit is set to 1, data in read/write accesses to the CS4 rearranged into little endian order before being transferred. This is used for data exchange

little-endian processor or when executing a program written with awareness of little-en Note: Data rearrangement into little-endian format requires no extra processing time.

Bit 3: A4ENDIAN	Description	
0	Big endian	
1	Little endian	
	_	

table 7.4).

	1	CS2 and CS3 are synchronous DRAM spaces
1	0	Reserved (do not set)
	1	Reserved (do not set)

Table 7.4 Wait Values Corresponding to BCR1 and BCR3 Register Settings (A

BCR3	BCR1		
AnLW2	AnLW1	AnLW0	Wait Value
0	0	0	3 cycles inserted
		1	4 cycles inserted
	1	0	5 cycles inserted
		1	6 cycles inserted
1 0	0	0	8 cycles inserted
	1	10 cycles inserted	
	1	0	12 cycles inserted
		1	14 cycles inserted

Note: n = 0 to 4

AHLW2, AHLW1, and AHLW0 are common to CS2 and CS3.

	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R
Initialize BC the same val the register i	lues as th	ose the bi						_
The CS0 spa Bus Width o		-		et with pir	ns MD4 ai	nd MD3. S	See section	3.3, 0

A2SZ1

1

A2SZ0

1

A1SZ1

1

A1SZ0

1

0

Bits 15 to 10—Reserved: These bits are always read as 0. The write value should always

A3SZ0

1

A3SZ1

1

Initial value:

Bits 9 and 8—Bus Size Specification for Area 4 (CS4) (A4SZ1, A4SZ0)

Bit 9: A4SZ1	Bit 8: A4SZ0	Description	
0	0	Longword (32-bit) size	(lı
	1	Byte (8-bit) size	
1	0	Word (16-bit) size	
	1	Longword (32-bit) size	

Bits 7 and 6—Bus Size Specification for Area 3 (CS3) (A3SZ1, A3SZ0). Effective only ordinary space is set.

Bit 7: A3SZ1	Bit 6: A3SZ0	Description	
0	0	Reserved (do not set)	
	1	Byte (8-bit) size	
1	0	Word (16-bit) size	
	1	Longword (32-bit) size	(Ir



Bits 3 and 2—Bus Size Specification for Area 1 (CS1) (A1SZ1, A1SZ0)

Bit 3: A1SZ1	Bit 2: A1SZ0	Description	
0	0	Reserved (do not set)	
	1	Byte (8-bit) size	
1	0	Word (16-bit) size	
	1	Longword (32-bit) size	(

Bits 1 and 0—Reserved: These bits are always read as 0. The write value should always

7.2.3 Bus Control Register 3 (BCR3)

15

Bit:

	_	_	_	_	A4LW2	AHLW2	A1LV
Initial value:	0	0	0	0	1	1	1
R/W:	R	R	R	R	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	DSWW1	DSWW0	_	_	_	BASEL	EDC
Initial value:	0	0	0	0	0	0	0
R/M⋅	R/M	RΛM	R	R	R	R/M	RΛΛ

13

12

11

10

9

Initialize the BASEL, EDO, and BWE bits after a power-on reset and do not write to thereafter. To change other bits by writing to them, write the same value as they are in Do not access any space other than CSO until the register initialization ends.

Bits 15 to 12—Reserved bits: These bits are always read as 0. The write value should

Bits 11 to 8—Long Wait Specification for Areas 0 to 4 (AnLW2): When the basic me interface setting is made for CS n, from 3 to 14 wait cycles are inserted in CS n access according to the combination with the long wait specification bits (AnLW1 and AnLW

RENESAS

Rev. 2.00, 03/05, pag

	1	1 wait
1	0	2 waits
	1	Reserved (do not set)
'-		
Bits 5 to 3	B—Reserved bits: T	hese bits are always read as 0. The write value should alv

Bit 2—Number of Banks Specification when Using 64M Synchronous DRAM (BASE) 64M synchronous DRAM is specified by AMX2 to AMX0 in MCR, the number of bar specified.

Bit 2: BASEL	Description	
0	4 banks	(
1	2 banks	

Bit 1—EDO Mode Specification (EDO): Enables EDO mode to be specified when DR specified for CS3 space.

Bit 1: EDO Description

Bit 1: EDO	Description
0	High-speed page mode
1	EDO mode

Bit 0—Synchronous DRAM Burst Write Specification (BWE): Enables burst write mospecified when synchronous DRAM is specified for CS2 or CS3 space.

Bit 0: BWE	Description	
0	Single write mode	(
1	Burst write mode	



Initial value:	1	1	1	1	1	1	1
R/W:	R/W						

W21

W20

W11

W10

M0.

Do not access a space other than CS0 until the settings for register initialization are co

W31

W30

Bits 15 to 8—Idles between Cycles for Areas 3 to 0 (IW31 to IW00): These bits speci cycles inserted between consecutive accesses to different CS spaces. Idles are used to conflict between ROM or the like, which is slow to turn the read buffer off, and fast n I/O interfaces. Even when access is to the same space, idle cycles must be inserted whaccess is followed immediately by a write access. The idle cycles to be inserted comp specification for the previously accessed space. The set values below show the minim of idle cycles; more cycles than indicated by the Idles between Cycles setting may act inserted.

IW31, IW21, IW11, IW01	IW30, IW20, IW10, IW00	Description
0	0	No idle cycle
	1	One idle cycle inserted
1	0	Two idle cycles inserted
	1	Four idle cycles inserted

1	Complies with the long wait speci
	bus control register 1, 3 (BCR1, E

External wait input is enabled (Ir

 When CS3 is DRAM, the number of CAS assert cycles is specified by wait control and W30

Bit 7: W31	Bit 6: W30	Description
0	0	1 cycle
	1	2 cycles
1	0	3 cycles
	1	Reserved (do not set)

When external wait mask bit A3WM in WCR2 is 0 and the number of \overline{CAS} assert to 2 or more, external wait input is enabled.

• When CS2 or CS3 is synchronous DRAM, CAS latency is specified by wait control and W30, and W21 and W20, respectively

W31, W21	W30, W20	Description	
0	0	1 cycle	
	1	2 cycles	
1	0	3 cycles	
	1	4 cycles	(Ir

With synchronous DRAM, external wait input is ignored regardless of any setting.

Rev. 2.00, 03/05, page 266 of 884



Initial value:	0	0	0	0	1	0	1
R/W:	R	R	R	R	R/W	R/W	RΛ
ts 15 and 14—Nu	mber of E	External W	aits Speci	fication f	or Area 4 ((A4WD1,	A4W

— | IW41 | IW40 |

W4

Bits 15 and 14—Number of External Waits Specification for Area 4 (A4WD1, A4WD bits specify the number of cycles between acceptance of CS4 space external wait negator $\overline{\text{WEn}}$ negation.

Bit 15: A4WD1	Bit 14: A4WD0	Description
0	0	1 cycle
	1	2 cycles
1	0	4 cycles
	1	Reserved (do not set)

Bit 13—Reserved bit. This bit is always read as 0. The write value should always be 0.

Bits 12 to 8—External Wait Mask Specification for Areas 0 to 4 (A4WM to A0WM):

Bits 12 to 8—External Wait Mask Specification for Areas 0 to 4 (A4WM to A0WM): enable waits to be masked for CS spaces 0 to 4. When a value other than 00 is set in the control bits for CS spaces 0 to 4 (W41 to W00), external wait input can be enabled, but input can be masked by setting these bits to 1. With synchronous DRAM, external wait ignored regardless of the settings.

1 Don't care Don't care External wait input	ignored
---	---------

Bits 3 and 2—Idles between Cycles for Area 4 (IW41, IW40): These bits specify idle conserted between cycles in CS4 in the same way as for CS 0 to 3. The set values below minimum number of idle cycles; more cycles than indicated by the Idles between Cycle may actually be inserted.

Bits 7 to 4—Reserved bits: These bits are always read as 0. The write value should alw

Bit 3: IW41	Bit 2: IW40	Description	
0	0	No idle cycle	
	1	One idle cycle inserted	
1	0	Two idle cycles inserted	(
	1	Four idle cycles inserted	

Bits 1 and 0—Wait Control for Area 4 (W41, W40): These bits specify waits for CS4 i way as for areas 0 to 3.

Bit 1: W41	Bit 0: W40	Description
0	0	No wait. External wait input disabled without wa
	1	One wait. External wait input enabled with one
1	0	Two waits. External wait input enabled with two
	1	Complies with the long wait specification of bus

enabled

RENESAS

registers 1 and 3 (BCR1, BCR3). External wait

(Ir

	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bits 15 and 0.	14—Res	erved bit	s: These b	its are alw	vays read a	as 0. The v	write value	e shoul
Bits 13 to 11 the number of								

0

1

0

Bit 11: A4SW0

0

0

Bit 12: A4SW1

0

Initial value:

Bit 13: A4SW2

0

|A3SHW1|A3SHW0|A2SHW1|A2SHW0|A1SHW1|A1SHW0|A0SH

0

0

Description

0.5 cycles

1.5 cycle

0

0

(

1	0	0	5.5 cycles 7.5 cycles
		1	Reserved (do not set)
	1	0	Reserved (do not set)
		1	Reserved (do not set)

Bits 9 and 8—Area 4 RD/WEn Negation to Address/CS4 Hold (A4HW1, A4HW0): T S В

		<u></u>	$\overline{D/WEn}$ negation to address/ $\overline{CS4}$ hold for the C	
Bit 9:	A4HW1	Bit 8: A4HW0	Description	
0		0	0.5 cycle, $\overline{\text{CS4}}$ hold cycle = 0 cycles	(
		1	1.5 cycle, CS4 hold cycle = 1 cycle	
1		0	3.5 cycle, CS4 hold cycle = 3 cycles	
		1	5.5 cycle, CS4 hold cycle = 5 cycles	



Rev. 2.00, 03/05, pag

	ı	1.5 cycle, CSH Hold cycle = 1 cycle
1	0	2.5 cycle, $\overline{\text{CSn}}^*$ hold cycle = 2 cycles
	1	Reserved (do not set)
Note: * n = 0	to 3	

7.2.7 Individual Memory Control Register (MCR)

14

RCD0

0

R/W

15

TRP0

0

R/W

Bit:

R/W:

Initial value:

Bit:	7	6	5	4	3	2	1
	AMX2	SZ	AMX1	AMX0	RFSH	RMODE	TRP1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

13

TRWL0

0

R/W

12

TRAS1

0

R/W

11

TRAS0

0

R/W

10

ΒE

0

R/W

9

RASD

0

R/W

The TRP1, TRP0, RCD1, RCD0, TRWL1, TRWL0, TRAS1, TRAS0, BE, RASD, AM AMX0 and SZ bits are initialized after a power-on reset. Do not write to them thereafter writing to them, write the same values as they are initialized to. Do not access CS2 or C register initialization is completed.

Bits 1 and 15—RAS Precharge Time (TRP1, TRP0): When DRAM is connected, speciminimum number of cycles after \overline{RAS} is negated before the next assert. When synchron DRAM is connected, specifies the minimum number of cycles after precharge until a b command is output. See section 7.5, Synchronous DRAM Interface, for details.

•	For sy	vnchronous	DRAM	interface
---	--------	------------	------	-----------

BITT: TRPT	BIT 15: TRPU	Description
0	0	1 cycle
	1	2 cycles
1	0	3 cycles
	1	4 cycles

Bits 0 and 14—RAS-CAS Delay (RCD1, RCD0): When DRAM is connected, specific number of cycles after RAS is asserted before CAS is asserted. When synchronous DI connected, specifies the number of cycles after a bank active (ACTV) command is isserted or write command (READ, READA, WRIT, WRITA) is issued.

Bit 0: RCD1 Bit 14: RCD0 Description

Bit 0: RCD1	Bit 14: RCD0	Description	
0	0	1 cycle	(
	1	2 cycles	
1	0	3 cycles	
	1	Reserved (do not set)	
-			

in the bank active mode, this bit specifies the number of cycles after the write cycle be start-up of the auto-precharge. Based on this number of cycles, the timing at which the command can be issued is calculated within the bus controller. In bank active mode, the specifies the number of cycles before the precharge command is issued after the write issued. This bit is ignored when memory other than synchronous DRAM is connected.

Bits 8 and 13—Write-Precharge Delay (TRWL1, TRWL0): When the synchronous D

issued. This bit is	s ignored when mem	ory other than synchronous DRAM is connected
Bit 8: TRWL1	Bit 13: TRWL0	Description
0	0	1 cycle
	1	2 cycles
1	0	3 cycles
	1	Reserved (do not set)
		-

RENESAS

Rev. 2.00, 03/05, pag

Description

After an auto-refresh command is issued, a bank active command is not issued for TRA regardless of the TRP bit setting. For synchronous DRAM, there is no \overline{RAS} assertion p there is a limit for the time from the issue of a refresh command until the next access. The set to observe this limit. Commands are not issued for TRAS cycles when self-refresh is

• For synchronous DRAM interface

Bit 12: TRAS1	Bit 11: TRAS0	Description	
0	0	3 cycles	(1
	1	4 cycles	
1	0	6 cycles	
	1	9 cycles	

Bit 10—Burst Enable (BE)

Bit 10: BE

	•	
)	Burst disabled	(Ir
1	High-speed page mode during DRAM and ED0 interfacing is e	enable
	Burst access conditions are as follows:	
	 Longword access, cache fill access, or DMAC 16-byte tran- bus width 	sfer,
	Cache fill access or DMAC 16-byte transfer, with 32-bit but	s widt
	During synchronous DRAM access, burst operation is always regardless of this bit	enabl

For synchronous DRAM, access ends in the bank active state. This

valid for area 3. When area 2 is synchronous DRAM, the mode is a precharge

Bits 7, 5, and 4—Address Multiplex (AMX2 to AMX0)

• For DRAM interface

Bit 7: AMX2	Bit 5: AMX1	Bit 4: AMX0	Description
0	0	0	8-bit column address DRAM
		1	9-bit column address DRAM
	1	0	10-bit column address DRAM
		1	11-bit column address DRAM
1	0	0	Reserved (do not set)
		1	Reserved (do not set)
	1	0	Reserved (do not set)
		1	Reserved (do not set)

	1	64-Mbit SDRAM $(8M \times 8 \text{ bits})^{*1}$, 128- SDRAM $(8M \times 16 \text{ bits})^{*1*4}$, 256-Mbit $(8M \times 32 \text{ bits})^{*1*5}$
1	0	Reserved (do not set)
	1	2-Mbit SDRAM (128k × 16 bits)
When SZ bit in be made.	MCR is 0 (16-b	it bus width), these settings are reserved and

Notes: 1. When SZ bit in MCR is 0 (16-bit bus width), these settings are reserved and be made.
 See figure 7.34, 64-Mbit Synchronous DRAM (2 Mwords × 32 Bits) Connection to a 64 Mbit SDRAM (2Mx) 33 bits).

See figure 7.34, 64-Mbit Synchronous DRAM (2 Mwords × 32 Bits) Connection to a 64-Mbit SDRAM (2M × 32 bits).
 See figure 7.35 for the method of connection to a 128-Mbit SDRAM (4M × 3).

SDRAM $(4M \times 32 \text{ bits})^{*3}$

- 4. Connect a 128-Mbit SDRAM with (8M \times 16 bits) through a 32-bit bus as sho 7.36.
- 5. See figure 7.37 for the method of connection to a 256-Mbit SDRAM (8M \times 33)

Bit 6—Memory Data Size (SZ): For synchronous DRAM and DRAM space, the data b BCR2 is ignored in favor of the specification of this bit.

BCR2 is ignored in favor of the specification of this bit.			
Bit 6: SZ	Description		
0	Word (16 bits)	(Ir	

Longword (32 bits)

1

mode is entered immediately after the RMODE bit is set to 1. When the RFSH bit is 1 is 0, a CAS-before-RAS refresh or auto-refresh is performed at the interval set in the 8 timer. When a refresh request occurs during an external area access, the refresh is performed at the interval set in the 8 timer. When a refresh request occurs during an external area access, the refresh is performed at the interval set in the 8 timer. When a refresh request occurs during an external area access, the refresh is performed at the interval set in the 8 timer. When a refresh request occurs during an external area access, the refresh is performed at the interval set in the 8 timer. When a refresh request occurs during an external area access, the refresh is performed at the interval set in the 8 timer. When a refresh request occurs during an external area access, the refresh is performed at the interval set in the 8 timer.

Bit 2: RMODE	Description
0	Normal refresh
1	Self-refresh

self-refresh.

	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bits 15 to 8-	–Reserve	ed: These	bits are al	ways read	as 0. The	write valı	ie should a	always

CKS2

0

CKS1

0

CKS0

0

RRC2

0

RRC1

0

Bit 7—Compare Match Flag (CMF): This status flag, which indicates that the values of and RTCOR match, is set/cleared under the following conditions:

CMF

0

Initial value:

CMIE

0

Bit 7: CMF	Description
0	[Clearing condition]
	After RTCSR is read when CMF is 1, 0 is written in CMF
1	[Setting condition]
	RTCNT = RTCOR

Bit 6—Compare Match Interrupt Enable (CMIE): Enables or disables an interrupt requby the CMF bit of RTCSR when CMF is set to 1.

Bit 6: CMIE	Description	
0	Interrupt request caused by CMF is disabled	(I
1	Interrupt request caused by CMF is enabled	

1	0	Рф/2048	18		
	1	Рф/4096			
Bits 2 to 0—Refresh Count (RR	RC2 to RRC0)	: These bits specify the number o	f conse		
		~~~~			

P₀/1024

refreshes to be performed when the refresh timer counter (RTCNT) and refresh time cregister (RTCOR) values match and a refresh request is issued.

Bit 2: RRC2	Bit 1: RRC1	Bit 0: RRC0	Description
0	0	0	1 refresh
		1	2 refreshes
	1	0	4 refreshes
		1	6 refreshes
1	0 0		8 refreshes
		1	Reserved (do not set)
	1	0	Reserved (do not set)
		1	Reserved (do not set)

# 7.2.9 Refresh Timer Counter (RTCNT)

R/W:

R/W

Bit:	15	14	13	12	11	10	Ş
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	C
R/W:	R	R	R	R	R	R	F
Bit:	7	6	5	4	3	2	1
Initial value.	0	0	0	0	0	0	(

R/W

R/W

RENESAS

R/W

R/W

Rev. 2.00, 03/05, pag

R/W

R/W


Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

RTCOR is an 8-bit read/write register. The values of RTCOR and RTCNT are constant compared. When the values correspond, the compare match flag (CMF) in RTCSR is s RTCNT is cleared to 0. When the refresh bit (RFSH) in the individual memory control (MCR) is set to 1, a refresh request signal occurs. The refresh request signal is held unt operation is actually performed. If the refresh request is not processed before the next reprevious request becomes ineffective.

When the CMIE bit in RTCSR is set to 1, an interrupt request is sent to the controller b match signal. The interrupt request is output continuously until the CMF bit in RTCSR When the CMF bit clears, it only affects the interrupt; the refresh request is not cleared operation. When a refresh is performed and refresh requests are counted using interrupt can be set simultaneously with the interval timer interrupt.

Bits 15 to 8—Reserved: These bits are always read as 0. The write value should always

width of devices connected to the respective spaces is specified statically, and the data cannot be changed for each access cycle. Figures 7.2 to 7.4 show the relationship betw data widths and access units.



15

16,15

000002

000000

31

24 , 23

Figure 7.2 32-Bit External Devices and Their Access Units

0

0

Word read/write of addre

Longword read/write of a

8,7

8,7




Figure 7.3 16-Bit External Devices and Their Access Units

Rev. 2.00, 03/05, pag

000002	15	8	
000003	7	0 .	√ Word read/write of address 2
000000	31	24 `	
000001	23	16	
000002	15	8	
000003	7	0 ,	Longword read/write of address 0

Figure 7.4 8-Bit External Devices and Their Access Units

### 7.3.2 Connection to Little-Endian Devices

compatibility with devices that use little-endian format (in which the LSB is the 0 positions byte data lineup). When the endian specification bit of BCR1 is set to 1, CS2, CS4 space endian. The relationship between device data width and access unit for little-endian for shown in figures 7.5, 7.6, and 7.7. When sharing memory or the like with a little-endian master, the SH7615 connects D31 to D24 to the least significant byte (LSB) of the other master and D7 to D0 to the most significant byte (MSB), when the bus width is 32 bits width is 16 bits, the SH7615 connects D15 to D8 to the least significant byte of the other master and D7 to D0 to the most significant byte.

The chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function in CS2, CS4 space for connection to and to make the chip provides a conversion function function function for connection function fu

Only data conversion is supported by this function. For this reason, be careful not to pla program code or constants in the CS2, CS4 space. When this function is used, make sur access unit is the same for writing and reading. For example, data written by longword should be read by longword access. If the read access unit is different from the write ac an incorrect value will be read.

000000	 0 , 15	8   23	16 ₁ 31	<u>24</u>	Longword read/write of a
					_

Figure 7.5 32-Bit External Devices and Their Access Units

16	6-bit external devic	e (little-endian)					
A24-A0 000000 000001 000002 000003 000000 000002 000000 000002	D15 D7  7 0  7 0  7 7  7 0, 15  7 0, 15  7 0, 15  7 0, 15  23 16, 31	Dota input/output pin Byte read/write of address 0 Byte read/write of address 1 Byte read/write of address 2 Byte read/write of address 3 Word read/write of address 0 Word read/write of address 2 Longword read/write of address 0					
Figure	o 7 6 16 Bit Evto	ernal Devices and Their Access Units					
riguit	e 7.0 To-Dit Exte	That Devices and Their Access Units					
8-bit external device (little-endian)							
	1–A0   D7 D0	Data input/output pin Byte read/write of address 0					




Figure 7.7 8-Bit External Devices and Their Access Units

RENESAS

Rev. 2.00, 03/05, pag

The access size is not specified during a read. The correct access start address will be o LSB of the address, but since no access size is specified, the read will always be 32 bits devices and 16 bits for 16-bit devices. For writes, only the WE signal of the byte that w written is asserted. For 32-bit devices, WE3 specifies writing to a 4n address and WE0 writing to a 4n+3 address. For 16-bit devices, WE1 specifies writing to a 2n address an specifies writing to a 2n+1 address. For 8-bit devices, only WE0 is used.

When data buses are provided with buffers, the  $\overline{RD}$  signal must be used for data output direction. When  $RD/\overline{WR}$  signals do not perform accesses, the chip stays in read status, danger of conflicts occurring with output when this is used to control the external data

Rev. 2.00, 03/05, page 282 of 884




Figure 7.8 Basic Timing of Ordinary Space Access

When making a word or longword access with an 8-bit bus width, or a longword acce bit bus width, the bus state controller performs multiple accesses.

When clock ratio except  $I\phi:E\phi=1:1$ , the basic timing shown in figure 7.8 is repeated, clock ratio  $I\phi:E\phi$  is 1:1, burst access with no  $\overline{CSn}$  negate period is performed as shown 7.9.

Rev. 2.00, 03/05, pag




Figure 7.9 Timing of Longword Access in Ordinary Space Using 16-Bit Bus (Clock Ratio  $I\phi:E\phi=1:1$ )

Figure 7.10 shows an example of 32-bit data width SRAM connection, figure 7.11 an e 16-bit data width SRAM connection, and figure 7.12 an example of 8-bit data width SRAM connection.

Rev. 2.00, 03/05, page 284 of 884




Figure 7.10 Example of 32-Bit Data Width SRAM Connection

Rev. 2.00, 03/05, pag

I/O0 WE




Figure 7.11 Example of 16-Bit Data Width SRAM Connection




Figure 7.12 Example of 8-Bit Data Width SRAM Connection

and BCR3, a Tw cycle is inserted as a wait cycle as long as the number of specified cywait timing for ordinary access space shown in figure 7.13. The names of the control specify Tw for each CS space are shown in table 7.5.




Figure 7.13 Wait Timing of Ordinary Space Access (Software Wait Or

RENESAS

When a wait is specified by software using WCR1 and WCR2 (Wn1, Wn0), and the ex mask bit (AnWM) is cleared to 0 in WCR2, the wait input  $\overline{WAIT}$  signal from outside is Figure 7.14 shows  $\overline{WAIT}$  signal sampling. A 2-cycle wait is specified as a software was ampling is performed when the Tw state shifts to the  $T_2$  state, so there is no effect ever  $\overline{WAIT}$  signal is asserted in the  $T_1$  cycle or the first Tw cycle. The  $\overline{WAIT}$  signal is sample clock fall.

Rev. 2.00, 03/05, page 288 of 884




Figure 7.14 Wait State Timing of Ordinary Space Access (Wait States from WAIT Signal)




Figure 7.15 Wait State Timing of Ordinary Space in CS4 Space

Rev. 2.00, 03/05, page 290 of 884




Figure 7.16  $\overline{\text{CS}}$  Assertion Period Extension Function

#### 7.5.1 Synchronous DRAM Direct Connection

16-Mbit ( $1M \times 16$ ,  $2M \times 8$ , and  $4M \times 4$ ), and 64-Mbit ( $4M \times 16$  and  $8M \times 8$ ). This chip 64-Mbit synchronous DRAMs internally divided into two or four banks, and other synch DRAMs internally divided into two banks. Since synchronous DRAM can be selected signal, CS2 and CS3 spaces can be connected using a common  $\overline{RAS}$  or other control signal the memory enable bits for DRAM and other memory (DRAM2 to DRAM0) in BCR1 001, CS2 is ordinary space and CS3 is synchronous DRAM space. When the DRAM2 bits are set to 100, CS2 is synchronous DRAM space and CS3 is ordinary space. When set to 101, both CS2 and CS3 are synchronous DRAM spaces.

Seven kinds of synchronous DRAM can be connected: 2-Mbit ( $128k \times 16$ ), 4-Mbit (25

Supported synchronous DRAM operating modes are burst read/single write mode (initiand burst read/burst write mode. The burst length depends on the data bus width, comp bursts for a 16-bit width, and 4 bursts for a 32-bit width. The data bus width is specified bit in MCR. Burst operation is always performed, so the burst enable (BE) bit in MCR Switching to burst write mode is performed by means of the BWE bit in BCR3.

Control signals for directly connecting synchronous DRAM are the  $\overline{RAS}$ ,  $\overline{CAS}/\overline{OE}$ ,  $\overline{RE}$  or  $\overline{CS3}$ , DQMUU, DQMUL, DQMLU, DQMLL, and CKE signals. Signals other than  $\overline{CS3}$  are common to every area, and signals other than CKE are valid and fetched only or  $\overline{CS3}$  is true. Therefore, synchronous DRAM can be connected in parallel in multiple

is negated (to the low level) only when a self-refresh is performed; otherwise it is always

Commands can be specified for synchronous DRAM using the RAS, CAS/OE, RD/WF certain address signals. These commands are NOP, auto-refresh (REF), self-refresh (SE bank precharge (PALL), specific bank precharge (PRE), row address strobe/bank active read (READ), read with precharge (READA), write (WRIT), write with precharge (WRIT) and the recharge (WRIT) are the read (READA).

Bytes are specified using DQMUU, DQMUL, DQMLU, and DQMLL. The read/write performed on the byte whose DQM is low. For 32-bit data, DQMUU specifies 4n addressed and the specified specifies 4n addressed and the specified specifies 4n addressed and the specified specifi

and DQMLL specifies 4n + 3 address access. For 16-bit data, only DQMLU and DQM Rev. 2.00, 03/05, page 292 of 884

mode register write (MRS).

(to the high level).




Figure 7.17 Synchronous DRAM 32-bit Device Connection




Figure 7.18 Synchronous DRAM 16-bit Device Connection

### 7.5.2 Address Multiplexing

Addresses are multiplexed according to the MCR's address multiplex specification bits AMX0 and size specification bit SZ so that synchronous DRAMs can be connected to directly without an external multiplex circuit. Table 7.6 shows the relationship between multiplex specification bits and bit output to the address pins.

A24 to A16 always output the original value regardless of multiplexing.

When SZ = 0, the data width on the synchronous DRAM side is 16 bits and the LSB of device's address pins (A0) specifies word address. The A0 pin of the synchronous DRA connected to the A1 pin of the SH7615, the rest of the connection proceeding in the sar beginning with the A1 pin to the A2 pin.

When SZ = 1, the data width on the synchronous DRAM side is 32 bits and the LSB of device's address pins (A0) specifies longword address. The A0 pin of the synchronous thus connected to the A2 pin of the SH7615, the rest of the connection proceeding in the order, beginning with the A1 pin to the A3 pin.

Rev. 2.00, 03/05, page 294 of 884

				address						
1	1	0	0	Column address	A1–A8	A9	A10	A11	L/H*1	A13
				Row address	A9–A16	A17	A18	A19	A20	A21
1	1	0	1	Column address	A1–A8	A9	A10	A11	L/H*1	A13
				Row address	A10–A17	A18	A19	A20	A21	A22
1	1	1	1	Column address	A1–A8	A9	L/H*1	A18*2	A12	A13
				Row address	A9–A16	A17	A17	A18*2	A20	A21
0	0	0	0	Column address	A1–A8	A9	A10	L/H*1	A20*2	A13
				Row address	A9–A16	A17	A18	A19	A20*2	A21

address

Column

address

Column address

Row address

Row

Row address

1

1

0

0

1

1

0

1

A10-A17 A18

A11-A18 A19

A9-A16 A17

Α9

Α9

A1-A8

A1-A8

A19

A10

A20

A18

A20

A11

A21

L/H*1 A19*2 A12

A19*2 A20

A21

L/H*1

A22

RENESAS

Rev. 2.00, 03/05, pag

A22*2

A23*2

A23*2

A13

A21

			address
1	1	1	Column address
			Row address

AMX0 settings 001, 010, and 101 are also reserved and must not be used.

1. L/H is a bit used to specify commands. It is fixed at L or H according to the a

A9-A16 A16

A1-A8

Notes: AMX2 to AMX0 setting 110 is reserved and must not be used. When SZ = 0, AM

L/H*1 A17*2 A11

A17*2 A19

A12

A20

A13

A21

Α

Α

- mode.
- 2. Bank address specification.
- 3. Bank address specification when using four banks.

INDW

# 7.5.3 Burst Reads

0

Figure 7.19 (a) and (b) show the timing charts for burst reads. In the following example synchronous DRAMs of  $256k \times 16$  bits are connected, the data width is 32 bits and the length is 4. After a Tr cycle that performs ACTV command output, a READA comman in the Tc cycle, read data is accepted in cycles Td1 to Td4, and the end of the read sequence of the read seq

waited for in the Tde cycle. One Tde cycle is issued when  $I\phi:E\phi \neq 1:1$ , and two cycles i=1:1. Tap is a cycle for waiting for the completion of the auto-precharge based on the command within the synchronous DRAM. During this period, no new access command issued to the same bank. Accesses of the other bank of the synchronous DRAM by ano space are possible. Depending on the TRP1, TRP0 specification in MCR, the chip determined of Tap cycles and does not issue a command to the same bank during that period

Figure 7.19 (a) and (b) show examples of the basic cycle. Because a slower synchronous connected, setting WCR1 and MCR bits can extend the cycle. The number of cycles from ACTV command output cycle Tr to the READA command output cycle Tc can be specified and RCD1 and RCD0 in MCR. 00 specifies 1 cycle, 01 specifies 2 cycles, and 10 specifies 2 cycles, and 10 specifies 2 cycles.

cycles. For 2 or 3 cycles, a NOP command issue cycle Trw for the synchronous DRAN between the Tr cycle and the Tc cycle. The number of cycles between the READA con output cycle Tc and the initial read data fetch cycle Td1 can be specified between 1 cyc cycles using the W21/W20 and W31/W30 bits in WCR1. The number of cycles at this

When the data width is 16 bits, 8 burst cycles are required for a 16-byte data transfer. fetch cycle goes from Td1 to Td8.

Synchronous DRAM CAS latency is up to 3 cycles, but the CAS latency of the bus stacan be specified up to 4. This is so that circuits containing latches can be installed bet synchronous DRAMs and the chip.




Figure 7.19 (a) Basic Burst Read Timing (Auto-Precharge) Except t_{Ecyc}:t_F

RENESAS




Figure 7.19 (b) Basic Burst Read Timing (Auto-Precharge) Ιφ:Εφ = 1:1

Rev. 2.00, 03/05, page 298 of 884




Figure 7.20 (a) Burst Read Wait Specification Timing (Auto-Precharg Except  $t_{Ecyc}$ :  $t_{Pcyc}$  1:1




Figure 7.20 (b) Burst Read Wait Specification Timing (Auto-Precharge) Io:E

the required data is received. To avoid data conflict, an empty read cycle is performed Td4 after the required data is read in Td1 and the device waits for the end of synchron operation.

When the data width is 16 bits, the number of burst transfers during a read is 8. Data i cache-through and other DMA read cycles only in the Td1 and Td2 cycles (of the 8 cy Td1 to Td8) for longword accesses, and only in the Td1 cycle for word or byte access.

Empty cycles tend to increase the memory access time, lower the program execution so lower the DMA transfer speed, so it is important to avoid accessing unnecessary cache areas and to use data structures that enable 16-byte unit transfers by placing data on 16 boundaries when performing DMA transfers that specify synchronous DRAM as the state of the program execution is a specific program of the program execution is a specific program of the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the program execution is a specific program execution in the prog

RENESAS




Figure 7.21 (a) Single Read Timing (Auto-Precharge) Except  $t_{Ecyc}$ :  $t_{Pcyc}$  1




Figure 7.21 (b) Single Read Timing (Auto-Precharge)  $I\phi:E\phi=1:1$ 

## 7.5.5 Single Writes

accesses. After the ACTV command Tr, a WRITA command is issued in Tc to perform precharge. In the write cycle, the write data is output simultaneously with the write command within the synchronous DRAM, so no command can be issued to that bank precharge is completed. For that reason, besides a Tap cycle to wait for the precharge accesses, a Trw1 cycle is added to wait until the precharge is started, and the issuing commands to the same bank is delayed during this period. The number of cycles in the can be specified using the TRWL1 and TRWL0 bits in MCR.

Synchronous DRAM writes are executed as single writes or burst writes according to specification by the BWE bit in BCR3. Figure 7.22 shows the basic timing chart for significant to the specific structure of the specific structure.

RENESAS





Figure 7.22 Basic Single Write Cycle Timing (Auto-Precharge)

#### 7.5.6 Burst Write Mode

Burst write mode can be selected by setting the BWE bit to 1 in BCR3. The basic timin burst write access is shown in figure 7.23 (a) and (b). This example assumes a 32-bit burst and a burst length of 4. In the burst write cycle, the WRITA command that performs an precharge is issued in Tc1 following the ACTV command Tr cycle. The first 4 bytes of are output simultaneously with the WRITA command in Tc1, and the remaining 12 byte are output consecutively in Tc2, Tc3, and Tc4. In a write with auto-precharge, as with a write, a Trw1 cycle that provides the waiting time until precharge is started is inserted of the write data, followed by a Tap cycle for the precharge wait in a write access. The Tap cycles can be set respectively in MCR by bits TRWL1 and TRWL0, and bits TRP.

Rev. 2.00, 03/05, page 304 of 884

TRP0.






Figure 7.23 (b) Basic Burst Write Timing (Auto-Precharge)  $I\phi$ : $E\phi = 1$ :

high-speed page mode. Synchronous DRAM is divided into two banks, so one row ad can stay active. When the next access is to a different row address, a PRE command is to precharge the bank, and access is performed by an ACTV command and READ or command in order, after the precharge is completed. With successive accesses to diffe addresses, the precharge is performed after the access request occurs, so the access time. When writing, performing an auto-precharge means that no command can be called for tAP cycles after a WRITA command is called. When the bank active mode is used, RI

WRIT commands can be issued consecutively if the row address is the same. This sho number of cycles by tRWL + tAP for each write. The number of cycles between the iss precharge command and the row address strobe command is determined by the TRP1 MCR.

Whether execution is faster when the bank active mode is used or when basic access i determined by the proportion of accesses to the same row address (P1) and the average

cycles from the end of one access to the next access (tA). When tA is longer than tAP, waiting for the precharge during a read becomes invisible. If tA is longer than tRWL + delay waiting for the precharge also becomes invisible during writes. The difference bank active mode and basic access speeds in these cases is the number of cycles between of access and the issue of the read/write command:  $(tRP + tRCD) \times (1 - P1)$  and tRCD respectively.

The time that a bank can be kept active, tRAS, is limited. When the period will be proprogram execution, and it is not assured that another row address will be accessed with the cache, the synchronous DRAM must be set to auto-refresh and the refresh cycle must be maximum value tRAS or less. This enables the limit on the maximum active period bank to be ensured. When auto-refresh is not being used, some measure must be taken

7.28 shows a write cycle to a same row address, and figure 7.29 shows a write cycle to row addresses.

program to ensure that the bank does not stay active for longer than the prescribed per

Figure 7.24 (a) and (b) show burst read cycles that is not an auto-precharge cycle, figure and (b) show burst read cycles to a same row address, figure 7.26 (a) and (b) show burst read cycles to different row addresses, figure 7.27 shows a write cycle without auto-precharge.



accesses to the respective banks of the CS3 space are considered. Accesses to other CS during this period do not affect this operation. When an access occurs to a different row while the bank is active, figure 7.26 or figure 7.29 will be substituted for figures 7.25 a after this is detected. Both banks will become inactive even in the bank active mode after refresh cycle ends or after the bus is released by bus arbitration.




Figure 7.24 (a) Burst Read Timing (No Precharge) Except  $t_{Ecyc}$ :  $t_{Pcyc}$  1:

Rev. 2.00, 03/05, page 308 of 884






Figure 7.24 (b) Burst Read Timing (No Precharge)  $I\phi:E\phi=1:1$ 

RENESAS




Figure 7.25 (a) Burst Read Timing (Bank Active, Same Row Address) Except  $t_{Ecyc}$ :  $t_{Pcyc}$  1:1

Rev. 2.00, 03/05, page 310 of 884




Figure 7.25 (b) Burst Read Timing (Bank Active, Same Row Address) Io:




Figure 7.26 (a) Burst Read Timing (Bank Active, Different Row Address Except  $t_{Ecyc}$ : $t_{Pcyc}$  1:1

Rev. 2.00, 03/05, page 312 of 884




Figure 7.26 (b) Burst Read Timing (Bank Active, Different Row Addresses) Id

5




Figure 7.27 Single Write Mode Timing (No Precharge)




Figure 7.28 Single Write Mode Timing (Bank Active, Same Row Address)




Figure 7.29 Single Write Mode Timing (Bank Active, Different Row Address

and the RMODE and RFSH bits in MCR, then set the CKS2 to CKS0 and RRC2 to R RTCSR. When a clock is selected with the CKS2 to CKS0 bits, RTCNT starts counting the value at that time. The RTCNT value is constantly compared to the RTCOR value the two values match, a refresh request is made, and the number of auto-refreshes set RRC0 are performed. RTCNT is cleared to 0 at that time and the count up starts againt shows the timing for the auto-refresh cycle.

First, a PALL command is issued during the Tp cycle to change all the banks from act precharge states. Then number of idle cycles equal to one less than the value set in TR TRPO are inserted, and a REF command is issued in the Trr cycle. After the Trr cycle.

value set in RTCOR. Set the CKS2 to CKS0 bits and RTCOR so that the refresh interspecifications of the synchronous DRAM being used are satisfied. First, set RTCOR,

commands are output for the number of cycles specified in the TRAS bit in MCR. The must be set to satisfy the refresh cycle time specifications (active/active command del the synchronous DRAM. When the set value of the TRP1 and TRP0 bits in MCR is 2 NOP cycle is inserted between the Tp cycle and Trr cycle.

During a manual reset, no refresh request is issued, since there is no RTCNT count-up a refresh properly, make the manual reset period shorter than the refresh cycle interva RTCNT to (RTCOR-1) so that the refresh is performed immediately after the manual cleared.




Figure 7.30 Auto-Refresh Timing

refresh addresses within the synchronous DRAM. It is started up by setting the RMOD RFSH bits to 1. The synchronous DRAM is in self-refresh mode when the CKE signal low. During the self-refresh, the synchronous DRAM cannot be accessed. To clear the set the RMODE bit to 0. After self-refresh mode is cleared, issuing of commands is protected the number of cycles specified in the TRAS1 and TRAS0 bits in MCR. Figure 7.31 shorefresh timing. Settings must be made so that self-refresh clearing and data retention are performed correctly, and auto-refreshing is performed without delay at the correct interself-refresh mode is entered while the synchronous DRAM is set for auto-refresh or whith the standby mode with a manual reset or NMI, auto-refresh can be re-started if RFSH is RMODE is 0 when the self-refresh mode is cleared. When time is required between cleaself-refresh mode and starting the auto-refresh mode, this time must be reflected in the RTCNT setting. When the RTCNT value is set to RTCOR – 1, the refresh can be started immediately.

**Self-Refreshes:** The self-refresh mode is a type of standby mode that produces refresh

If the standby function of the chip is used to enter the standby mode after the self-refreset, the self-refresh state continues; the self-refresh state will also be maintained after refrom a standby using an NMI. A manual reset cannot be used to exit the self-refresh state

During a power-on reset, the bus state controller register is initialized, so the self-refresended.

Rev. 2.00, 03/05, page 318 of 884

If a bus arbitration request occurs during a self-refresh, the bus is not released until the is cleared.




Figure 7.31 Self-Refresh Timing

overlap that occurs when memory spaces CS2 and CS3 are connected to SDRAM (tabl 3).

Table 7.7 Cases of Overlap Between Tap Cycle and Next Access

No.	First Access	Second Access		
1	Space CS3, auto precharge	Access to different space among CS0, CS1, CS2,		
2	mode	Access to different bank in CS3		
3	Space CS2, auto precharge	Access to different space among CS0, CS1, CS2,		
4	mode	Access to different bank in CS2		




Figure 7.32 Conceptual Diagram of Overlap (Conditions: SDRAM Connected to (RAS Precharge Time Set to 2 Cycles) and SDRAM Connected to CS3 Spa

H'FFFF0000 or X + H'FFFF8000 is used depends on the specifications of the synchro DRAM. Use a value in the range H'000 to H'FFF for X. Data is ignored at this time, b

is written using word as the size.

Write any data in word size to the following addresses to select the burst read single w supported by the chip, a CAS latency of 1 to 3, a sequential wrap type, and a burst len (depending on whether the width is 16 bits or 32 bits).

## Burst Read/Single Write

For 16 bits:	CAS latency 1	H'FFFF0426	(H'FFFF8426)
	CAS latency 2	H'FFFF0446	(H'FFFF8446)
	CAS latency 3	H'FFFF0466	(H'FFFF8466)
For 32 bits:	CAS latency 1 CAS latency 2	H'FFFF0848 H'FFFF0888	(H'FFFF8848) (H'FFFF8888)

H'FFFF08C8

To set burst read, burst write, CAS latency 1 to 3, wrap-type sequential, and burst (depending on whether the width is 16 bits or 32 bits), arbitrary data is written to t

CAS latency 3

addresses, using the word size.

## Burst Read/Burst Write

16-bit width:	CAS latency 1	H'FFFF0026	(H'FFFF8026)
	CAS latency 2	H'FFFF0046	(H'FFFF8046)
	CAS latency 3	H'FFFF0066	(H'FFFF8066)
32-bit width:	CAS latency 1	H'FFFF0048	(H'FFFF8048)
	CAS latency 2	H'FFFF0088	(H'FFFF8088)
	CAS latency 3	H'FFFF00C8	(H'FFFF80C8)

Figure 7.33 shows the mode register setting timing.

Writing to address X + H'FFFF0000 or X + H'FFFF8000 first issues an all-bank prech command (PALL), then issues eight dummy auto-refresh commands (REF) required f synchronous DRAM power-on sequence. Lastly, a mode register write command (MF

> Rev. 2.00, 03/05, pag RENESAS

(H'FFFF88C8)

the pulse width of the reset signal is longer than the idle time, the mode register may be immediately without problem. However, care is required if the pulse width of the reset shorter than the idle time.




Figure 7.33 Synchronous DRAM Mode Write Timing

Rev. 2.00, 03/05, page 322 of 884




Figure 7.34 64-Mbit Synchronous DRAM (2 Mwords × 32 Bits) Connection

**Bus Status Controller (BSC) Register Settings:** Set the individual bits in the memor register (MCR) as follows.

MCR (bit 7) AMX2 = 0 MCR (bit 5) AMX1 = 0 MCR (bit 4) AMX0 = 0

MCR (bit 6) SZ = 1

used.

A22

**Synchronous DRAM Mode Settings:** To make mode settings for the synchronous D to address X + H'FFFF0000 or X + H'FFFF8000 from the CPU. (X represents the sett Whether to use X + H'FFFF0000 or X + H'FFFF8000 determines on the synchronous

A12

A11

A10

A0

CLK CKE

 $\overline{\mathsf{CS}}$ 

RAS

CAS

WE

I/O31

I/O0

**DQMU** 

**DQMU** 

**DQML** 

**DQML** 

	CKIO		CLK
	CKE		CKE
	CSn RAS CAS RD/WR		CS RAS CAS WE
	D31 :	:	I/O31 :
	D0 DQMUU/WE3 DQMUL/WE2		I/O0 DQMUU DQMUL
	DQMLU/WE1 DQMLL/WE0		DQMLU DQMLL

Figure 7.35 128-Mbit Synchronous DRAM (4 Mwords × 32 Bits) Connection I




Figure 7.36 128-Mbit Synchronous DRAM (8 Mwords  $\times$  16 Bits) Connection

CKIO		CLK	
CKE		CKE	
CSn RAS CAS RD/WR		CS RAS CAS WE	
D31 : D0 DQMUU/WE3	: ;	I/O31 : I/O0	
DQMUL/WE2 DQMLU/WE1 DQMLL/WE0		DQMUU DQMUL DQMLU DQMLL	

Figure 7.37 256-Mbit Synchronous DRAM (8 Mwords × 32 Bits) Connection I

DRAMs can be connected, since  $\overline{CAS}$  is used to control byte access. The  $\overline{RAS}$ ,  $\overline{CAS3}$  and  $\overline{RD/WR}$  signals are used to connect the DRAM. When the data width is 16 bits,  $\overline{CAS2}$  are not used. In addition to ordinary read and write access, burst access using h page mode is also supported.




Figure 7.38 Example of DRAM Connection (32-Bit Data Width)

RENESAS




Figure 7.39 Example of DRAM Connection (16-Bit Data Width)

## 7.6.2 Address Multiplexing

is reserved, so set it to 0.

When the CS3 space is set to DRAM, addresses are always multiplexed. This allows D require multiplexing of row and column addresses to be connected directly without address multiplexing circuits. There are four ways of multiplexing, which can be select the AMX1 and AMX0 bits in MCR. Table 7.8 illustrates the relationship between the AMX0 bits and address multiplexing. Address multiplexing is performed on address or A15 to A1. The original addresses are output to pins A24 to A16. During DRAM access

Table 7.8 Relationship between AMX1 and AMX0 and Address Multiplexing

AMX1	AMX0	No. of Column Address Bits	Row Address Output	Column Address Ou
0	0	8 bits	A23 to A9	A15 to A1
	1	9 bits	A24 to A10	A15 to A1
1	0	10 bits	A24 to A11*1	A15 to A1
	1	11 bits	A24 to A12*2	A15 to A1

Notes: 1. Address output pin A15 is high.

2. Address output pins A15 and A14 are high.

Rev. 2.00, 03/05, page 328 of 884




Figure 7.40 Basic Access Timing

RENESAS

to the end of access can be extended from 1 cycle to 3 cycles by setting the W31/W30 WCR1. When external wait mask bit A3WM in WCR2 is cleared to 0 and bits W31 an WCR1 are set to a value other than 00, the external wait pin is also sampled, so the nur cycles can be further increased. When bit A3WM in WCR2 is set to 1, external wait injugnored regardless of the setting of W31 and W30 in WCR1. Figure 7.42 shows the time state control using the  $\overline{\text{WAIT}}$  pin.

a 1rw cycle by means of the RCD1, RCD0 bit in MCR. The number of cycles from CA

In either case, when consecutive accesses occur, the Tp cycle access overlaps the Tc2 of previous access. In DRAM access,  $\overline{BS}$  is not asserted, and so  $\overline{RAS}$ ,  $\overline{CASn}$ ,  $\overline{RD}$ , etc., shoused for  $\overline{WAIT}$  pin control.

Rev. 2.00, 03/05, page 330 of 884




Figure 7.41 Wait State Timing




Figure 7.42 External Wait State Timing

#### 7.6.5 Burst Access

In addition to the ordinary mode of DRAM access, in which row addresses are output a access and data is then accessed, DRAM also has a high-speed page mode for use when continuously accessing the same row that enables fast access of data by changing only address after the row address is output. Select ordinary access or high-speed page mode the burst enable bit (BE) in MCR. Figure 7.43 shows the timing of burst access in high-

mode. When performing burst access, cycles can be inserted using the wait state control

Rev. 2.00, 03/05, page 332 of 884




Figure 7.43 Burst Access Timing




Figure 7.44 RAS Down Mode Same Row Access Timing




Figure 7.45 RAS Down Mode Different Row Access Timing

#### **7.6.6 EDO Mode**

In addition to the kind of DRAM in which data is output to the data bus only while the signal is asserted in a data read cycle, there is another kind provided with an EDO mo while both  $\overline{RAS}$  and  $\overline{OE}$  are asserted, once the  $\overline{CASn}$  signal is asserted data is output to bus until  $\overline{CASn}$  is next asserted, even though  $\overline{CASn}$  is negated during this time.

RENESAS

by 1/2 cycle, making it at the fise of the cities close




Figure 7.46 Example of EDO DRAM Connection (32-Bit Data Width)

**LCAS** 




Figure 7.47 Example of EDO DRAM Connection (16-Bit Data Width




Figure 7.48 DRAM EDO Mode Ordinary Access Timing





Figure 7.49 DRAM EDO Mode Burst Access Timing

## 7.6.7 DRAM Single Transfer

between DACKn assertion and  $\overline{CASn}$  assertion in a write in DMA single address tran Inserting wait states allows the data setup time for external device memory. Figure 7.5 write cycle timing in DMA single transfer mode when DSWW1/DSWW0 = 01 and R The DMA single transfer mode read cycle is the same as a CPU or DMA dual transfer cycle.

Wait states equivalent to the value set in bits DSWW1 and DSWW0 in BCR3 can be

Rev. 2.00, 03/05, pag



Note: * DACKn waveform when active-low is specified

Figure 7.50 DMA Single Transfer Mode Write Cycle Timing (RAS Down Mode, Same Row Address)

#### 7.6.8 Refreshing

The bus state controller includes a function for controlling DRAM refreshing. Distribut refreshing using a  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle can be performed by clearing the RM 0 and setting the RFSH bit to 1 in MCR. Consecutive refreshes can be generated by set RRC2 to RRC0 in RTCSR. If DRAM is not accessed for a long period, self-refresh mo uses little power consumption for data retention, can be activated by setting both the RIRFSH bits to 1.

CAS-Before-RAS Refreshing: Refreshing is performed at intervals determined by the selected by bits CKS2 to CKS0 in RTCSR, and the value set in RTCOR. The RTCOR the value of bits CKS2 to CKS0 in RTCSR should be set so as to satisfy the refresh into specification for the DRAM used. First make the settings for RTCOR, RTCNT, and the and RFSH bits in MCR, then make the CKS2 to CKS0 and RRC2 to RRC0 settings in I

Rev. 2.00, 03/05, page 340 of 884




Figure 7.51 DRAM CAS-before-RAS Refresh Cycle Timing

During the self-refresh, DRAM cannot be accessed. Self-refreshing is cleared by clear RMODE bit to 0. Self-refresh timing is shown in figure 7.52. Settings must be made a refresh clearing and data retention are performed correctly, and  $\overline{CAS}$ -before- $\overline{RAS}$  refreshimmediately performed at the correct intervals. When self-refreshing is started from the which  $\overline{CAS}$ -before- $\overline{RAS}$  refreshing is set, or when exiting standby mode by means of reset or NMI, auto-refreshing is restarted if RFSH is set to 1 and RMODE is cleared to self-refresh mode is cleared. If the transition from clearing of self-refresh mode to star

**Self-Refreshing:** A self-refresh is started by setting both the RMODE bit and the RFS

After self-refreshing has been set, the self-refresh state continues even if the chip stan entered using the chip's standby function. The self-refresh state is also maintained ever recovery from standby mode by means of NMI input.

refresh takes time, this time should be taken into consideration when setting the initial RTCNT. When the RTCNT value is set to RTCOR-1, the refresh can be started imme

Rev. 2.00, 03/05, pag



Figure 7.52 DRAM Self-Refresh Cycle Timing

### 7.6.9 Power-On Sequence

When DRAM is used after the power is turned on, there is a requirement for a waiting during which accesses cannot be performed (100  $\mu$ s or 200  $\mu$ s minimum) followed by a prescribed number of dummy  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles (usually 8). The bus stat (BSC) does not perform any special operations for the power-on reset, so the required presequence must be implemented by the initialization program executed after a power-on

### 7.7 Burst ROM Interface

Set the BSTROM bit in BCR1 to set the CS0 space for connection to burst ROM. The linterface is used to permit fast access to ROMs that have the nibble access function. Figure 3 shows the timing of nibble accesses to burst ROM. Set for two wait cycles. The access the same as an ordinary access, but when the first cycle ends, only the address is chang CS0 signal is not negated, enabling the next access to be conducted without the T1 cycle or ordinary space access. From the second time on, the T1 cycle is omitted, so access faster than ordinary accesses. Currently, the nibble access can only be used on 4-address This function can only be utilized for word or longword reads to 8-bit ROM and longw 16-bit ROM. Mask ROMs have slow access speeds and require 4 instruction fetches for widths and 16 accesses for cache filling. Limited support of nibble access was thus add alleviate this problem. When connecting to an 8-bit width ROM, a maximum of 4 cons accesses are performed; when connecting to a 16-bit width ROM, a maximum of 2 con accesses are performed. Figure 7.53 shows the relationship between data width and accesses are repeated 4 times

Rev. 2.00, 03/05, page 342 of 884

T1	Tw	T2		
8-bit bus	-width by	te access		
T1	Tw	T2	Tw	T2
16-bit bu	s-width Id	ngword a	ccess	
T1	Tw	T2		
16-bit bu	s-width w	ord acces	ss	
T1	Tw	T2		
16-bit bu	s-width b	yte acces	s	
T1	Tw	T2		
32-bit bu	s-width Id	ngword a	ccess	
T1	Tw	T2		
32-bit bu	s-width w	ord acces	ss	
T1	Tw	T2		
32-bit bu	s-width b	yte acces	s	

Figure 7.53 Data Width and Burst ROM Access (1 Wait State)




Figure 7.54 Burst ROM Nibble Access (2 Wait States)




Figure 7.55 Burst ROM Nibble Access (No Wait States)

always from the chip to other memory, and there are no particular problems. Neither is particular problem if the following read access is to the same CS space, since data is on the same data buffer. The number of idle cycles to be inserted into the access cycle who from another CS space, or performing a write, after a read from the CS3 space, is specifiw31 and IW30 bits in WCR1. Likewise, IW21 and IW20 specify the number of idle of CS2 reads, IW11 and IW10 specify the number after CS1 reads, and IW01 and IW00 so number after CS0 reads. The number of idle cycles after a CS4 read is specified by the IW40 bits in WCR2. From 0, 1, 2, or 4 cycles can be specified. When there is already a between accesses, the number of empty cycles is subtracted from the number of idle cycles insertion. When a write cycle is performed immediately after a read access, 1 idle cycles.

immediately by a write from the chip. When the chip is writing continuously, the data of

When the chip shifts to a read cycle immediately after a write, the write data becomes I impedance when the clock rises, but the  $\overline{RD}$  signal, which indicates read cycle data out is not asserted until the clock falls. The result is that no idles are inserted into the cycle

even when 0 is specified for waits between access cycles.

When bus arbitration is being performed, an empty cycle is inserted for arbitration, so rinserted between cycles.

Rev. 2.00, 03/05, page 346 of 884





Figure 7.56 Idles between Cycles

Rev. 2.00, 03/05, pag

The chip has three internal bus masters, the CPU, the DMAC and the E-DMAC. When synchronous DRAM or DRAM is connected and refresh control is performed, the refre becomes a fourth master. In addition to these, there are also bus requests from external The priority for bus requests when they occur simultaneously is as follows.



However, only one E-DMAC channel can hold the bus during one bus-mastership cycle

The E-DMAC has two channels to handle both transmission and reception. Arbitration the channels is performed automatically within the E-DMAC module, with bus masters alternating between the transmit channel and the receive channel. For arbitration betwee DMAC channels, either fixed priority mode or round robin mode can be selected by me priority mode bit (PR) in the DMA operation register (DMAOR).

When the bus is being passed between slave and master, all bus control signals are negthe bus is released to prevent erroneous operation of the connected devices. When the bus transferred, also, the bus control signals begin bus driving from the negated state. The reslave passing the bus between them drive the same signal values, so output buffer conflavoided. A pull-up resistance is required for the bus control signals to prevent malfunction by external noise when they are at high impedance.

Bus permission is granted at the end of the bus cycle. When the bus is requested, the bu

released immediately if there is no ongoing bus cycle. If there is a current bus cycle, the released until the bus cycle ends. Even when a bus cycle does not appear to be in progreviewed from off-chip, it is not possible to determine immediately whether the bus has be released by looking at  $\overline{\text{CSn}}$  or other control signals, since a bus cycle (such as wait insee between access cycles) may have been started internally. The bus cannot be released dutransfers for cache filling, DMAC 16-byte block transfers (16 + 16 = 32-byte transfers address mode), or E-DMAC 16-byte block transfers. Likewise, the bus cannot be release the read and write cycles of a TAS instruction. Arbitration is also not performed between

bus cycles produced by a data width smaller than the access size, such as a longword ac

Rev. 2.00, 03/05, page 348 of 884



Figures 7.57 (a) and 7.57 (b) show the timing charts in the cases that bus requests occ simultaneously from the E-DMAC, DMAC, and CPU. These cases are based on the forsettings:

- The CS2 and CS3 spaces are set for synchronous DRAM.
- The CAS latency is one cycle.
- The E-DMAC is enabled at both the transmitter and receiver (the buffer and described Space).
- The DMAC is enabled in only one channel that is set to auto-request mode, cycle-and 16-byte dual-address transmission (CS2 space).
- Burst read and single write are set to synchronous DRAM.

RENESAS





Figure 7.57 (a) Bus Arbitration Timing (E-DMAC Read  $\rightarrow$  DMAC 16-Byte Transmission  $\rightarrow$  CPU Read)

Rev. 2.00, 03/05, page 350 of 884



(E-DMAC Write  $\rightarrow$  DMAC 16-Byte Transmission  $\rightarrow$  CPU Read)

RENESAS

signals DACK0 and DACK1.

When the DRAM has finished precharging, the bus is released. The synchronous DRA issues a precharge command to the active bank. After this is completed, the bus is released.

The specific bus release sequence is as follows. First, the address bus and data bus becomes

impedance synchronously with a rise of the clock. Half a cycle later, the bus use enable asserted synchronously with a fall of the clock. Thereafter the bus control signals ( $\overline{BS}$ ,  $\overline{CASn}$ ,  $\overline{WEn}$ ,  $\overline{RD}$ ,  $\overline{RD}$ ,  $\overline{WR}$ ) become high impedance at a rise of the clock. These bus consignals are driven high at least 2 cycles before they become high impedance. Sampling request signals occurs at the clock fall.

The sequence when the bus is taken back from the slave is as follows. When the negative is detected at a clock fall, high-level driving of the bus control signals starts half a cycle bus use enable signal is then negated at the next clock fall. The address bus and data bustarting at the next clock rise. The bus control signals are asserted and the bus cycle act from the same clock rise at which the address and data signals are driven, at the earliest 7.58 shows the timing of bus arbitration.

To reduce the overhead due to arbitration with a user-designed slave, a number of cons accesses may be attempted. In this case, to insure dependable refreshing, the design must for the slave to release the bus before it has held it for a period exceeding the refresh cy SH7615 is provided with the REFOUT pin to send a signal requesting the bus while refrexecution is being kept waiting. REFOUT is asserted while refresh execution is being kuntil the bus is acquired. When the external slave device receives this signal and release the bus is returned to the chip and refreshing can be executed.

Rev. 2.00, 03/05, page 352 of 884

control signals

Figure 7.58 Bus Arbitration

#### 7.10 Additional Items

#### **7.10.1** Resets

The bus state controller is completely initialized only in a power-on reset. All signals immediately negated, regardless of whether or not the chip is in the middle of a bus cynegation is simultaneous with turning the output buffer off. All control registers are in standby mode, sleep mode, and a manual reset, no bus state controller control register initialized. When a manual reset is performed, the currently executing bus cycle only and then the chip waits for an access. When a cache-filling or DMAC/E-DMAC 16-by executing, the CPU, DMAC, or E-DMAC that is the bus master ends the access in a learning, since the access request is canceled by the manual reset. This means that when a is executed during a cache filling, the cache contents can no longer be guaranteed. Du manual reset, the RTCNT does not count up, so no refresh request is generated, and a is not initiated. To preserve the data of the DRAM and synchronous DRAM, the pulse manual reset must be shorter than the refresh interval. Master mode chips accept arbit requests even when a manual reset signal is asserted. When a reset is executed only for master mode while the bus is released, the  $\overline{BGR}$  signal is negated to indicate this. If the signal is continuously asserted, the bus release state is maintained.

### 7.10.2 Access as Viewed from CPU, DMAC or E-DMAC

memory are connected to the cache bus, the DMAC, E-DMAC and bus state controlled connected to the internal bus, and the low-speed peripheral devices and mode register connected to the peripheral bus. On-chip memory other than cache memory and the use controller are connected to both the cache bus and the internal bus. The internal bus can accessed from the cache bus, but not the other way around. The peripheral bus can be from the internal bus, but not the other way around. This results in the following.

The chip is internally divided into three buses: cache, internal, and peripheral. The CP

Rev. 2.00, 03/05, pag

or branches occur to odd word boundaries (4n + 2 addresses), the filling is always perfolongword accesses on the chip-external interface. In the cache-through area, the access actual access address. When the access is an instruction fetch, the access size is always

to determine the cycle, the read cycle is started through the internal bus. Read data is see CPU through the cache bus.

When write cycles access the cache area, the cache is searched. When the data of the re-

For cache-through areas and on-chip peripheral module read cycles, after an extra cycle

address is found, it is written here. The actual write occurs in parallel to this via the interview write-through mode. In write-back mode, the actual write is not performed until a repla operation occurs for the relevant address. When the right to use the internal bus is held, notified that the write is completed without waiting for the end of the actual off-chip with the right to use the internal bus is not held, as when it is being used by the DMAC or this a wait until the bus is acquired before the CPU is notified of completion.

Accesses to cache-through areas and on-chip peripheral modules work the same as in the area, except for the cache search and write.

Because the bus state controller has one level of write buffer, the internal bus can be used to be a search and write.

another access even when the chip-external bus cycle has not ended. After a write has be performed to low-speed memory off the chip, performing a read or write with an on-chip peripheral module enables an access to the on-chip peripheral module without having to the completion of the write to low-speed memory.

During reads, the CPU always has to wait for the end of the operation. To immediately processing after checking that the write to the device of actual data has ended, perform read access to the same address consecutively to check that the write has ended.

The bus state controller's write buffer functions in the same way during accesses from A dual-address DMA transfer thus starts in the next read cycle without waiting for the write cycle. When both the source address and destination address of the DMA are extended to the chip, however, it must wait until the completion of the previous write cycle before the next read cycle.

Rev. 2.00, 03/05, page 354 of 884



encoding patterns are shown in table 7.9, and the output timing in figure 7.59.

**Table 7.9 Encoding Patterns** 

Identification	STATS1	STATS0
CPU	0	0
DMAC		1
E-DMAC	1	0
Others		1




Figure 7.59 STATS Output Timing

# 7.10.4 BUSHiZ Specification

The  $\overline{\text{BUSHiZ}}$  pin is needed when the SH7615 is connected to a PCI controller via a PCI and the PCI master and SH7615 share local memory on the SH7615 bus. By using thi combination with the  $\overline{\text{WAIT}}$  pin, it is possible to place the bus and specific control significance state while keeping the SH7615's internal state halted. The conditions establishing the high-impedance state, the applicable pins, and the bus timing (figure shown below. See the Application Note for an example of PCI bridge connection.





## Figure 7.60 BUSHiZ Bus Timing

- 1. Can be used when memory is shared by the CPU and an external device.
- 2. When  $\overline{BUSHiZ}$  is asserted after asserting  $\overline{WAIT}$ , the CPU appears to release the bu
- 3. When it becomes possible to access the shared memory, BUSHiZ is negated.
- 4. When the data is ready,  $\overline{WAIT}$  is negated.

This procedure allows the CPU and an external device to share memory.

## 7.11 Usage Notes

# 7.11.1 Normal Space Access after Synchronous DRAM Write when Using DMA

Negation of the DQMn/ $\overline{\text{WEn}}$  signal in a synchronous DRAM write and  $\overline{\text{CSn}}$  assertion is immediately following normal space access both occur at the same rising edge of CKIO 7.61). As there is a risk of an erroneous write to normal space in this case, when synchroneous DRAM or a high-speed device is connected to normal space, it is recommended that  $\overline{\text{CS}}$  delayed on the system side.

Cases in which a synchronous DRAM write and normal space access occur consecutive shown in table 7.10.

# Table 7.10 Access Sequence

Write to Synchronous DRAM	Normal Space Access
CPU	DMA
DMA	CPU
DMA	DMA
Natar Whan an access by the ODIT's	manta mana di imana a di ataly, attan a symita hyytha CDI

Note: When an access by the CPU is performed immediately after a write by the CPU, the accesses are not consecutive.

Rev. 2.00, 03/05, page 356 of 884




Figure 7.61 Normal Space Access Immediately after Synchronous DRAM

RENESAS

In SDRAM burst write mode and bank active mode, wrong data may be output to SDR the Ethernet controller direct memory access controller (E-DMAC) performs DMA recusing SDRAM as the receive buffer, when the direct memory access controller (DMAC 16-bit transmission to SDRAM (destination address), or when the cache controller perfoack to SDRAM.

**Conditions:** When all of the following conditions are satisfied, the previous data writte SDRAM is erroneously output to the SDRAM as the first four bytes of the 16-byte SDR data.

- The clock ratio of external clock ( $E\phi$ ):internal clock ( $I\phi$ ) is not set to 1:1.
- SDRAM burst write mode is used.
- SDRAM bank active mode is used.
- The E-DMAC performs DMA reception by using SDRAM as the receive buffer, the
  performs 16-byte transfer (source address = on-chip memory or on-chip peripheral
  space, and destination address = SDRAM), or the cache controller performs write-be
  SDRAM.

**Countermeasures:** This problem in SDRAM burst write mode is avoided by any of the countermeasures.

- Set the clock ratio of external clock ( $E\phi$ ): internal clock ( $I\phi$ ) to 1:1.
- Specify SDRAM auto-precharge mode.

Rev. 2.00, 03/05, page 358 of 884

supported for cache operation.

Each line of cache memory consists of 16 bytes. Cache memory is always updated in Four 32-bit accesses are required to update a line. Since the number of entries is 64, th (A9 to A4) in each address determine the entry. A four-way set associative configurates oup to four different instructions/data can be stored in the cache even when entry admatch. To efficiently use four ways having the same entry address, replacement is proon a pseudo-LRU (least-recently used) replacement algorithm.

The cache configuration is shown in figure 8.1, and addresses in figure 8.2.




Figure 8.1 Cache Configuration

RENESAS

#### 8.1.1 Register Configuration

Table 8.1 shows the cache register configuration.

**Table 8.1** Register Configuration

Name	Abbreviation	R/W	Initial Value	Addres
Cache control register	CCR	R/W	H'00	H'FFFF

## **8.2** Register Description

## 8.2.1 Cache Control Register (CCR)

The cache control register (CCR) is used for cache control. CCR must be set and the cabe initialized before use. CCR is initialized to H'00 by a power-on reset or manual rese

Bit:	7	6	5	4	3	2	1
	W1	W0	WB	CP	TW	OD	ID
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

Bits 7 and 6—Way Specification Bit (W1, W0): W1 and W0 specify the way when an array is directly accessed by address specification.

Bit 7: W1	Bit 6: W0	Description
0	0	Way 0 (
	1	Way 1
1	0	Way 2
	1	Way 3

Rev. 2.00, 03/05, page 360 of 884

_					
Bit 4: CP	Description				
reverts to 0. The CP bit always reads 0. Read the cache to check if initialization is con-					
and LICO informa	tion of an ways are initialized to o. After initialization is completed,				

Bit 4: CP	Description	
0	Normal operation	(
1	Cache purge	
Note: Always	s read 0.	

Bit 3—Two-Way Mode (TW): TW is the two-way mode bit. The cache operates as a associative cache when TW is 0 and as a two-way set associative cache and 2-kbyte R TW is 1. In the two-way mode, ways 2 and 3 are cache and ways 0 and 1 are RAM. Ware read or written by direct access of the data array according to address space specif

	•	•	Ü	•
Bit 3: TW	Description			
0	Four-way mode			
1	Two-way mode			

Bit 2—Data Replacement Disable Bit (OD): OD is the bit for disabling data replacement this bit is 1, data fetched from external memory is not written to the cache even if ther miss. Cache data is, however, read or updated during cache hits. OD is valid only when

Bit 2: OD	Description
0	Normal operation
1	Data not replaced even when cache miss occurs in data access



Bit 0: CE	Description	
0	Cache disabled	(I
1	Cache enabled	

# 8.3 Address Space and the Cache

The address space is divided into six partitions. The cache access operation is specified addresses. Table 8.2 lists the partitions and their cache operations. For more informatio address spaces, see section 7, Bus State Controller. Note that the spaces of the cache are cache-through area are the same.

**Table 8.2** Address Space and Cache Operation

Addresses A31 to A29	Partition	Cache Operation
A31 to A23	raidion	Cache Operation
000	Cache area	Cache is used when the CE bit in
001	Cache-through area	Cache is not used
010	Associative purge area	Cache line of the specified addres (disabled)
011	Address array read/write area	Cache address array is accessed
110	Data array read/write area	Cache data array is accessed dire
111	I/O area	Cache is not used

output from the CPU match). In proper use, the tag addresses of each way differ from and the tag address of only one way will match. When none of the way tag addresses called a cache miss. Tag addresses of entries with valid bits of 0 will not match in any

When a cache hit occurs, data is read from the data array of the way that was matched the entry address, the byte address within the line, and the access data size, and is sent The address output on the cache address bus is calculated in the CPU's instruction exe and the results of the read are written during the CPU's write-back stage. The cache at and cache data bus both operate as pipelines in concert with the CPU's pipeline struct address comparison to data read requires 1 cycle; since the address and data operate a consecutive reads can be performed at each cycle with no waits (figure 8.3).




Figure 8.3 Read Access in Case of a Cache Hit

RENESAS

The internal address bus and internal data bus also function as pipelines, just like the ca (figure 8.4).




Figure 8.4 Read Access in Case of a Cache Miss

Rev. 2.00, 03/05, page 364 of 884




Figure 8.5 Write Access (Write-Through)




Figure 8.6 Write Access in Case of a Cache Hit (Write-Back)

the write address from the CPU is written in the address array for that way. Simultaneo valid bit and update bit are set to 1. Since the 16 bytes of data for replacing the data arr simultaneously read when the data on the cache bus is written to the cache, the address cache address bus is output to the internal address bus and 4 longwords are read consect. The access order is such that, for the address output to the internal address, the byte address from the cache comes last. The read data on the internal data bus is written sequentially cache data array.

When a cache miss occurs, the way for replacement is determined using the LRU infor

The internal address bus and internal data bus also function as pipelines, just like the ca (figure 8.7).




Figure 8.7 Write Access in Case of a Cache Miss (Write-Back)

When the update bit of an entry to be replaced in write-back mode is 1, write-back to memory is necessary. To improve performance, the entry to be replaced is first transfe write-back buffer, and fetching of the new entry into the cache is given priority over the back. When the new entry has been fetched into the cache, the write-back buffer conte written back to external memory. The cache can be accessed during this write-back.

The write-back buffer can hold one cache line (16 bytes) of data and its address. The of the write-back buffer is shown in figure 8.8.




Figure 8.8 Write-Back Buffer Configuration

RENESAS




Figure 8.9 Reading Cache-Through Areas

#### **8.4.4** The TAS Instruction

The TAS instruction reads data from memory, compares it to 0, reflects the result in the the status register (SR), and sets the most significant bit to 1. It is an instruction that wr same address. Accesses to the cache area are handled in the same way as ordinary data

## 8.4.5 Pseudo-LRU and Cache Replacement

When a cache miss occurs during a read, the data of the missed address is read from 1 l bytes) of memory and replaced. It is therefore necessary to decide which of the four wareplaced. It can generally be expected that a way that has been infrequently used recent unlikely to be used next. This algorithm for replacing ways is called the least recently to replacement algorithm, or LRU. The hardware to implement it, however, is complex.

Rev. 2.00, 03/05, page 368 of 884

replacement occurs after a cache miss. Table 8.3 shows the rewrite values; table 8.4 sl the way to be replaced is selected.

After a cache purge by means of the CP bit in CCR, all the LRU information is zeroiz initial order of use is way  $3 \rightarrow \text{way } 2 \rightarrow \text{way } 1 \rightarrow \text{way } 0$ . Thereafter, the way is select to the order of access in the program. Since the replacement will not be correct if the linappropriate value, the address array write function can be used to rewrite. When this sure not to write a value other than 0 as the LRU information.

When the OD bit or ID bit in CCR is 1, cache replacement is not performed even if a occurs during data read or instruction fetch. Instead of replacing, the missed address dand directly transferred to the CPU.

The two-way mode of the cache set by CCR's TW bit can only be implemented by repair 2 and 3. Comparisons of address array tag addresses are carried out on all four ways eway mode, so the valid bits of ways 1 and 0 must be cleared to 0 before beginning oper two-way mode.

Writing for the tag address and valid bit for cache replacement does not wait for the rememory to be completed. If a memory access is aborted due to a reset, etc., during repthere will be a discrepancy between the cache contents and memory contents, so a purperformed.




Figure 8.10 LRU Information and Access Sequence

RENESAS

Table 8.4 Selection Conditions for Replaced Way

	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	В
Way 0	1	1	1	_	_	_
Way 1	0	_	_	1	1	
Way 2	_	0	_	0	_	1
Way 3	_	_	0	_	0	0

Note: —: Don't care.

#### 8.4.6 Cache Initialization

Purges of the entire cache area can only be carried out by writing 1 to the CP bit in CC 1 to the CP bit initializes the valid bit of the address array, and all bits of the LRU infor 0. Cache purges are completed in 1 cycle, but additional time is required for writing to Always initialize the valid bit and LRU before enabling the cache.

When the cache is enabled, instructions are read from the cache even during writing to means that the prefetched instructions are read from the cache. To do a proper purge, w CCR's CE bit, then disable the cache and purge. Since CCR's CE bit is cleared to 0 by reset or manual reset, the cache can be purged immediately by a reset.

#### 8.4.7 Associative Purges

Associative purges invalidate 1 line (16 bytes) corresponding to specific address content the contents are in the cache.

When the contents of a shared address are rewritten by one CPU in a multiprocessor coor a configuration in which the chip's internal E-DMAC (or DMAC) and CPU share me address must be invalidated in the cache of the other CPU if it is present there.

When writing to or reading the address obtained by adding H'40000000 to the address purged, the valid bit of the entry storing the address prior to addition are initialized to 0

Rev. 2.00, 03/05, page 370 of 884

Address	010	Tag address	Entry address	-
Number of bits	3	19	6	4

When the CPU rewrites the contents of a specific shared address in the cache by write multiprocessor configuration or a configuration in which the chip's internal E-DMAC and CPU share memory, the rewritten data must be written back to the main memory,

Figure 8.11 Associative Purge Access

## 8.4.8 Cache Flushing

cache contents invalidated, before the bus is granted by the CPU in the chip to another (external master, E-DMAC, or DMAC). The chip does not support an instruction or p flushing the contents of specific addresses, so in order to execute a cache flush it is not perform reads in a 4-kbyte space (cache area) other than the address space to be flushed cache, and intentionally create cache misses. For this purpose, cache accesses should be every 16 bytes. By this means, write-backs are generated and the contents written to the CPU in the chip are written back to the main memory, enabling flushing to be exellected. However, this method incurs an overhead consisting of the cache fill time due to read the time for rereading data to be left in the cache. Therefore, if the overhead due to us write-back method is of concern when constructing a system in which a number of master and the cache.

memory, the shared area should be made a cache-through area in order to maintain co

## 8.4.9 Data Array Access

of on-chip RAM.

The cache data array can be read or written directly via the data array read/write area. or longword access can be used on the data array. Data array accesses are completed it a read and 2 cycles for a write. Since only the cache bus is used, the operation can proparallel even when another master, such as the DMAC, is using the bus. The data array mapped on H'C0000000 to H'C00003FF, way 1 on H'C0000400 to H'C00007FF, way H'C0000800 to H'C0000BFF and way 3 on H'C0000C00 to H'C0000FFF. When the transport is being used, the area H'C0000000 to H'C00007FF is accessed as 2 kbytes of or

mode is being used, the area H'C0000000 to H'C00007FF is accessed as 2 kbytes of o RAM. When the cache is disabled, the area H'C0000000 to H'C0000FFF can be used



DIL		
Data	Data	
Number of bits	32	
BA: Byte address within	line W: Way specification	

Figure 8.12 Data Array Access

#### 8.4.10 Address Array Access

The address array of the cache can be accessed so that the contents fetched to the cache checked for purposes of program debugging or the like. The address array is mapped of H'60000000 to H'600003FF. Since all of the ways are mapped to the same addresses, we selected by rewriting the W1 and W0 bits in CCR. The address array can only be access longwords.

When the address array is read, the tag address, LRU information, and valid bit are out. When the address array is written to, the tag address, and valid bit are written from the address bus. The write address must therefore be calculated before the write is perform information is written from the cache data bus, but 0 must always be written to prevent malfunctions.




Figure 8.13 Address Array Access

## 8.5 Cache Use

#### 8.5.1 Initialization

Cache memory is not initialized in a reset. Therefore, the cache must be initialized by before use. The cache is initialized by zeroizing all address array valid bits and LRU in the address array write function can be used to initialize each line, but it is simpler to once by writing 1 to the CP bit in CCR. Figure 8.14 shows how to initialize the cache.

MOV.W	#H'FE92, R1		
MOV.B	@R1, R0	;	
AND	#H'FE, R0	;	
MOV.B	#R0, @R1	;	Cache disable
OR	#H'10, R0		
MOV.B	R0, @R1	;	Cache purge
OR	#H'01, R0		
MOV.B	R0, R1	;	Cache enable

Figure 8.14 Cache Initialization

RENESAS

performed in a 16-byte units. The four ways are checked simultaneously, and only lines data corresponding to specified addresses are purged. When addresses do not match, the specified address is not fetched to the cache, so no purge occurs.

```
; Purging 32 bytes from address R3

MOV.L #H'40000000, R0

XOR R1, R1

MOV.L R1, @(R0, R3)

ADD #16, R3

MOV.L R1, @(R0, R3)
```

Figure 8.15 Purging Specific Addresses

When it is troublesome to purge the cache after every DMA transfer, it is recommended OD bit in CCR be set to 1 in advance. When the OD bit is 1, the cache operates as each only for instructions. However, when data is already fetched into cache memory, specificache memory must be purged for DMA transfers.

## 8.5.3 Cache Data Coherency

The cache memory does not have a snoop function. This means that when data is share bus master other than the CPU, software must be used to ensure the coherency of data. purpose, the cache-through area can be used, or a cache purge can be performed with p logic using write-through.

When the cache-through area is to be used, the data shared by the bus masters is placed cache-through area. This makes it easy to maintain data coherency, since access of the through area does not fetch data into the cache. When the shared data is accessed repeat the frequency of data rewrites is low, a lower access speed can adversely affect perform

To purge the cache using program logic, the data updates are detected by the program from the cache is then purged. For example, if the program inputs data from a disk, whenever refunit (such as a sector) is completed, the buffer address used for reading or the entire cache.

Rev. 2.00, 03/05, page 374 of 884



purged. When the update unit is larger, it is faster to purge the entire cache rather than the addresses in order, and then read the data that previously existed in the cache again external memory.

When write-back is used, coherency can be maintained by executing write-backs (flus memory by means of intentional cache miss reads, but since executing flushing incurs overhead, use of write-through or accessing the cache-through area is recommended in which a number of masters share memory.

### 8.5.4 Two-Way Cache Mode

The 4-kbyte cache can be used as 2-kbyte RAM and 2-kbyte mixed instruction/data caby setting the TW bit in CCR to 1. Ways 2 and 3 become cache, and ways 0 and 1 become

Initialization is performed by writing 1 to the CP bit in CCR, in the same way as with valid bit, and LRU bits are cleared to 0.

way 3 or way 2 is selected for replacement in accordance with the LRU information. Conditions for updating the LRU information are the same as for four-way mode, excenumber of ways is two.

When LRU information is initialized to zero, the initial order of use is way  $3 \rightarrow \text{way } 2$ 

When designated as 2-kbyte RAM, ways 0 and 1 are accessed by data array access. Fishows the address mapping.




Figure 8.16 Address Mapping of 2-kbyte RAM in the Two-Way Mode

# 8.6 Usage Notes

#### **8.6.1** Standby

Disable the cache before entering the standby mode for power-down operation. After refrom standby, initialize the cache before use.

#### 8.6.2 Cache Control Register

Changing the contents of CCR also changes cache operation. The chip makes full use operations, so it is difficult to synchronize access. For this reason, change the contents control register simultaneously when disabling the cache or after the cache is disabled. changing the CCR contents, perform a CCR read.

Rev. 2.00, 03/05, page 376 of 884

receive Ethernet DMACs (E-DMACs) in the SH7615, and carries out high-speed data and from memory.

## 9.1.1 Features

The EtherC has the following features:

- Transmission and reception of Ethernet/IEEE802.3 frames
- Supports 10/100 Mbps transfer
- Supports full-duplex and half-duplex modes
- Conforms to IEEE802.3u standard MII (Media Independent Interface)
- Magic Packet detection and Wake On LAN (WOL) signal output

Rev. 2.00, 03/05, pag




Figure 9.1 Configuration of Ethernet Controller (EtherC)

**Transmit Controller:** Transmit data is stored in the transmit FIFO from memory via the E-DMAC. The transmit controller assembles this data into an Ethernet/IEEE802.3 fram outputs to the MII. After passing through the MII, the transmit data is sent onto the line LSI. The main functions of the transmit controller are as follows:

- Frame assembly and transmission
- CRC calculation and provision to frames
- Data retransmission in case of a collision (up to 15 times)
- Compliant with MII in IEEE802.3u standard
- Byte-nibble conversion supporting PHY-LSI speed

Rev. 2.00, 03/05, page 378 of 884

Mania Daalast manitanina

• Magic Packet monitoring

**Command/Status Interface:** This interface provides various command/status register the EtherC, and performs access to PHY-LSI internal registers via the MII.

Rev. 2.00, 03/05, pag

	RX-DV	Receive data valid	Input	Indicates that there is valid receiv ERXD0 to ERXD3
	ERXD0 to ERXD3	Receive data (4-bit)	Input	4-bit receive data
	RX-ER	Receive error	Input	Identifies error state occurring du reception
	CRS	Carrier detect	Input	Carrier detection signal
	COL	Collision detect	Input	Collision detection signal
	MDC	Management data clock	Output	Reference clock signal for informations transfer via MDIO
	MDIO	Management data input/output	Input/ output	Bidirectional signal for exchange management information betwee PHY
Other	LNKSTA	Link status	Input	Inputs link status from PHY-LSI
	EXOUT	General-purpose external output	Output	External output pin
	WOL	Wake-On-LAN	Output	Magic packet reception

Transmit clock

Receive clock

Transmit enable

Transmit error

Transmit data (4-bit)

Input

Input

Output

Output

Output

TX-CLK

**RX-CLK** 

TX-EN

ETXD0 to

ETXD3 TX-ER

MII

TX-EN, ETXD0 to ETXD3, TX-ER

RX-DV, ERXD0 to ERXD3, RX-E

Indicates that transmit data is rea

Notifies PHY-LSI of error during to

reference signal

reference signal

ETXD0 to ETXD3

4-bit transmit data

 $R/W^{*2}$ H'00000000 H'F Collision detect counter register CDCR  $R/W^{*2}$ H'F Lost carrier counter register LCCR H'00000000  $R/W^{*2}$ Carrier not detect counter register **CNDCR** H'00000000 H'F R/W*2 Illegal frame length counter register **IFLCR** H'00000000 H'F R/W*2 CRC error frame receive counter register **CEFCR** H'00000000 H'F R/W*2 H'00000000 H'F Frame receive error counter register **FRECR** R/W*2 H'F Too-short frame receive counter register **TSFRCR** H'00000000  $R/W^{*2}$ Too-long frame receive counter register TLFRCR H'00000000 H'F R/W*2 Residual-bit frame counter register RFCR H'00000000 H'F R/W*2 Multicast address frame counter register **MAFCR** H'00000000 H'F Notes: All registers must be accessed as 32-bit units.

Reserved bits in a register should only be written with 0. The value read from a reserved bit is not guaranteed.

Individual bits are cleared by writing 1.
 Cleared by a write to the register.

**ECSIPR** 

PIR

**MAHR** 

MALR

**RFLR** 

**PSR** 

TROCR

R/W

R/W

R/W

R/W

R/W

R/W*2

R

EtherC interrupt permission register

PHY interface register

PHY status register

MAC address high register

MAC address low register

Receive flame length register

Transmit retry over counter register

RENESAS

Rev. 2.00, 03/05, pag

1100000000

H'00000000

H'0000000X

H'00000000

H'00000000

H'00000000

H'00000000

H'00000000

H'F

H'F

H'F

H'F

H'F

H'F

H'F

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R	R	R/W
Bit:	7	6	5	4	3	2	1
	_	RE	TE	_	ILB	ELB	DM
Initial value:	0	0	0	0	0	0	0
DΛΛ/·	Þ	$D \Lambda M$	DΛΛ	P	DΛΛ	DΛΛ	DΛΛ

13

PRCEF

10

**MPDE** 

The EtherC mode register specifies the operating mode of the Ethernet controller. The this register are normally made in the initialization process following a reset.

Note: Operating mode settings must not be changed while the transmitter and receive enabled. To modify the operating mode settings or change the operating mode EtherC is running, first return the EtherC and E-DMAC modules to their initial means of the software reset bit (SWR) in the E-DMAC mode register (EDMR) new settings.

Bits 31 to 13—Reserved: These bits are always read as 0. The write value should always

Bit 12—Permit Receive CRC Error Frame (PRCEF): Specifies the treatment of a receiventaining a CRC error.

Bit 12: PRCEF	Description	
0	Reception of a frame with a CRC error is treated as an error	(
1	Reception of a frame with a CRC error is not treated as an error	
		_

Note: When this bit is set to 1, the CRC error frame counter register (CEFCR: see sec is not incremented when a CRC error is detected.

Rev. 2.00, 03/05, page 382 of 884

Bit:



Magic Packet detection is enabled.	led
------------------------------------	-----

the frame is completed.

0

register).

Bits 8 and 7—Reserved: These bits are always read as 0. The write value should always

Bit 6—Receiver Enable (RE): Enables or disables the receiver.

Bit 6:	RE Description
0	Receiver is disabled (
1	Receiver is enabled
Note:	If a switch is made from the receiver-enabled state (RE = 1) to the receiver-disa (RE = 0) while a frame is being received, the receiver will not be disabled until it

Bit 5—Transmitter Enable (TE): Enables or disables the transmitter.

Bit 5:	TE Description
0	Transmitter is disabled (
1	Transmitter is enabled
Note:	If a switch is made from the transmitter-enabled state (TE = 1) to the transmitter

state (TE = 0) while a frame is being transmitted, the transmitter will not be disa

transmission of the frame is completed.

Bit 4—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 3—Internal Loop Back Mode (ILB): Specifies loopback mode in the EtherC.

Bit 3: ILB	Description	

Normal data transmission/reception is performed

_			
	1	Data loopback is performed inside the E	therC

Note: A loopback mode specification can only be made with full-duplex transfer (DM



Bit 1—Duplex Mode (DM): Specifies the EtherC transfer method.

Description

Bit 1: DM

0	Half-duplex transfer is specified	(lı
1	Full-duplex transfer is specified	
Note:	When internal loopback mode is specified (ILB = 1), full-duplex transfer (D	)M = 1

Note: When internal loopback mode is specified (ILB = 1), full-duplex transfer (DM = 1 used.

The duplex mode information (half-duplex or full-duplex) detected by the PHY-I.

The duplex mode information (half-duplex or full-duplex) detected by the PHY-LS set to the DM bit. If this setting does not match the duplex mode in the PHY-LSI, transfer rate may be degraded or a data collision may occur.

Bit 0—Promiscuous Mode (PRM): Setting this bit enables all Ethernet frames to be rec

Bit 0: PRM	Description	
0	EtherC performs normal operation	(1
1	EtherC performs promiscuous mode operation	

Note: "All Ethernet frames" means all receivable frames, irrespective of differences or enabled/disabled status (destination address, broadcast address, multicast bit, e

Initial value:		ıl value:	0	0	0	0	0	0
		R/W:	R	R	R	R	R	R/W*
Note:	*	The flag is	s clear	ed by writing	g 1. Writir	ng 0 does n	ot affect	the flag.

Writing 0 to this bit has no effect.

The EtherC status register shows the internal status of the EtherC. This status informa

reported to the CPU by means of interrupts. Individual bits are cleared by writing 1 to bits that generate an interrupt, the interrupt can be enabled or disabled by means of the corresponding bit in the EtherC status interrupt permission register (ECSIPR).

Bits 31 to 3—Reserved: These bits are always read as 0. The write value should always Bit 2—LINK Signal Changed (LCHNG): Indicates that the LNKSTA signal input fro LSI has changed from high to low, or from low to high. This bit is cleared by writing

Bit 2: LCHI	IG Description
0	LNKSTA signal change has not been detected (
1	LNKSTA signal change (high-to-low or low-to-high) has been dete
	The current link status can be checked by referencing the LMON bit in the interface status register (PSR).

Signal variation may be detected when the LNKSTA function is selected by control register (PACR) of the pin function controller (PFC).

Bit 1—Magic Packet Detection (MPD): Indicates that a Magic Packet has been detect line. This bit is cleared by writing 1 to it. Writing 0 to this bit has no effect.

Bit 1: MPD	Description
0	Magic Packet has not been de

0	Magic Packet has not been detected
1	Magic Packet has been detected

Bit 0—Illegal Carrier Detection (ICD): Indicates that PHY-LSI has detected an illegal the line. This bit is cleared by writing 1 to it. Writing 0 to this bit has no effect.

RENESAS

Rev. 2.00, 03/05, pag

LCHNG

MPC

0

R/W

Bit:	31	30	29		
	_	_	_		
Initial value:	0	0	0		
R/W:	R	R	R		
Bit:	7	6	5	4	
	_		_	_	

0

R

This register enables or disables the interrupt sources indicated by the EtherC status register in this register enables or disables the interrupt indicated by the corresponding bit in status register.

0

R

0

R

11

0

R

0

R

10

0

R

2

LCHNGI

Ρ

0

R/W

9

0

R

1

**MPDIP** 

0

R/W

Bits 31 to 3—Reserved: These bits are always read as 0. The write value should always

Bit 2— LINK Signal Changed Interrupt Permission (LCHNGIP): Controls interrupt no by the LINK Signal Changed bit.

Bit 2: LCHNGIP	Description	
0	Interrupt notification by LCHNG bit in ECSR is disabled	(1
1	Interrupt notification by LCHNG bit in ECSR is enabled	

Bit 1—Magic Packet Detection Interrupt Permission (MPDIP): Controls interrupt notifithe Magic Packet Detection bit.

Bit 1: MPDIP	Description	
0	Interrupt notification by MPD bit in ECSR is disabled	(1
1	Interrupt notification by MPD bit in ECSR is enabled	

Rev. 2.00, 03/05, page 386 of 884

Initial value:

R/W:

0

R



Bit:	31	30	29	
		_	_	
Initial value:	0	0	0	•
R/W:	R	R	R	
Rit	7	6	5	4

initiai value:	U	
DAM.	D	

Undefined Note:

when the MMD bit is 1.

PIR provides a means of accessing PHY-LSI internal registers via the MII.

0

R

Bits 31 to 4—Reserved: These bits are always read as 0. The write value should always

0

R

0

R

11

0

R

3

MDI

*

R

10

0

R

2

MDO

0

R/W

9

0

R

1

MMD

0

R/W

Bit 3— MII Management Data-In (MDI): Indicates the level of the MDIO pin.

Bit 2—MII Management Data-Out (MDO): Outputs the value set to this bit by the M

Bit 1— MII Management Mode (MMD): Specifies the data read/write direction with MII. Read direction is indicated by 0, and write direction by 1.

Bit 0— MII Management Data Clock (MDC): Outputs the value set to this bit by the and supplies the MII with the management data clock.

For the method of accessing MII registers, see section 9.3.4, Accessing MII Registers

		MA23	MA22	MA21	MA20	MA19	MA18	MA17
Initia	l value:	0	0	0	0	0	0	0
	R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
The upper 32 bits of the 48-bit MAC address are set in MARH. The setting in this regis normally made in the initialization process after a reset.  Note: The MAC address setting must not be changed while the transmitter and receiv								
					MAC mod			
th	e SWR b	it in the E	-DMAC n	node regis	ter (EDM	R), then m	nake the ne	ew settin

MA39

0

R/W

15 MA31

0

R/W

7

Initial value:

Initial value:

R/W:

Bit:

R/W:

Bit:

MA38

0

R/W

14

MA30

0

R/W

6

MA37

0

R/W

13

**MA29** 

0

R/W

5

Bits 31 to 0—MAC Address Bits 47 to 16 (MA47 to MA16): Used to set the upper 32

If the MAC address to be set in the SH7615 is 01-23-45-67-89-AB (hexadecim

MA36

0

R/W

12

MA28

0

R/W

4

MA35

0

R/W

11

**MA27** 

0

R/W

3

MA19

MA34

0

R/W

10

MA26

0

R/W

2

MA18

MA33

0

R/W

9

MA25

0

R/W

1

MA17

MAC address.

value set in this register is H'01234567.

Bit:	7	6	5	4	3	2	1
	MA7	MA6	MA5	MA4	MA3	MA2	MA1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
The lower 16 bits of normally made in t					ARL. The	setting in t	his regi

MA15

0

R/W

Initial value:

R/W:

MA14

0

R/W

MA13

0

R/W

MA12

0

R/W

MA11

0

R/W

MA10

0

R/W

MA9

0

R/W

Note: The MAC address setting must not be changed while the transmitter and recei

enabled. First return the EtherC and E-DMAC modules to their initial state by the SWR bit in the E-DMAC mode register (EDMR), then make the new setti

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—MAC Address Bits 15 to 0 (MA15 to MA0): Used to set the lower 16 b

MAC address.

If the MAC address to be set in the SH7615 is 01-23-45-67-89-AB (hexadecin value set in this register is H'000089AB.

Bit:	7	6	5	4	3	2	1
	RFL7	RFL6	RFL5	RFL4	RFL3	RFL2	RFL1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
This register specif	fies the ma	aximum fr	ame lengt	h (in bytes	s) that can	be receive	ed by the

0

R

0

R

0

R

RFL11

0

R/W

RFL10

0

R/W

RFL9

0

R/W

Bits 31 to 12—Reserved: These bits are always read as 0. The write value should always

# Bits 11 to 0—Receive Frame Length (RFL)

0

R

H'000 to H'5EE	1,518 bytes
H'5EF	1,519 bytes
H'5F0	1,520 bytes
:	
H'7FF	2,047 bytes
H'800 to H'FFF	2,048 bytes
Notes: 1. The frame	e length refers to all fields from the destination address up to and ir

Initial value:

R/W:

2. When data that exceeds the specified value is received, the part of the data higher than the specified value is discarded. Frame contents from the destination address up to and including the data ar transferred to memory. CRC data is not included in the transfer.

Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

PSR enables interface signals from the PHY-LSI to be read.

Bit 0— Link Monitor (LMON): The link status can be read by connecting the LINK s from the PHY-LSI. For information on the polarity, refer to the specifications for the be connected.

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

Note: The LMON bit is cleared to 0 when the LNKSTA pin is at a high level, and is when the pin is at a low level.

		П
Initial value:	0	
R/W:	R/W	
Bit:	7	
	TROC7	
Initial value:	0	_

	TROC7	TROC6	TROC5	TROC4	TROC3	TROC2	TROC
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

0

R/W

5

TROC15 TROC14 TROC13 TROC12 TROC11 TROC10

0

R/W

4

0

R/W

3

0

R/W

2

TROCS

0

R/W

TROCR is a 16-bit counter that indicates the number of frames that were unable to be t in 16 retransmission attempts. When 16 transmission attempts have failed, TROCR is i by 1. When the value in this register reaches H'FFFF (65,535), the count is halted. The value is cleared to 0 by a write to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

0

R/W

6

Bits 15 to 0—Transmit Retry Over Count 15 to 0 (TROC15 to TROC0): These bits ind number of frames that were unable to be transmitted in 16 retransmission attempts.

Bit:	7	6	5	4	3	2	1
	COLDC7	COLDC6	COLDC5	COLDC4	COLDC3	COLDC2	COLDC
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CDCR is a 16	bit counte	er that indic	cates the nu	umber of co	ollisions th	at occurred	d on the l
counting from	n a point 51	2 bits after	r the start o	of data tran	smission. V	When the v	alue in t

0

R/W

COLDC1

5

0

R/W

Initial value:

R/W:

transmission. When the value in t reaches H'FFFF (65,535), the count is halted. The counter value is cleared to 0 by a w register (the write value is immaterial).

COLDC1 COLDC1 COLDC1

3

0

R/W

2

0

R/W

COLDC1 COLDC1

0

R/W

0

R/W

COLDC

0

R/W

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Collision Detect Count 15 to 0 (COLDC15 to COLDC0): These bits inc

count of collisions from a point 512 bits after the start of data transmission.

R/W:	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2
	LCC7	LCC6	LCC5	LCC4	LCC3	LCC2
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W

LCC13

0

LCC12

0

LCC11

0

LCC10

0

LCC9

0

R/W

1

LCC1 0

R/W

LCC14

0

LCC15

0

times the carrier was lost during data transmission.

Initial value:

LCCR is a 16-bit counter that indicates the number of times the carrier was lost during transmission. When the value in this register reaches HFFFF (65,535), the count is half counter value is cleared to 0 by a write to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—Lost Carrier Count 15 to 0 (LCC15 to LCC0): These bits indicate the nur

Rev. 2.00, 03/05, page 394 of 884

Bit:	7	6	5	4	3	2	1
	CNDC7	CNDC6	CNDC5	CNDC4	CNDC3	CNDC2	CNDC
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CNDCR is a 16-bi	t counter t	hat indica	tes the nui	mber of tir	nes the ca	rrier could	l not be
while the preamble	was bein	g sent. Wh	nen the va	lue in this	register re	aches H'F	FFF (6:

0

R/W

0

R/W

lue in this register reaches H'FFFF (6 count is halted. The counter value is cleared to 0 by a write to this register (the write v immaterial).

CNDC15 CNDC14 CNDC13 CNDC12 CNDC11 CNDC10 CNDC

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Initial value:

R/W:

Bits 15 to 0—Carrier Not Detect Count 15 to 0 (CNDC15 to CNDC0): These bits ind number of times the carrier was not detected.

Initial value:
R/W:
Bit:
Initial value:
RΛΛ/·

7	6
IFLC7	IFLC6
0	0

IFLC14

0

R/W

R/W

IFLC13

0

R/W

5

IFLC5

0

IFLC12

0

R/W

4

IFLC4

0

IFLC15

0

R/W

R/W

R/W:

	R/W	R/W	R/W	R/W	R/W
ate	s the num	ber of time	es transmi	ssion of a	packet v
	. 11.	1		3371 (1	1

IFLC11

0

R/W

3

IFLC3

0

IFLC10

0

R/W

2

IFLC2

0

IFLC9

0

R/W

1

IFLC1

0

IFLCR is a 16-bit counter that indica length of less than four bytes was attempted during data transmission. When the value register reaches H'FFFF (65,535), the count is halted. The counter value is cleared to 0 to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—Illegal Frame Length Count 15 to 0 (IFLC15 to IFLC0): These bits indicate count of illegal frame length transmission attempts.

R/W:	
Bit:	Γ
Initial value:	
R/W:	

Initial value:

	CEFC7	CEFC6	CEFC5
Initial value:	0	0	0
R/W:	R/W	R/W	R/W

0

R/W

7

0

R/W

6

0 0 0 R/W R/W R/W

CEFC15 | CEFC14 | CEFC13 | CEFC12 | CEFC11 | CEFC10

0

R/W

4

CEFC4

0

R/W

3

CEFC3

0

R/W

5

CEFCR is a 16-bit counter that indicates the number of times a frame with a CRC error received. When the value in this register reaches H'FFFF (65,535), the count is halted value is cleared to 0 by a write to this register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—CRC Error Frame Count 15 to 0 (CEFC15 to CEFC0): These bits indicate of CRC error frames received.

When the Permit Receive CRC Error Frame bit (PRCEF) is set to 1 in the Eth Register (ECMR), CEFCR is not incremented by reception of a frame with a

Rev. 2.00, 03/05, pag

CEFC

0

R/W

1

0

R/W

CEFC

0

R/W

2

CEFC2

0

R/W

Initial value:	0	0
R/W:	R/W	R/W
Bit:	7	6
	FREC7	FREC6
Initial value:	0	0

R/W:

R/W

he	nu	mber	of	f
_			. ~ .	_

0

R/W

4

FREC4

0

R/W

0

R/W

3

FREC3

0

R/W

0

R/W

2

FREC2

0

R/W

0

R/W

5

FREC5

0

R/W

FRECS

0

R/W

1

FREC1

0

R/W

FRECR is a 16-bit counter that indicates the frames input from the PHY-LS a receive error was indicated by the RX-ER pin. FRECR is incremented each time this becomes active. When the value in this register reaches H'FFFF (65,535), the count is I counter value is cleared to 0 by a write to this register (the write value is immaterial).

R/W

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

Bits 15 to 0—Frame Receive Error Count 15 to 0 (FREC15 to FREC0): These bits indi

count of errors during frame reception.

Initial value:	0	0
R/W:	R/W	R/W
Bit:	7	6
	TSFC7	TSFC6
Initial value:	0	0

R/W

R/W:

TSFRCR is a 16-bit counter that indicates the number of frames of fewer than 64 byte
been received. When the value in this register reaches H'FFFF (65,535), the count is h

TSFC15 | TSFC14 | TSFC13 | TSFC12 | TSFC11

0

R/W

5

TSFC5

0

R/W

counter value is cleared to 0 by a write to this register (the write value is immaterial). Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always

0

R/W

Bits 15 to 0—Too-Short Frame Receive Count 15 to 0 (TSFC15 to TSFC0): These bit the count of frames received with a length of less than 64 bytes.

TSFC10

0

R/W

2

TSFC2

0

R/W

0

R/W

3

TSFC3

0

R/W

0

R/W

4

TSFC4

0

R/W

TSFC

0

R/W

1

0

R/W

TSFC

Initial value:

R/W:	R/W	R/W
Bit:	7	6
	TLFC7	TLFC6

TLFC14

0

0

R/W

TLFC15

0

0

R/W

R/W	R/W
5	4

TLFC12

0

TLFC4

0

R/W

TLFC11

0

R/W

3

TLFC3

0

R/W

TLFC10

0

R/W

2

TLFC2

0

R/W

TLFC9

0

R/W

1

TLFC1

0

R/W

TLFC13

0

TLFC5

0

R/W

TLFRCR is a 16-bit counter that indicates the number of frames received with a length
the value specified by the receive frame length register (RFLR). When the value in this
reaches HFFFF (65,535), the count is halted. The counter value is cleared to 0 by a wri
register (the write value is immaterial).

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—Too-Long Frame Receive Count 15 to 0 (TLFC15 to TLFC0): These bits the count of frames received with a length exceeding the value in RFLR.

TLFRCR is not incremented when a frame containing residual bits is received. case, the reception of the frame is indicated in the residual-bit frame counter re

Notes: If the value specified by RFLR is 1518 bytes, TLFRCR is incremented by rece

frame with a length of 1519 bytes or more.

(RFCR).

R/W:
Bit:
Initial value: R/W:

Initial value:

Bit:	7	6
	RFC7	RFC6

RFC15

0

R/W

0

R/W

of frames received containing residual bits.

RFC14

0

R/W

0

R/W

5	
RFC5	١

0

R/W

RFC13

0

R/W

4 RFC4

RFC12

0

R/W

0

R/W

RFC11

0

R/W

3

RFC3

0

R/W

RFC2 0 R/W

RFC10

0

R/W

2

RFC:

0

R/W

1

0

R/W

RFC⁻

RFCR is a 16-bit counter that indicates the number of frames received containing resi (less than an 8-bit unit). When the value in this register reaches H'FFFF (65,535), the halted. The counter value is cleared to 0 by a write to this register (the write value is in

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—Residual-Bit Frame Count 15 to 0 (RFC15 to RFC0): These bits indicat

RENESAS

R/W:	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2
	MAFC7	MAFC6	MAFC5	MAFC4	MAFC3	MAFC2
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W

0

MAFC15|MAFC14|MAFC13|MAFC12|MAFC11|MAFC10|

0

0

0

0

R/W

1

MAFC1 0 R/W

0

MAFCR is a 16-bit counter that indicates the number of frames received with a multical specified. When the value in this register reaches HFFFF (65,535), the count is halted. counter value is cleared to 0 by a write to this register (the write value is immaterial).

Initial value:

0

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 to 0—Multicast Address Frame Count 15 to 0 (MAFC15 to MAFC0): These bi the count of multicast frames received.

Rev. 2.00, 03/05, page 402 of 884

Notes: 1. In actual EtherC operation, frame transmission and reception is performed continuously in combination with the E-DMACs. For details of continuous

see the description of E-DMAC operation.

2. The receive data transferred to memory by the receive data E-DMAC does

# 9.3.1 Transmission


CRC data.

The main transmit functions of the EtherC are as follows:

- Frame generation and transmission: Monitors the line status, then adds the preamb CRC to the data to be transmitted, and sends it to the MII
- CRC generation: Generates the CRC for the data field, and adds it to the transmit
- Transmission retry: when a collision is detected in the collision window (during the
  transmission of the 512-bit data that includes the preamble and SFD from the start
  transmission), transmission is retried up to 15 times based on the back-off algorith

The state transitions of the EtherC transmitter are shown in figure 9.2.





Notes: 1. Transmission retry processing includes both jam transmission that depends on collision detection and adjustment of transmission intervals based on the back-off algorithm.

Transmission is retried only when data of 512 bits or less (including the preamble and SFD) is transm When a collision is detected during the transmission of data greater than 512 bits, only jam is transm transmission based on the back-off algorithm is not retried.

Figure 9.2 EtherC Transmitter State Transitions

- 1. When the transmit enable (TE) bit is set, the transmitter enters the transmit idle state
- 2. When a transmit request is issued by the transmit E-DMAC, the EtherC sends the p after a transmission delay equivalent to the frame interval time.

Note: If full-duplex transfer is selected, which does not require carrier detection, the part as soon as a transmit request is issued by the transmit E-DMAC.

3. The transmitter sends the SFD, data, and CRC sequentially. At the end of transmiss transmit E-DMAC generates a transmission complete interrupt (TC).

Note: If a collision or the carrier-not-detected state occurs during data transmission, t reported as interrupt sources.

Rev. 2.00, 03/05, page 404 of 884



- Receive frame header check: Checks the preamble and SFD, and discards a frame invalid pattern
- Receive frame data check: Checks the data length in the header, and reports an err the data length is less than 64 bytes or greater than the specified number of bytes
- Receive CRC check: Performs a CRC check on the frame data field, and reports as in the case of an abnormality
- Line status monitoring: Reports an error status if an illegal carrier is detected by management fault detection signal from the PHY-LSI
  - Magic Packet monitoring: Detects a Magic Packet from all receive frames

The state transitions of the EtherC receiver are shown in figure 9.3.

RENESAS




Figure 9.3 EtherC Receiver State Transitions

- 1. When the receive enable (RE) bit is set, the receiver enters the receive idle state.
- 2. When an SFD (start frame delimiter) is detected after a receive packet preamble, the starts receive processing.
- 3. If the destination address matches the receiver's own address, or if broadcast or mu transmission or promiscuous mode is specified, the receiver starts data reception.
- 4. Following data reception, the receiver carries out a CRC check. The result is indica status bit in the descriptor after the frame data has been written to memory.
- 5. After one frame has been received, if the receive enable bit is set (RE = 1) in the Et register, the receiver prepares to receive the next frame.

Rev. 2.00, 03/05, page 406 of 884




Figure 9.4 (a) MII Frame Transmit Timing (Normal Transmission)





Figure 9.4 (b) MII Frame Transmit Timing (Collision)



Figure~9.4~(c)~~MII~Frame~Transmit~Timing~(Transmit~Error)




Figure 9.4 (d) MII Frame Receive Timing (Normal Reception)




Figure 9.4 (e) MII Frame Receive Timing (Receive Error (1))




Figure 9.4 (f) MII Frame Receive Timing (Receive Error (2))

Rev. 2.00, 03/05, page 408 of 884

Access Type		MII Management Frame					
Item	PRE	ST	OP	PHYAD	REGAD	TA	DATA
Number of bits	32	2	2	5	5	2	16
Read	11	01	10	00001	RRRRR	Z0	DD
Write	11	01	01	00001	RRRRR	10	DD

PRE: 32 consecutive 1s

IDI F:

ST: Write of 01 indicating start of frame

OP: Write of code indicating access type

PHYAD: Write of 0001 if the PHY-LSI address is 1 (sequential write starting with the M

REGAD: Write of 0001 if the register address is 1 (sequential write starting with the MS This bit changes depending on the PHY-LSI register address.

TA: Time for switching data transmission source on MII interface

This bit changes depending on the PHY-LSI address.

(a) Write: 10 written

(b) Read: Bus release (notation: Z0) performed

DATA: 16-bit data. Sequential write or read from MSB

(a) Write: 16-bit data write(b) Read: 16-bit data read

Wait time until next MII management format input

(a) Write: Independent bus release (notation: X) performed

(b) Read: Bus already released in TA; control unnecessary

## Figure 9.5 MII Management Frame Format

**MII Register Access Procedure:** The program accesses MII registers via the PHY in register (PIR). Access is implemented by a combination of 1-bit-unit data write, 1-bit-read, bus release, and independent bus release. Examples 1 through 4 below show the access timing. The timing will differ depending on the PHY-LSI type.

- 1. The MII register write procedure is shown in figure 9.6 (a).
- 2. The bus release procedure is shown in figure 9.6 (b).
- 3. The MII register read procedure is shown in figure 9.6 (c).






Figure 9.6 (a) 1-Bit Data Write Flowchart





Figure 9.6 (b) Bus Release Flowchart (TA in Read in Figure 9.5)

Rev. 2.00, 03/05, page 410 of 884



Figure~9.6~(c)~~1-Bit Data Read Flowchart




Figure 9.6 (d) Independent Bus Release Flowchart (IDLE in Write in Figu

- 1. Disable interrupt source output by means of the various interrupt enable/mask regis
  - 2. Set the Magic Packet detection enable bit (MPDE) in the EtherC mode register (EC
    - 3. Set the Magic Packet detection interrupt enable bit (MPDIP) in the EtherC interrupt register (ECSIPR) to the enable setting.
    - 4. If necessary, set the CPU operating mode to sleep mode or set supporting functions standby mode.
      - 5. When a Magic Packet is detected, an interrupt is sent to the CPU. The WOL pin not peripheral LSIs that the Magic Packet has been detected.

packet that has received data previously and the EtherC is notified of the receivature. To return to normal operation from the interrupt processing, initialize EtherC and E-DMAC by using the software reset bit (SWR) in the E-DMAC register (EDMR).

Notes: 1. When the Magic Packet is detected, data is stored in the receive FIFO by the

With a Magic Packet, reception is performed regardless of the destination as result, this function is valid, and the WOL pin enabled, only in the case of a the destination address specified by the format in the Magic Packet.

supporting functions, and external pins continue to operate. Recovery from sleep mod carried out by means of an interrupt from the EtherC or a supporting module, or a resecontrol external pins and the WOL pin by means of Magic Packet reception, the relevable set beforehand.

Note: In order to specify recovery by means of a magic packet, supporting function sources should be masked before sleep mode is entered. See section 9.3.5, Ma Detection, for the setting procedure.

**Standby Mode:** In standby mode, the on-chip oscillation circuit is halted. Consequen is not supplied to the EtherC, and interrupts from the EtherC and other supporting mobe reported. It is therefore not possible to restore normal operation by these means, an WOL function cannot be used.

Notes: This mode can be selected to halt all functions including the EtherC. However interrupt, power-on reset, or manual reset is necessary in order to restore norm

halted, and therefore initialization of memory, etc., is necessary after recovery way as in a reset.

Module Standby Mode: Module standby mode allows individual supporting module

When the SH7615 has been placed in standby mode, the CPU, DSP, and bus scontroller are among the functions halted. When DRAM is connected, refresh

halted. However, due to the nature of its function, the operation of the EtherC cannot During normal operation, module standby mode can be used to halt unnecessary supp functions. The CPU and DSP continue to operate in this mode.






Figure 9.7 Example of Connection to AM79C873





Figure 9.8 Example of Connection to DP83843

RENESAS



**Influence on System:** The other transmitting station in the collision cannot detect the cand may mistake its data to be transmitted successfully on the MAC layer. In this case, layer (such as TCP/IP) generally recovers the error by re-transmission to complete the transmission, though the efficiency of transmission may be degraded.

Rev. 2.00, 03/05, page 416 of 884

efficient data transfer control to be achieved.

#### 10.1.1 Features

The E-DMAC has the following features:

- The load on the CPU is reduced by means of a descriptor management system
- Transmit/receive frame status information is indicated in descriptors
- Achieves efficient system bus utilization through the use of block transfer (16-byte
- Supports single-frame/multi-buffer operation

Note: The E-DMAC cannot handle transfers to on-chip RAM and supporting modul

RENESAS




Figure 10.1 Configuration of E-DMAC, and Descriptors and Buffers

transmission can be carried out.

**Reception:** For each start of a receive DMA transfer, the receive E-DMAC fetches a subuffer address from the top of the receive descriptor list. When receive data is stored in FIFO, the E-DMAC transfers this data to the receive buffer. When reception of one for finished, the E-DMAC performs a receive status write and fetches the receive buffer at the next descriptor. By repeating this sequence, consecutive frames can be received.

### 10.1.4 Register Configuration

The E-DMAC has the seventeen 32-bit registers shown in table 10.1.

Notes: 1. All registers must be accessed as 32-bit units.

- 2. Reserved bits in a register should only be written with 0.
- 3. The value read from a reserved bit is not guaranteed.



9			
EtherC/E-DMAC status interrupt permission register	EESIPR	R/W	H'00000000
Transmit/receive status copy enable register	TRSCER	R/W	H'00000000
Receive missed-frame counter register	RMFCR	R/W ^{*2}	H'00000000
Transmit FIFO threshold register	TFTR	R/W	H'00000000
FIFO depth register	FDR	R/W	H'00000000
Receiver control register	RCR	R/W	H'00000000
E-DMAC operation control register	EDOCR	R/W	H'00000000
Receive buffer write address register	RBWAR	R	H'00000000
Receive descriptor fetch address register	RDFAR	R	H'00000000
Transmit buffer read address register	TBRAR	R	H'00000000

R/W*1

R

H'00000000

H'00000000

H'F

**EESR** 

EtherC/E-DMAC status register

Transmit descriptor fetch address register **TDFAR** 

Notes: 1. Individual bits are cleared by writing 1. 2. Cleared by reading the register.

their initial state by means of the software reset bit (SWR) in this register, the settings.

11

10

9

29

Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
	_	_	DL1	DL0	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R

Bit:

31

30

Bits 31 to 6—Reserved: These bits are always read as 0. The write value should always

Bits 5 and 4—Descriptor Length 1, 0 (DL1, DL0): These bits specify the descriptor le

Bit 5: DL1	Bit 4: DL0	Description	
0	0	16 bytes	(
	1	32 bytes	
1	0	64 bytes	
	1	Reserved (setting prohibited)	
		_	•

Bits 3 to 1—Reserved: These bits are always read as 0. The write value should always Bit 0—Software Reset (SWR): The EtherC and E-DMAC can be initialized by software bits should only be written with 0.

RENESAS

#### 10.2.2 E-DMAC Transmit Request Register (EDTRR)

The E-DMAC transmit request register issues transmit directives to the E-DMAC.

Bit:	31	30	29		11	10	9
		_	_		_	_	_
Initial value:	0	0	0		0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
		_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

Bit 0—Transmit Request (TR): When 1 is written to this bit, the E-DMAC reads a descin the case of an active descriptor, transfers the data in the transmit buffer to the EtherC

Bit 0: TR	Description
0	Transmission-halted state. Writing 0 does not stop transmission. Te transmission is controlled by the active bit in the transmit descriptor
1	Start of transmission. The relevant descriptor is read and a frame is the transmit active bit set to 1

Note: When transmission of one frame is completed, the next descriptor is read. If the descriptor active bit in this descriptor has the "active" setting, transmission is cor the transmit descriptor active bit has the "inactive" setting, the TR bit is cleared a operation of the transmit DMAC is halted.

For details on writing to the register, see section 10.4, Usage Notes.

Rev. 2.00, 03/05, page 422 of 884

Bit:	1	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
17/ 77.	11	11	11	11	11	11	

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

Bit 0—Receive Request (RR): When 1 is written to this bit, the E-DMAC reads a desethen transfers receive data to the buffer in response to receive requests from the Ether

Bit 0: RR	Description
0	After frame reception is completed, the receiver is disabled
1	A receive descriptor is read, and transfer is enabled

Notes: In order to receive a frame in response to a receive request, the receive describit in the receive descriptor must be set to "active" beforehand.

- 1. When the receive request bit is set, the E-DMAC reads the relevant receive
- If the receive descriptor active bit in the descriptor has the "active" setting, prepares for a receive request from the EtherC.
- When one receive buffer of data has been received, the E-DMAC reads the descriptor and prepares to receive the next frame. If the receive descriptor the descriptor has the "inactive" setting, the RR bit is cleared and operation receive DMAC is halted.

For details on writing to the register, see section 10.4, Usage Notes.

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
							_
Bit:	15	14	13	12	11	10	9
	TDLA15	TDLA14	TDLA13	TDLA12	TDLA11	TDLA10	TDLA9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	TDLA7	TDLA6	TDLA5	TDLA4	TDLA3	TDLA2	TDLA1
Initial value:	0	0	0	0	0	0	0

R/W

Bits 31 to 0—Transmit Descriptor Start Address 31 to 0 (TDLA31 to TDLA0): These I

21

TDLA21

0

20

TDLA20

0

R/W

19

TDLA19

0

R/W

18

TDLA18

0

R/W

17

TDLA1

0

R/W

only be written with 0.

R/W

Notes: The lower bits are set as follows according to the specified descriptor length.

R/W

Bit:

R/W:

Initial value:

23

TDLA23

0

22

TDLA22

0

16-byte boundary: TDLA[3:0] = 0000

32-byte boundary: TDLA[4:0] = 00000

64-byte boundary: TDLA[5:0] = 000000

This register must not be written to during transmission. Modifications to this r should only be made while transmission is disabled.

Rev. 2.00, 03/05, page 424 of 884

							П
Initial value:	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	
Bit:	15	14	13	12	11	10	
	RDLA15	RDLA14	RDLA13	RDLA12	RDLA11	RDLA10	
Initial value:	0	0	0	0	0	0	_
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	
Bit:	7	6	5	4	3	2	
	RDLA7	RDLA6	RDLA5	RDLA4	RDLA3	RDLA2	
Initial value:	0	0	0	0	0	0	_

21

20

R/W

RDLA23 RDLA22 RDLA21 RDLA20 RDLA19 RDLA18

19

R/W

18

R/W

17

R/W

9

**RDLA** 0

R/W

1

**RDLA** 0

R/W

RDLA[®] 0

22

Bit:

23

R/W

Bits 31 to 0—Receive Descriptor Start Address 31 to 0 (RDLA31 to RDLA0)

R/W

R/W:

Notes: The lower bits are set as follows according to the specified descriptor length.

R/W

16-byte boundary: RDLA[3:0] = 0000

32-byte boundary: RDLA[4:0] = 00000

64-byte boundary: RDLA[5:0] = 000000

Modifications made to this register during reception are invalid. This register be modified while reception is disabled.

	_	ECI	TC	TDE	
Initial value:	0	0	0	0	
R/W:	R	R	R/W	R/W	
Bit:	15	14	13	12	
	_	_	_	ITF	
Initial value:	0	0	0	0	
R/W:	R	R	R	R/W	
Bit:	7	6	5	4	
	RMAF	_	_	RRF	
Initial value:	0	0	0	0	
R/W:	R/W	R	R	R/W	
Bits 31 to 27—Reserved: These bits are always read as 0.					

Initial value:

R/W:

Bit:

0

R

23

0

R

22

0

R

21

0

R

20

0

R

19

TFUF

0

R/W

11

CND

0

R/W

3

**RTLF** 

0

R/W

0

R/W

18

FR

0

R/W

10

DLC

0

R/W

2

RTSF

0

R/W

The write value should alway

0

R/W

17

RDE

0

R/W

9

CD

0

R/W

1

PRE

0

R/W

EESR bit 11: Carrier Not Detected (CND)
EESR bit 10: Detect Loss of Carrier (DLC)
EESR bit 9: Delayed Collision Detect (CD)

Bit 25— Receive abort detected (RABT): Indicates whether or not a receive abort was

Bit 25: RABT	Description	
0	Receive abort not detected	(
1	Receive abort detected	

This bit will be set when any one or more of the following bits are set.

EESR bit 4: Receive Residual-Bit Frame (RRF)

EESR bit 3: Receive Too-Long Frame (RTLF)

EESR bit 2: Receive Too-Short Frame (RTSF)

EESR bit 1: PHY-LSI Receive Error (PRE)

EESR bit 0: CRC Error on Received Frame (CERF)

frame counter register. The eight frames in the receive FIFO are retained, and a transferred to memory when DMA transfer becomes possible. When the frame of value falls below 8, another frame is received.

Bit 23—Reserved: These bits are always read as 0. The write value should always be 0

Bit 22—EtherC States Register Interrupt (ECI): Indicates that an interrupt due to an Etl register (ECSR) source has been detected.

(lı
source)
Ş

Note: EESR is a read-only register. When this register is cleared by a source in ECSR EtherC, this bit is also cleared.

Bit 21—Frame Transmit Complete (TC): Indicates that all the data specified by the transmit descriptor has been transmitted to the EtherC. The transfer status is written back to the descriptor. When 1-frame transmission is completed for 1-frame/1-buffer processing, o last data in the frame is transmitted and the transmission descriptor valid bit (TACT) in descriptor is not set for multiple-frame buffer processing, transmission is completed an set to 1. After frame transmission, the E-DMAC writes the transmission status back to

Bit 21	TC Description
0	Transfer not complete, or no transfer directive (Ir
1	Transfer complete (interrupt source)
Note:	As data is sent onto the line by the PHY-LSI from the EtherC via the MII, the act

transmission completion time is longer.

Rev. 2.00, 03/05, page 428 of 884

descriptor.



transmission. In this case, the address that is stored in the transmit descriptor I register (TDLAR) is transmitted first.

Bit 19—Transmit FIFO Underflow (TFUF): Indicates that underflow has occurred in FIFO during frame transmission. Incomplete data is sent onto the line.

Bit 19:	TFUF	Description
0		Underflow has not occurred
1		Underflow has occurred (interrupt source)
Note:		DMAC operation continues or halts after underflow is controlled by ontrol register (EDOCR).

Bit 18—Frame Received (FR): Indicates that a frame has been received and the received has been updated. This bit is set to 1 each time a frame is received.

Note: The actual receive frame status is indicated in the receive status field in the de-

Note:	The actual	receive frame status is indicated in the receive status field in the c
Bit 18:	FR	Description
0		Frame not received

Bit 17—Receive Descriptor Exhausted (RDE): This bit is set if the receive descriptor (RACT) setting is "inactive" (RACT = 0) when the E-DMAC reads a receive descript

Frame received (interrupt source)

1

Bit 17: RDE	Description
0	"1" receive descriptor active bit (RACT) detected
1	"0" receive descriptor active bit (RACT) detected (interrupt source

Note: When receive descriptor empty (RDE = 1) occurs, receiving can be restarted by RACT = 1 in the receive descriptor and initiating receiving.

RENESAS

2.	Whether E-DMAC operation continues or halts after overflow is controlled by
	DMAC operation control register (EDOCR).

Bits 15 to 13—Reserved: These bits are always read as 0. The write value should always

Bit 12—Illegal Transmit Frame (ITF): Indicates that the transmit frame length specification

than four bytes.		
Bit 12: ITF	Description	
0	Normal transmit frame length	(

Illegal transmit frame length (interrupt source)

Bit 11—Carrier Not Detect (CND): Indicates the carrier detection status.		
Bit 11: CND	Description	
0	A carrier is detected when transmission starts	(
1	Carrier not detected (interrupt source)	

Bit 10—Detect Loss of Carrier (DLC): Indicates that loss of the carrier has been detect

frame transmission.

Description

Bit 10: DLC

0	Loss of carrier not detected (I
1	Loss of carrier detected (interrupt source)
Bit 9—D	Delayed Collision Detect (CD): Indicates that a delayed collision has been dete

frame transmission.

Bit 9: CD	Description	
0	Delayed Collision not detected	(1
1	Delayed Collision detected (interrupt source)	

Rev. 2.00, 03/05, page 430 of 884



The receive winteest Address Frame (KWAr). Indicates that a multicast address and
been received.

Description

Bit 7: RMAF

0

1	Multicast address frame has been received (interrupt source)
Bits 6 and 5—R	Reserved: These bits are always read as 0. The write value should always
Bit 4—Receive	Residual-Bit Frame (RRF): Indicates that a residual-bit frame has bee
Bit 4: RRF	Description

Multicast address frame has not been received

0	Residual-bit frame has not been received	(
1	Residual-bit frame has been received (interrupt source)	

Bit 3—Receive Too-Long Frame (RTLF): Indicates that a frame of 1519 bytes or long received.

Bit 3: RTLF	Description
0	Too-long frame has not been received
1	Too-long frame has been received (interrupt source)
·	

Bit 2—Receive Too-Short Frame (RTSF): Indicates that a frame of fewer than 64 byte received.

Bit 2: RTSF	Description
0	Too-short frame has not been received
1	Too-short frame has been received (interrupt source)

0	CRC error not detected	(Ir
1	CRC error detected (interrupt source)	
10.2.7	EtherC/E-DMAC Status Interrupt Permission Register (EESIPR)	
EESIPR	enables interrupts corresponding to individual bits in the EtherC/E-DMAC	' sta

Description

Bit 0: CERF

ESIPR enables interrupts corresponding to individual bits in the EtherC/E-DMAC sta An interrupt is enabled by writing 1 to the corresponding bit. In the initial state, interru

enabled.	•	C		1 0			,
Bit:	31	30	29	28	27	26	25
		_		_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	23	22	21	20	19	18	17
	_	ECIIP	TCIP	TDEIP	TFUFIP	FRIP	RDEIP

initiai value:	U	U	U	U	U	U	U
R/W:	R	R	R	R	R	R	R
Bit:	23	22	21	20	19	18	17
	_	ECIIP	TCIP	TDEIP	TFUFIP	FRIP	RDEI
Initial value:	0	0	0	0	0	0	0
R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	15	14	13	12	11	10	9
	_	_	_	ITFIP	CNDIP	DLCIP	CDIP
Initial value:	0	0	0	0	0	0	0

	_	_	_	ITFIP	CNDIP	DLCIP	CDIP
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	RMAFIP	_	_	RRFIP	RTLFIP	RTSFIP	PREIP
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R	R/W	R/W	R/W	R/W

Rev. 2.00, 03/05, page 432 of 884

RENESAS

Bit 23—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 22—EtherC Status Register Interrupt Permission (ECIP): Enables interrupts due to status register sources.

Bit 22: ECIP	Description	
0	EtherC status interrupts are disabled	
1	EtherC status interrupts are enabled	

Bit 21—Frame Transmit Complete Interrupt Permission (TCIP): Enables the frame transmit complete interrupt.

0	Frame transmit complete interrupt is disabled
1	Frame transmit complete interrupt is enabled

Description

Bit 21: TCIP

Bit 20—Transmit Descriptor Exhausted Interrupt Permission (TDEIP): Enables the tradescriptor exhausted interrupt.

Bit 20: TDEIP	Description
0	Transmit descriptor exhausted interrupt is disabled
1	Transmit descriptor exhausted interrupt is enabled

Bit 19—Transmit FIFO Underflow Interrupt Permission (TFUFIP): Enables the transfunderflow interrupt.

Bit 19: TFUFIP	Description
0	Transmit FIFO underflow interrupt is disabled
1	Transmit FIFO underflow interrupt is enabled



	·			
0	Receive descriptor exhausted interrupt is disabled (			
1	Receive descriptor exhausted interrupt is enabled			
Bit 16—Receive FIFO Overflow Interrupt Permission (RFOFIP): Enables the receive I overflow interrupt.				
Bit 16: RFOFIP	Description			
0	Receive FIFO overflow interrupt is disabled (			
1	Receive FIFO overflow interrupt is enabled			
Bits 15 to 13—Reserved: These bits are always read as 0. The write value should alway Bit 12—Illegal Transmit Frame Interrupt Permission (ITFIP): Enables the illegal transmit Frame Interrupt Permission (ITFIP).				
- Bit 17—Illegal Tra	inemit Broma Interrint Permission (II BIP). Buchles the illegal from			

interrupt.

Description

Bit 17: RDEIP

Bit 12: ITFIP	Description
0	Illegal transmit frame interrupt is disabled

Illegal transmit frame interrupt is enabled

Carrier not detect interrupt is enabled

Bit 11—Carrier N	Not Detect Interrupt Permission (CNDIP)	: Enables the carrier not dete
Bit 11: CNDIP	Description	
0	Carrier not detect interrupt is disabled	(Ir

0	Collision detect interrupt is disabled (
1	Collision detect interrupt is enabled
Bit 8—Tra	nsmit Retry Over Interrupt Permission (TROIP): Enables the transmit retry

Description

Description

Bit 9: CDIP

Bit 8: TROIP

U	ransmit retry over interrupt is disabled
1	Transmit retry over interrupt is enabled
Dit 7	Passive Multipast Address From Interrupt Parmission (PMAFID): English the

Bit 7—Receive Multicast Address Frame Interrupt Permission (RMAFIP): Enables the multicast address frame interrupt.

Bit 7: RMAFIP	Description
0	Receive multicast address frame interrupt is disabled
1	Receive multicast address frame interrupt is enabled

Bits 6 and 5—Reserved: These bits are always read as 0. The write value should always read as 0. The write value should always read as 0. The write value should always read as 0.

Bit 4—Receive Residual-Bit Frame Interrupt Permission (RRFIP): Enables the receive frame interrupt.

Bit 4: RRFIP	Description
0	Receive residual-bit frame interrupt is disabled
1	Receive residual-bit frame interrupt is enabled

Bit 2: RTSFIP	Description	
0	Receive too-short frame interrupt is disabled	(1
1	Receive too-short frame interrupt is enabled	
Bit 1—PHY-LSI	Receive Error Interrupt Permission (PREIP): Enables the	PHY-LSI r

interrupt.

Bit 1: PREIP Description

Bit 1: PREIP	Description	
0	PHY-LSI receive error interrupt is disabled	(
1	PHY-LSI receive error interrupt is enabled	

Bit 0—CRC Error on Received Frame Interrupt Permission (PREIP): Enables the CRC received frame interrupt.

Bit 0: CERFIP	Description	
0	CRC error on received frame interrupt is disabled	(1
1	CRC error on received frame interrupt is enabled	

Bit:	15	14	13	12	11	10	9
	_	_	_	_	_	_	
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	RMAFCE	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R
Bits 31 to 8—Reserved: These bits are always read as 0. The write value should always Bit 7—Multicast Address Frame Receive (RMAF) Bit Copy Enable (RMAFCE)  Bit 7: RMAFCE Description							
0		Enables the RMAF bit status to be indicated in the RFS7 bit in the descriptor.					
1	Disables	Disables occurrence of corresponding source to be indicated in the the receive descriptor.				be indicate	ed in the

Bits 6 to 0—Reserved: These bits are always read as 0. The write value should always

JΙ

0

R

Initial value:

R/W:

30

0

R

29

0

R

19

0

R

10

0

R

17

0

R



R/W:	R	R	R	R

Initial value:

Initial value:

Initial value:

R/W:

Bit:

R/W:

Bit:

0

R

15

MFC15

0

R

7

MFC7

0

0

R

14

MFC14

0

R

6

MFC6

0

0

R

13

MFC13

0

R

5

MFC5

0

. . .

12

MFC12

0

R

4

MFC4

0

0

R

11

MFC11

0

R

3

MFC3

0

R

0

R

10

MFC10

0

R

2

MFC2

0

R

0

R

9

MFC9

0

R

1

MFC1

0

R

Initial value:	0	0	0	
R/W:	R	R	R	
Bit:	15	14	13	12
	_	_	_	_
Initial value:	0	0	0	0
R/W:	R	R	R	R
Bit:	7	6	5	4
	TFT7	TFT6	TFT5	TFT4
Initial value:	0	0	0	0
R/W:	R/W	R/W	R/W	R/W

Bits 31 to 11—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00, 03/05, pag

0

R

11

0

R

3

TFT3

0

R/W

0

R

10

TFT10

0

R/W

2

TFT2

0

R/W

0

R

9

TFT

0

R/W

1

TFT²

0

R/W

H'20	128 bytes
:	:
H'3F	252 bytes
H'40	256 bytes
:	:
H'7F	508 bytes

124 bytes

512 bytes

Note: When setting a transmit FIFO threshold of 256 bytes or more, a FIFO depth of 5 must be selected.

**Restriction:** When the transfer rate is 10 Mbps (TX-CLK clock input frequency = 2.5the value of transmit FIFO threshold bits 10 to 0 (TFT10 to TFT0) of TFTR is set to a H'001 (4 bytes) to H'00C (48 bytes), the Ethernet controller (EtherC) may not transmit

H'1F

H'80

Therefore, when the transfer rate is 10 Mbps, set TFT10 to TFT0 of TFTR to H'000 (st

not applicable.

forward mode), or H'00D (52 bytes) or a larger value. (Refer to the following table.) When the transfer rate is 100 Mbps (TX-CLK clock input frequency = 25 MHz), this re-

Rev. 2.00, 03/05, page 440 of 884

	<b>-</b> . <b>3</b> , 100	malfunction when the
H'007	28 bytes	rate is 10 Mbps.
H'008	32 bytes	
H'009	36 bytes	
H'00A	40 bytes	
H'00B	44 bytes	
H'00C	48 bytes	
H'00D	52 bytes	
H'00E	56 bytes	
H'00F	60 bytes	
:	:	
H'01F	124 bytes	
H'020	128 bytes	
:	:	
H'03F	252 bytes	
H'040	256 bytes	<del></del>
:	:	
H'07F	508 bytes	

512 bytes

H'080

Initial value:	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	
Bit:	7	6	5	4	3	2	
	_	_	_	_	_	_	
Initial value:	0	0	0	0	0	0	1

13

12

R

11

R

10

R

9

0 R

0

R

Bits 31 to 9—Reserved: These bits are always read as 0. The write value should always

R

Bit 8—Transmit FIFO Depth (TFD): Specifies either 256 or 512 bytes as the depth (siz transmit FIFO (which has a maximum capacity of 512 bytes). The setting cannot be charansmission/reception has started.

R

Bit 8: TFD	Description	
0	256 bytes	
1	512 bytes	

Bits 7 to 1—Reserved: These bits are always read as 0. The write value should always

Bit 0—Receive FIFO Depth (RFD): Specifies either 256 or 512 bytes as the depth (size receive FIFO (which has a maximum capacity of 512 bytes). The actual FIFO depth is the set value. The setting cannot be changed after transmission/reception has started.

Bit 0: RFD	Description	
0	256 bytes	(I
1	512 bytes	

Bit:

R/W:

15

R

Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

R

R

R

Rev. 2.00, 03/05, pag

R

Bits 31 to 1—Reserved: These bits are always read as 0. The write value should always

Bit 0—Receive Enable Control (RNC)

R/W:

R

R

Bit 0: RNC	Description
0	When reception of one frame is completed, the E-DMAC writes the status into the descriptor and clears the RR bit in EDRRR (
1	When reception of one frame is completed, the E-DMAC writes the status into the descriptor, reads the next descriptor, and prepares the next frame*
Note: * Thi	s setting is normally used for continuous frame recention

	_			_	FEC	ALC	בטח
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W
Rite 31 to A Rese	ryed: The	eo hite aro	alwaye ro	T O ac be	ha writa w	alua choul	d alway

Bits 31 to 4—Reserved: These bits are always read as 0. The write value should always Bit 3—FIFO Error Control (FEC): Specifies E-DMAC operation when transmit FIFO upon the state of the s

Bit 3—FIFO Error Control (FEC) or receive FIFO overflow occurs.

Bit:

Bit 3: FEC	Description
0	E-DMAC operation continues when underflow or overflow occurs (Ir
1	E-DMAC operation halts when underflow or overflow occurs

Bit 2—Address Error Control (AEC): Indicates detection of an illegal memory address attempted E-DMAC transfer.

Bit 2:	AEC Description
0	Illegal memory address not detected (normal operation)
1	Illegal memory address detected. Can be cleared by writing 0.
Note:	This error occurs if the memory address setting in the descriptor used by the E

D': 1 E DMAG

illegal.

Bit 1—E-DMAC Halted (EDH): When the SH7615's NMI input pin is asserted, E-DM operation is halted.

Bit 1: EDH	Description	
0	The E-DMAC is operating normally	(lı
1	The E-DMAC has been halted by NMI pin assertion. E-DMAC or restarted by writing 0.	per

Rev. 2.00, 03/05, page 444 of 884



Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9
	RBWA15	RBWA14	RBWA13	RBWA12	RBWA11	RBWA10	RBWA
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	RBWA7	RBWA6	RBWA5	RBWA4	RBWA3	RBWA2	RBWA
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bits 31 to 0—Receiving-buffer write address (RBWA): This bit can only be read. Write

RBWA31 RBWA30 RBWA29 RBWA28 RBWA27 RBWA26 RBWA

0

R

20

RBWA23 RBWA22 RBWA21 RBWA20 RBWA19 RBWA18 RBWA

0

R

19

0

R

18

0

R

17

0

R

21

ote: The buffer write processing result from the E-DMAC and the value read by the may not be the same.

Initial value:

disabled.

R/W:

Bit:

0

R

23

0

R

22

RENESAS

R/W:	R	R	R	R	R	R	R				
Bit:	15	14	13	12	11	10	9				
	RDFA15	RDFA14	RDFA13	RDFA12	RDFA11	RDFA10	RDFA9				
Initial value:	0	0	0	0	0	0	0				
R/W:	R	R	R	R	R	R	R				
Bit:	7	6	5	4	3	2	1				
	RDFA7	RDFA6	RDFA5	RDFA4	RDFA3	RDFA2	RDFA1				
Initial value:	0	0	0	0	0	0	0				
R/W:	R	R	R	R	R	R	R				
D: 21 . 0 D	,			(DDEA)			1 77				
Bits 31 to 0—Rece	Bits 31 to 0—Receiving-descriptor fetch address (RDFA): This bit can only be read. W										

register may not be the same.

disabled.

Initial value:

Initial value:

R/W:

Bit:

0

R

23

RDFA23

0

0

R

22

0

RDFA22 RDFA21

0

R

21

0

0

R

20

RDFA20

0

0

R

19

RDFA19

0

0

R

18

RDFA18

0

0

R

17

RDFA1

0

Rev. 2.00, 03/05, page 446 of 884

RENESAS

The descriptor fetch processing result from the E-DMAC and the value read by

Bit:	15	14	13	12	11	10	9	
Dit.	TBRA15	TBRA14				TBRA10	TBRA	
Initial value:	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	
Bit:	7	6	5	4	3	2	1	
	TBRA7	TBRA6	TBRA5	TBRA4	TBRA3	TBRA2	TBRA	
Initial value:	0	0	0	0	0	0	0	
R/W:	R	R	R	R	R	R	R	
Bits 31 to 0—Transmission-buffer read address (TBRD): This bit can only be read. W								

R

21

0

R

R

20

0

R

R

19

0

R

TBRA20 TBRA19 TBRA18 TBRA

R

18

0

R

R

17

0

R

disabled. The buffer read processing result from the E-DMAC and the value read by the Note:

R

22

TBRA23 TBRA22 TBRA21

0

R

may not be the same.

R/W:

Bit:

R/W:

Initial value:

R

23

0

R

Rev. 2.00, 03/05, pag

Bit:	23	22	21	20	19	18	17
	TDFA23	TDFA22	TDFA21	TDFA20	TDFA19	TDFA18	TDFA17
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	15	14	13	12	11	10	9
	TDFA15	TDFA14	TDFA13	TDFA12	TDFA11	TDFA10	TDFA9
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	TDFA7	TDFA6	TDFA5	TDFA4	TDFA3	TDFA2	TDFA1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

0

R

0

R

0

R

0

R

0

R

Bits 31 to 0—Transmission-descriptor fetch address (TDFA): This bit can only be read disabled.

The descriptor fetch processing result from the E-DMAC and the value read by register may not be the same.

Rev. 2.00, 03/05, page 448 of 884

Initial value:

R/W:

0

R

0

R

### 10.3.1 Descriptor List and Data Buffers

Before starting transmission/reception, the communication program creates transmit a descriptor lists in memory. The start addresses of these lists are then set in the transmit descriptor list start address registers.

### **Transmit Descriptor**

According to the specification in this descriptor, the relationship between the transmit transmit buffer can be defined as one frame/one buffer or one frame/multi-buffer.

Figure 10.2 shows the relationship between a transmit descriptor and the transmit buff

- Notes: 1. The descriptor start address must be specified to align with an address bou corresponding to the descriptor length specified in the E-DMAC mode reg (EDMR).
  - The transmit buffer start address must be specified to align with a longwor Note, however, that it must be aligned with a 16-byte boundary when SDR connected.




Figure 10.2 Relationship between Transmit Descriptor and Transmit Be

Rev. 2.00, 03/05, pag

1	

The transmit descriptor is valid

restart is necessary)

Indicates that valid data has been written to the transmit buffer by the

frame transfer processing has not yet been executed, or that frame in progress

When this state is recognized in an E-DMAC descriptor read, the Econtinues with the transmit operation

Bit 30—Transmit Descriptor List Last (TDLE): Indicates that this descriptor is the last

transmit descriptor list. After completion of the corresponding buffer transfer, the E-DI references the first descriptor. This specification is used to set a ring configuration for t descriptors.

	<u> </u>
0	This is not the

4	This is the least the model of a collect of the
0	This is not the last transmit descriptor list

Indicates that valid data has not been written to the transmit buffer by or this bit has been reset by a write-back operation on termination of frame transfer processing (completion or suspension of transmissio If this state is recognized in an E-DMAC descriptor read, the E-DMA terminates transmit processing and transmit operations cannot be c

1	U	concluded)
	1	Contents of transmit buffer indicated by this descriptor are equiv frame (one frame/one buffer)
Note:		ing and following descriptors, a logically positive relationship must etween the settings of this bit and the TDLE bit.

Bit 27—Transmit Frame Error (TFE): Indicates that one or other bit of the transmit frame indicated by bits 26 to 0 is set. Di4 27. TEE

DIL ZI. IFE	Description
0	No error during transmission
1	An error of some kind occurred during transmission (see bits 26 to

Bits 26 to 0—Transmit Frame Status 26 to 0 (TFS26 to TFS0): These bits indicate the

• TFS26 to TFS9—Reserved

Deceription

- TFS8—Transmit Abort Error Detect

Note: This bit is set to 1 when any of transmit frame status bits 4 to 0 (TFS4 to T

When this bit is set, the transmit frame error bit (bit 27: TFE) is set to 1.

• TFS7 to TFS5—Reserved

during frame transmission.

- TFS4—Illegal Transmit Frame (corresponds to ITF bit in EESR)
- TFS3—Carrier Not Detect (corresponds to CND bit in EESR)
- TFS2—Detect Loss of Carrier (corresponds to DLC bit in EESR)
- TFS1—Delayed Collision Detect in Transmission (corresponds to CD bit in EESF
- TFS0—Transmit Retry Over (corresponds to TRO bit in EESR)

Transmit Descriptor 2 (TD2): Specifies the 32-bit transmit buffer start address.

Note: The transmit buffer start address must be specified to align with a longword bo However, it must be aligned with a 16-byte boundary when SDRAM is connec

Bits 31 to 0—Transmit Buffer Address (TBA)

## **Receive Descriptor**

Figure 10.3 shows the relationship between a receive descriptor and the receive buffer. reception, the E-DMAC performs data rewriting up to a receive buffer 16-byte boundar regardless of the receive frame length. Finally, the actual receive frame length is report lower 16 bits of RD1 in the descriptor. Data transfer to the receive buffer is performed automatically by the E-DMAC to give a one frame/one buffer or one frame/multi-buffer configuration according to the size of one received frame.

- Notes: 1. The descriptor start address must be specified to align with an address boun corresponding to the descriptor length specified in the E-DMAC mode regis (EDMR).
  - 2. The receive buffer start address must be specified to align with a longword Note, however, that it must be aligned with a 16-byte boundary when SDRA connected.

Specify an appropriate size of receive buffer so that it aligns with a 16-byte Example: H'0500 (= 1536 bytes)

Rev. 2.00, 03/05, page 452 of 884

		Padding (4 bytes)
--	--	-------------------

# Figure 10.3 Relationship between Receive Descriptor and Receive Buf

**Receive Descriptor 0 (RD0):** RD0 indicates the receive frame status. The CPU and ERD0 to report the frame transmission status.

Bit 31—Receive Descriptor Active (RACT): Indicates that this descriptor is active. The resets this bit after receive data has been transferred to the receive buffer. On complet receive frame processing, the CPU sets this bit to prepare for reception.

Bit 31: RACT	Description
0	The receive descriptor is invalid
	Indicates that the receive buffer is not ready (access disabled by E this bit has been reset by a write-back operation on termination of frame transfer processing (completion or suspension of reception)
	If this state is recognized in an E-DMAC descriptor read, the E-DM terminates receive processing and receive operations cannot be compared to the compared to
	Reception can be restarted by setting RACT to 1 and executing reinitiation.
1	The receive descriptor is valid
	Indicates that the receive buffer is ready (access enabled) and pro frame transfer from the FIFO has not been executed, or that frame progress
	When this state is recognized in an E-DMAC descriptor read, the E continues with the receive operation

Bit 30—Receive Descriptor List Last (RDLE): Indicates that this descriptor is the last receive descriptor list. After completion of the corresponding buffer transfer, the E-Dl

RENESAS

RFP	RFP	Description
0	0	Frame reception for receive buffer indicated by this descriptor con (frame is not concluded)
	1	Receive buffer indicated by this descriptor contains end of frame concluded)
1	0	Receive buffer indicated by this descriptor is start of frame (frame concluded)
	1	Contents of receive buffer indicated by this descriptor are equival frame (one frame/one buffer)

relationship between the receive burier and receive frame.

Bit 29:

Bit 28:

Bit 27—Receive Frame Error (RFE): Indicates that one or other bit of the receive frame indicated by bits 26 to 0 is set. Whether or not the multicast address frame receive inforwhich is part of the receive frame status, is copied into this bit is specified by the transistatus copy enable register (TRSCER).

Bit 27: RFE	Description	
0	No error during reception	(lı
1	An error of some kind occurred during reception (see bits 26 to	0)

Bits 26 to 0—Receive Frame Status 26 to 0 (RFS26 to RFS0): These bits indicate the eduring frame reception.

- RFS26 to RFS10—Reserved
- RFS9—Receive FIFO Overflow (corresponds to RMAF bit in EESR)
- RFS8—Receive Abort Error Detect

Note: This bit is set to 1 when any of receive frame status bits 9 (RFS9), 7 (RFS7), (RFS4 to RFS0) is set. When this bit is set, the receive frame error (RFE) bit

- RFS7—Receive Multicast Address Frame (corresponds to RMAF bit in EESR)
- RFS6, RFS5—Reserved
- RFS4—Receive Residual-Bit Frame (corresponds to RRF bit in EESR)

Rev. 2.00, 03/05, page 454 of 884

Notes: The transfer byte length must align with a 16-byte boundary (bits 19 to 16 cle The maximum receive frame length with one frame per buffer is 1,514 bytes, the CRC data. Therefore, for the receive buffer length specification, a value of

the CRC data. Therefore, for the receive buffer length specification, a value o (H'05F0) that takes account of a 16-byte boundary is set as the maximum recelength.

Bits 15 to 0—Receive Data Length (RDL): These bits specify the data length of a receive of in the receive buffer.

Note: The receive data transferred to the receive buffer does not include the 4-byte of the end of the frame. The receive frame length is reported as the number of we data bytes) not including this CRC data.

However, it must be aligned with a 16-byte boundary when SDRAM is conne

Receive Descriptor 2 (RD2): Specifies the 32-bit receive buffer start address.

Note: The receive buffer start address must be specified to align with a longword bo

Bits 31 to 0—Receive Buffer Address (RBA)

## 10.3.2 Transmission

request register (EDTRR), the E-DMAC reads the descriptor used last time from the t descriptor list (in the initial state, the descriptor indicated by the transmission descript address register (TDLAR)). If the setting of the TACT bit in the read descriptor is "ac DMAC reads transmit frame data sequentially from the transmit buffer start address s TD2, and transfers it to the EtherC. The EtherC creates a transmit frame and starts trait the MII. After DMA transfer of data equivalent to the buffer length specified in the descriptor used last time from the t descriptor used last time from the transmission descriptor address register (TDLAR).

following processing is carried out according to the TFP value.

When the transmitter is enabled and the transmit request bit (TR) is set in the E-DMA




Figure 10.4 Sample Transmission Flowchart

Rev. 2.00, 03/05, page 456 of 884

when the buffer is full (RFP = 10 or 00), then reads the next descriptor. The E-DMAC continues to transfer data to the receive buffer specified by the new RD2. When frame completed, or if frame reception is suspended because of an error of some kind, the E-performs write-back to the relevant descriptor (RFP = 11 or 01), and then ends the receive-standback. The E-DMAC then reads the next descriptor and enters the receive-standbacking.

Note: To receive frames continuously, the receive enable control bit (RNC) must be the receive control register (RCR). After initialization, this bit is cleared to 0.




Figure 10.5 Sample Reception Flowchart

bit cleared to 0, immediately. The next descriptor is then read, and the position within frame is determined on the basis of bits TFP1 and TFP0 (continuing [00] or end [01]), of a continuing descriptor, the TACT bit is cleared to 0, only, and the next descriptor immediately. If the descriptor is the final descriptor, not only is the TACT bit cleared write-back is also performed to the TFE and TFS bits at the same time. Data in the but transmitted between the occurrence of an error and write-back to the final descriptor. Interrupts are enabled in the EtherC/E-DMAC status interrupt permission register (EE interrupt is generated immediately after the final descriptor write-back.




Figure 10.6 E-DMAC Operation after Transmit Error



(EESIPR), an interrupt is generated immediately after the write-back. If there is a new receive request, reception is continued from the buffer after that in which the error occur




Figure 10.7 E-DMAC Operation after Receive Error

Rev. 2.00, 03/05, page 460 of 884



When the timing of clear TR/RR request bit and set TR/RR request bit by user's firmy matched, E-DMAC can't recognize the exact condition of TR/RR bit.

**Condition:** When TR/RR request bit is always set by the firmware without checking to TR/RR request bit.

**Countermeasures:** Please check the TR/RR request bit is cleared by E-DMAC first, at the TR/RR request bit by user's firmware.

- (1) There are two ways to check TR request bit that is cleared by E-DMAC.
  - (a) Possible to check read "0" of TR bit of E-DMAC directly.
  - (b) Possible to check read "1" of TDE (Transmit Descriptor Exhausted) in EESR 1 the interrupt on.
- (2) There are two ways to check RR request bit that is cleared by E-DMAC.
  - (a) Possible to check read "0" of RR bit of E-DMAC directly.
  - (b) Possible to check read "1" of RDE (Receive Descriptor Exhausted) in EESR return the interrupt on.

the operating efficiency of the chip as a whole.

#### 11.1.1 Features

The DMAC has the following features:

- Two channels
- Address space: Architecturally 4 Gbytes
- Choice of data transfer unit: Byte, word (2-byte), longword (4-byte) or 16-byte un byte transfer, four longword reads are executed, followed by four longword writes
  - Maximum of 16,777,216 (16M) transfers
- In the event of a cache hit, CPU instruction processing and DMA operation can be parallel
- Single address mode transfers: Either the transfer source or transfer destination (pedevice) is accessed by a DACK signal (selectable) while the other is accessed by a transfer unit of data is transferred in one bus cycle.
   Possible transfer devices: External devices with DACK and memory-mapped external devices.

Dual address mode transfer: Both the transfer source and transfer destination are a

- (including external memory)
- address. One transfer unit of data is transferred in two bus cycles.

  Possible transfer devices:


Possible transfer devices:

- Two external memories
- External memory and memory-mapped external device
- Two memory-mapped external devices
- External memory and on-chip peripheral module (excluding DMAC, BSC, UB memory, E-DMAC, and EtherC)
- Memory-mapped external device and on-chip peripheral module (excluding Di UBC, cache-memory, E-DMAC, and EtherC)
- Two on-chip peripheral modules (excluding DMAC, BSC, UBC, cache-memo DMAC, and EtherC)
- On-chip memory and memory-mapped external device

Rev. 2.00, 03/05, pag

- 16-bit timer pulse unit (TPU), serial I/O (SIO) — Auto-request: the transfer request is generated automatically within the DMAC
- Choice of bus mode
  - - Cycle steal mode
- Burst mode
- Choice of channel priority order
  - Fixed mode
  - Round robin mode
- An interrupt request can be sent to the CPU on completion of data transfer

Rev. 2.00, 03/05, page 464 of 884



BH: Burst hint n: 0, 1

Figure 11.1 DMAC Block Diagram

RENESAS

	acknowledge	DAORO	Output	from channel 0 to external device
1	DMA transfer request	DREQ1	Input	DMA transfer request input from device to channel 1
	DMA transfer request acknowledge	DACK1	Output	DMA transfer request acknowled from channel 1 to external device
All	Burst hint	BH	Output	Burst transfer in 16-byte transfer

DMA destination address PAR1 R/W Undefined H'FFFF register 1  DMA transfer count register 1 TCR1 R/W Undefined H'FFFF  DMA channel control register 1 CHCR1 R/(W)*1 H'00000000 H'FFFF  DMA vector number register 1 VCRDMA1 R/(W) Undefined H'FFFF		selection control register 0				
register 1  DMA transfer count register 1 TCR1 R/W Undefined H'FFFF  DMA channel control register 1 CHCR1 R/(W)*1 H'00000000 H'FFFF  DMA vector number register 1 VCRDMA1 R/(W) Undefined H'FFFF  DMA request/response DRCR1 R/(W) H'00 H'FFFF  selection control register 1  All DMA operation register DMAOR R/(W)*2 H'00000000 H'FFFF  Notes: 1. Only 0 can be written to bit 1 of CHCR0 and CHCR1, after reading 1, to c	1	DMA source address register 1	SAR1	R/W	Undefined	H'FFFFF
DMA channel control register 1 CHCR1 R/(W)*1 H'00000000 H'FFFF  DMA vector number register 1 VCRDMA1 R/(W) Undefined H'FFFF  DMA request/response DRCR1 R/(W) H'00 H'FFFF  selection control register 1  All DMA operation register DMAOR R/(W)*2 H'00000000 H'FFFF  Notes: 1. Only 0 can be written to bit 1 of CHCR0 and CHCR1, after reading 1, to c  2. Only 0 can be written to bits 1 and 2 of the DMAOR, after reading 1, to c			DAR1	R/W	Undefined	H'FFFFFF
DMA vector number register 1 VCRDMA1 R/(W) Undefined H'FFFF DMA request/response DRCR1 R/(W) H'00 H'FFFF selection control register 1  All DMA operation register DMAOR R/(W)*2 H'00000000 H'FFFF Notes: 1. Only 0 can be written to bit 1 of CHCR0 and CHCR1, after reading 1, to c 2. Only 0 can be written to bits 1 and 2 of the DMAOR, after reading 1, to c		DMA transfer count register 1	TCR1	R/W	Undefined	H'FFFFF
DMA request/response DRCR1 R/(W) H'00 H'FFFF selection control register 1  All DMA operation register DMAOR R/(W)*2 H'00000000 H'FFFF Notes: 1. Only 0 can be written to bit 1 of CHCR0 and CHCR1, after reading 1, to 2. Only 0 can be written to bits 1 and 2 of the DMAOR, after reading 1, to 3		DMA channel control register 1	CHCR1	R/(W)*1	H'00000000	H'FFFFF
selection control register 1  All DMA operation register DMAOR R/(W)*2 H'00000000 H'FFFF  Notes: 1. Only 0 can be written to bit 1 of CHCR0 and CHCR1, after reading 1, to c  2. Only 0 can be written to bits 1 and 2 of the DMAOR, after reading 1, to c		DMA vector number register 1	VCRDMA1	I R/(W)	Undefined	H'FFFFF
Notes: 1. Only 0 can be written to bit 1 of CHCR0 and CHCR1, after reading 1, to c  2. Only 0 can be written to bits 1 and 2 of the DMAOR, after reading 1, to c		' '	DRCR1	R/(W)	H'00	H'FFFFF
2. Only 0 can be written to bits 1 and 2 of the DMAOR, after reading 1, to c	All	DMA operation register	DMAOR	R/(W)*2	H'00000000	H'FFFFF
	Notes:	1. Only 0 can be written to bit 1	of CHCR0 ar	nd CHCF	R1, after read	ing 1, to cle
3. Access DRCR0 and DRCR1 in byte units. Access all other registers in lo		2. Only 0 can be written to bits	1 and 2 of the	DMAOF	R, after readir	ng 1, to cle
		3. Access DRCR0 and DRCR1	in byte units.	Access	all other regis	sters in long

DAR0

TCR0

CHCR0

DRCR0

VCRDMA0R/W

R/W

R/W

R/W

R/(W)*1

Undefined

Undefined

Undefined

H'00

H'00000000 H'FFFFF

H'FFFFF

H'FFFFF

**H'FFFFF** 

H'FFFFFE

DMA destination address

DMA transfer count register 0

DMA channel control register 0

DMA vector number register 0

DMA request/response

register 0

DMA source address registers 0 and 1 (SAR0 and SAR1) are 32-bit read/write registers specify the source address of a DMA transfer. During a DMA transfer, these registers i next source address. (In single-address mode, SAR is ignored in transfers from external with DACK to memory-mapped external devices or external memory). In 16-byte unit always set the value of the source address to a 16-byte boundary (16n address). Operatic cannot be guaranteed if other values are used. Transmission in 16-byte units can be set auto-request mode and at edge detection in external request mode. Values are retained standby mode, and when the module standby function is used.

## 11.2.2 DMA Destination Address Registers 0 and 1 (DAR0, DAR1)

Bit:	31	30	29	 3	2	1
Initial value:	_	_	_	 _	_	_
R/W:	R/W	R/W	R/W	 R/W	R/W	R/W

DMA destination address registers 0 and 1 (DAR0 and DAR1) are 32-bit read/write regspecify the destination address of a DMA transfer. During a DMA transfer, these regist the next destination address. (In single-address mode, DAR is ignored in transfers from mapped external devices or external memory to external devices with DACK). In 16-by transfers, always set the value of the source address to a 16-byte boundary (16n address Operation results cannot be guaranteed if other values are used. Transmission in 16-byte set only in auto-request mode and at edge detection in external request mode. Value retained in a reset, in standby mode, and when the module standby function is used.

If synchronous DRAM is accessed when performing 16-byte-unit transfer, a 16-byte be (address 16n) value must be set for the destination address.

Initial value: — — — ... — — — — R/W: R/W R/W R/W ... R/W R/W R/W

DMA transfer count registers 0 and 1 (TCR0 and TCR1) are 32-bit read/write register specify the DMA transfer count. The lower 24 of the 32 bits are valid. The value is wishits, including the upper eight bits. The number of transfers is 1 when the setting is H 16,777,215 when the setting is H 100FFFFFF and 16, 777,216 (the maximum) when H set. During a DMA transfer, these registers indicate the remaining transfer count.

Set the initial value as the write value in the upper eight bits. These bits always read 0 retained in a reset, in standby mode, and when the module standby function is used. F transfers, set the count to 4 times the number of transfers. Operation is not guaranteed incorrect value is set.

Rev. 2.00, 03/05, pag

R/W:	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2
	AL	DS	DL	ТВ	TA	ΙE
Initial value:	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W
* Only 0 a						

SM1

0

SM0

0

TS1

0

TS0

0

AR

0

R/W

1

TE

0

R/(W)

Note: * Only 0 can be written, to clear the flag.

DM1

0

DMA channel control registers 0 and 1 (CHCR0 and CHCR1) are 32-bit read/write reg control the DMA transfer mode. They also indicate the DMA transfer status. Only the l the 32 bits are valid. They should be read and written as 32-bit values, including the up The registers are initialized to H'000000000 by a reset and in standby mode. Values are

DM0

0

during a module standby.

Initial value:

Bits 31 to 16—Reserved: These bits are always read as 0. The write value should always Bits 15 and 14—Destination Address Mode Bits 1, 0 (DM1, DM0): Select whether the destination address is incremented, decremented or left fixed (in single address mode, I DM0 are ignored when transfers are made from a memory-mapped external device, or memory to an external device with DACK). DM1 and DM0 are initialized to 00 by a restandby mode. Values are retained during a module standby.

Bits 13 and 12—Source Address Mode Bits 1, 0 (SM1, SM0): Select whether the DM address is incremented, decremented or left fixed. (In single address mode, SM1 and signored when transfers are made from an external device with DACK to a memory-mexternal device, or external memory.) For a 16-byte transfer, the address is incremented.

standby mode. Values are retained during a module standby.

Bit 13: SM1	Bit 12: SM0	Description
0	0	Fixed source address (+16 for 16-byte transfer s
	1	Source address is incremented (+1 for byte transfor word transfer size, +4 for longword transfer si 16-byte transfer size)
1	0	Source address is decremented (–1 for byte tran for word transfer size, –4 for longword transfer si 16-byte transfer size)
	1	Reserved (setting prohibited)

regardless of the SM1 and SM0 values, SM1 and SM0 are initialized to 00 by a reset a

Bits 11 and 10—Transfer Size Bits (TS1, TS0): Select the DMA transfer size. When 15 bits TS1 and TS0 (in the 16-byte unit), request mode is available only in auto-request edge detection in external request mode. When 11 is set to bits TS1 and TS0 (in the 16 and level detection in external request mode and internal peripheral-module request m system operations are not guaranteed. TS1 and TS0 are initialized to 00 by a reset and mode. Values are retained during a module standby.

Bit 11: TS1	Bit 10: TS0	Description	
0	0	Byte unit	(
	1	Word (2-byte) unit	
1	0	Longword (4-byte) unit	
	1	16-byte unit (4 longword transfers)	

Bit 8—Acknowledge/Transfer Mode Bit (AM): In dual address mode, this bit selects w DACKn signal is output during the data read cycle or write cycle. In single-address mo selects whether to transfer data from memory to device or from device to memory. The

initialized to 0 by a reset and in standby mode. Its value is retained during a module sta

Bit 8: AM	Description
0	DACKn output in read cycle (dual address mode)/transfer from to device (single address mode) (Ir
1	DACKn output in write cycle (dual address mode)/transfer fro to memory (single address mode)

Bit 7—Acknowledge Level Bit (AL): Selects whether the DACKn signal is an active-hor an active-low signal. The AL bit is initialized to 0 by a reset and in standby mode. It retained during a module standby.

Bit 7: AL

0	DACKn is an active-low signal	(Ir
1	DACKn is an active-high signal	
Bi	t 6—DREQn Select Bit (DS): Selects the DREQn input detection used. When 0 (I	leve

Description

Bit 6—DREQn Select Bit (DS): Selects the DREQn input detection used. When 0 (level is set to bit DS, set 0 (cycle-steal mode) to the transfer bus mode bit (TB). When 0 is set and 1 (burst mode) is set to bit TB, system operations are not guaranteed. The DS bit is to 0 by a reset and in standby mode. Its value is retained during a module standby.

Bit 6: DS	Description	
0	Detected by level	
	Can be set only in cycle-steal mode	
1	Detected by edge	
		•



Bit 4—Transfer Bus Mode Bit (TB): Selects the bus mode for DMA transfers. When mode) is set to bit TB, set 1 (edge detection) to the DREQ select bit (DS). When 1 is and 0 (level detection) is set to bit DS, system operations are not guaranteed. The TB initialized to 0 by a reset and in standby mode. Its value is retained during a module standard process.

Bit 4: TB	Description	
0	Cycle-steal mode	
1	Burst mode	

Bit 3—Transfer Address Mode Bit (TA): Selects the DMA transfer address mode. The initialized to 0 by a reset and in standby mode. Its value is retained during a module standard transfer address mode.

BIT 3: TA	Description
0	Dual address mode (
1	Single address mode
Bit 2—Interrupt Enable B	Bit (IE): Determines whether or not to request a CPU interrup
of a DMA transfer. When	the IE bit is set to 1, an interrupt (DEI) request is sent to the

the TE bit is set. The IE bit is initialized to 0 by a reset and in standby mode. Its value during a module standby.

Sit 2: IE	Description
	Interrupt request disabled
	Interrupt request enabled

Bit 1—Transfer-End Flag Bit (TE): Indicates that the transfer has ended. When the va DMA transfer count register (TCR) becomes 0, the DMA transfer ends normally and set to 1. When TCR is not 0, the TE bit is not set if the transfer ends because of an NN or DMA address error, or because the DME bit in the DMA operation register (DMA DE bit was cleared. To clear the TE bit, read 1 from it and then write 0. When the TE

DE bit was cleared. To clear the TE bit, read 1 from it and then write 0. When the TE setting the DE bit to 1 will not enable a transfer. The TE bit is initialized to 0 by a resestandby mode. Its value is retained during a module standby.

RENESAS

module request mode, the transfer begins when the DMA transfer request is received fr relevant device or on-chip peripheral module, provided this bit and the DME bit are set with the auto-request mode, the TE bit and the NMIF and AE bits in DMAOR must all The transfer can be stopped by clearing this bit to 0. The DE bit is initialized to 0 by a standby mode. Its value is retained during a module standby.

Bit 0: DE	Description	
0	DMA transfer disabled	(
1	DMA transfer enabled	

### 11.2.5 DMA Vector Number Registers 0 and 1 (VCRDMA0, VCRDMA1)

30

	_	_	_		_	_	_
Initial value:	0	0	0	•••	0	0	0
R/W:	R	R	R		R	R	R
Bit:	7	6	5	4	3	2	1
	VC7	VC6	VC5	VC4	VC3	VC2	VC1
Initial value:	_	_	_	_	_	_	_
R/W:	R/W						

29

11

10

9

DMA vector number registers 0 and 1 (VCRDMA0, VCRDMA1) are 32-bit read/write that set the DMAC transfer-end interrupt vector number. Only the lower eight bits of the valid. They are written as 32-bit values, including the upper 24 bits. Values are retained in standby mode, and when the module standby function is used.

Bits 31 to 8—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00, 03/05, page 474 of 884

Bit:

31



DMA request/response selection control registers 0 and 1 (DRCR0, DRCR1) are 8-bi
registers that set the DMAC transfer request source. They are written as 8-bit values.
initialized to H'00 by a reset, but retain their values in standby mode and a module sta

R

R

RS4

0

R/W

RS3

R/W

RS2

0

R/W

RS'

R/W

0

Bits 7 to 5—Reserved: These bits are always read as 0. The write value should always

Bits 4 to 0—Resource Select Bits 4 to 0 (RS4 to RS0): Specify which transfer request the DMAC. Changing the transfer request source must be done when the DMA enable 0. See section 11.3.4, DMA Transfer Types, for the possible setting combinations.

Bits RS4 to RS0 are initialized to 001 by a reset.

0

R

Initial value:

R/W:

Bit 4: RS4	Bit 3: RS3	Bit 2: RS2	Bit 1: RS1	Bit 0: RS0	Description
0	0	0	0	0	DREQ (external request)
				1	Reserved (setting prohibited)
			1	0	Reserved (setting prohibited)
				1	Reserved (setting prohibited)
		1	0	0	Reserved (setting prohibited)
				1	SCIF channel 1 RXI (on-chip SCI with I 1 receive-data-full interrupt request)*1
			1	0	SCIF channel 1 TXI (on-chip SCI with F 1 transmit-data-empty interrupt request
				1	Reserved (setting prohibited)

					, , ,
			1	0	SIO channel 0 TDEI (on-chip SIO channe transmit-data-empty interrupt request)*1
				1	Reserved (setting prohibited)
		1	0	0	Reserved (setting prohibited)
				1	SIO channel 1 RDFI (on-chip SIO channe receive-data-full interrupt request)*1
			1	0	SIO channel 1 TDEI (on-chip SIO channe transmit-data-empty interrupt request)*1
				1	Reserved (setting prohibited)
	1	0	0	0	Reserved (setting prohibited)
				1	SIO channel 2 RDFI (on-chip SIO channe receive-data-full interrupt request)*1
			1	0	SIO channel 2 TDEI (on-chip SIO channe transmit-data-empty interrupt request)*1
				1	Reserved (setting prohibited)
		1	*	*	Reserved (setting prohibited)
Note:	* Dor	n't care			
	1. Wh	en a tran	sfer requ	est is gen	erated by an on-chip module, select cycle-ste

1

0

1

0

1

0

1

0

0

Rev. 2.00, 03/05, page 476 of 884

setting.

RENESAS

bus mode, dual transfer as the transfer mode, and falling edge detection for

interrupt request)*1

interrupt request)*1

interrupt request)*1

interrupt request)*1

Reserved (setting prohibited)

TPU TGI0B (on-chip TPU input capture c

TPU TGIOC (on-chip TPU input capture of

TPU TGI0D (on-chip TPU input capture of

SIO channel 0 RDFI (on-chip SIO channel receive-data-full interrupt request)*1

 	-	-	•	
R/W:	R	R	R	

0

Note: * Only 0 can be written, to clear the flag.

0

Initial value:

The DMA operation register (DMAOR) is a 32-bit read/write register that controls the transfer mode. It also indicates the DMA transfer status. Only the lower four of the 32 valid. DMAOR is written as a 32-bit value, including the upper 28 bits. DMAOR is in H'00000000 by a reset and in standby mode. It retains its value when the module stand is used.

O

0

R

PR

0

R/W

ΑE

0

R/(W)*

NMI

R/(W

0

Bits 31 to 4—Reserved: These bits are always read as 0. The write value should always

Bit 3—Priority Mode Bit (PR): Specifies whether a fixed channel priority order or rou

mode is to be used there are simultaneous transfer requests for multiple channels. It is 0 by a reset and in standby mode. It retains its value when the module standby function

Bit 3: PR

Description

Bit 3: PR	Description
0	Fixed priority (channel 0 > channel 1) (
1	Round-robin (Top priority shifts to bottom after each transf priority for the first DMA transfer after a reset is channel 1

Bit 2—Address Error Flag Bit (AE): This flag indicates that an address error has occur DMAC. When the AE bit is set to 1, DMA transfer cannot be enabled even if the DE DMA channel control register (CHCR) is set to 1. To clear the AE bit, read 1 from it a write 0. Operation is performed up to the DMAC transfer being executed when the ad occurred. AE is initialized to 0 by a reset and in standby mode. It retains its value who module standby function is used.

NMI was input. When the NMI interrupt is input while the DMAC is not operating, the is set to 1. The NMIF bit is initialized to 0 by a reset or in the standby mode. It retains is when the module standby function is used.

0 No NMIF interrupt To clear the NMIF bit, read 1 from it and then write 0	Bit 1: NMIF	Description	
	0	•	(
1 NMIF interrupt has occurred	1	NMIF interrupt has occurred	

Bit 0—DMA Master Enable Bit (DME): Enables or disables DMA transfers on all char DMA transfer becomes enabled when the DE bit in the CHCR and the DME bit are set this to be effective, the TE bit in CHCR and the NMIF and AE bits must all be 0. When bit is cleared, all channel DMA transfers are aborted. DME is initialized to 0 by a reset standby mode. It retains its value when the module standby function is used.

Bit 0: DME	Description	
0	DMA transfers disabled on all channels	(Ir
1	DMA transfers enabled on all channels	



After the DMA source address registers (SAR), DMA destination address registers (Data transfer count registers (TCR), DMA channel control registers (CHCR), DMA vector registers (VCRDMA), DMA request/response selection control registers (DRCR), and operation register (DMAOR) are initialized (initializing sets each register so that ultim

1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, NMIF = 0, AE = 0


condition (DE = 1, DME = 1, TE = 0, NMIF = 0, AE = 0) is satisfied), the DMAC tra

- When a transfer request occurs and transfer is enabled, the DMAC transfers 1 tran
  data. (In auto-request mode, the transfer begins automatically after register initialis
  TCR value will be decremented by 1.) The actual transfer flows vary depending or
  mode and bus mode.
- When the specified number of transfers have been completed (when TCR reaches transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt sent to the CPU.
- 4. When an address error occurs in the DMAC or an NMI interrupt is generated, the aborted. Transfers are also aborted when the DE bit in CHCR or the DME bit in D changed to 0.

Figure 11.2 shows a flowchart illustrating this procedure.

according to the following procedure:





Notes: 1. In auto-request mode, the transfer will start when the NMIF, AE, and TE bits and the DE and DME bits are then set to 1.

- Cycle-steal mode.
- In burst mode, DREQ = edge detection (external request), or auto-request m burst mode.
- 4. 16-byte transfer cycle in progress.
- 5. End of a 16-byte transfer cycle.

Figure 11.2 DMA Transfer Flow

Rev. 2.00, 03/05, page 480 of 884

CHCR			DRCF	₹			
AR	RS4	RS3	RS2	RS1	RS0	Request Mode	Resource Selec
0	0	0	0	0	0	Module request mode	DREQ (external ı
			1	0	1	_	SCIF channel 1 F
				1	0	_	SCIF channel 1 1
		1	0	0	1	_	SCIF channel 2 F
				1	0	=	SCIF channel 2 1
			1	0	_		TPU TGI0A
					1	_	TPU TGI0B
				1	0	_	TPU TGI0C
					1	=	TPU TGI0D
	1	0	0	0	_		SIO channel 0 RI
				1	0	_	SIO channel 0 TI
			1	0	1	=	SIO channel 1 RI
				1	0	_	SIO channel 1 TI
		1	0	0	1	=	SIO channel 2 RI

Table 11.5 Selecting the DMA Transfer Request Using the AR and R5 bits

Don't care

1

Note:

**Auto-Request Mode:** When there is no transfer request signal from an external source memory-to-memory transfer, the auto-request mode allows the DMAC to automatical transfer request signal internally. When the DE bits in CHCR0 and CHCR1 and the D the DMA operation register (DMAOR) are set to 1, the transfer begins (so long as the CHCR0 and CHCR1 and the NMIF and AE bits in DMAOR are all 0).

Auto-request mode

1

0

Rev. 2.00, 03/05, pag

SIO channel 2 TI

		mode	cycle		
1	0	Single address mode	Data transferred from memory to device	External memory or memory-mapped external device	Externa with DA
	1	Single address mode	Data transferred from device to memory	External device with DACK	Externa or memor mapped device
Note	*	<b>3</b> /	memory-mapped external of BSC, UBC, cache memory	, I I	
		-	er by the falling edge or by is level detection, $DS = 1$	- C	

DL = 1 is active-high). The source of the transfer request does not have to be the data to source or destination. When 0 (level detection) is set to the DS bit of CHCR0 and CHCR1, set the TB bit to 0

CHCR0 and CHCR1, and when 11 (16 byte unit) is set to the TS1 and TS0 bits of CHC

DACKn output in read

DACKn output in write

cycle

Any"

Any*

Any"

Any*

steal mode) and set the TS1 and TS0 bits of CHCR0 and CHCR1 to either 00 (byte uni unit), or 10 (long word unit).

0

1

Dual address

**Dual address** 

mode

When 0 is set to the DS bit of CHCR0 and CHCR1, when 1 (burst mode) is set to the T

Rev. 2.00, 03/05, page 482 of 884

CHCR1, operation is not guaranteed.

**On-Chip Module Request Mode:** In this mode, transfers are started by a transfer required (interrupt request signal) from an on-chip peripheral module. Transfer request signals SCIF and SIO receive-data-full interrupts (RXI, RDFI), SCIF and SIO transmit-data-cinterrupts (TXI, TDEI), and TPU general registers (table 11.6). If DMA transfer is enall, DME = 1, TE = 0, NMIF = 0, AE = 0), DMA transfer starts upon input of a transfer signal.

When RXI or RDFI (transfer request due to an SCIF or SIO receive-data-full condition transfer request, the transfer source must be the receive data register of the correspond (SCFRDR or SIRDR). When TXI or TDEI (transfer request due to an SCIF or SIO transfer request, the transfer destination must be the transfer register of the corresponding module (SCFTDR or SITDR).

These restrictions do not apply to TPU transfer requests.

When on-chip module request mode is used, an access size permitted by the periphera register used as the transfer source or transfer destination must be set in bits TS1 and CHCR0 and CHCR1.



					•	0D	. 0.02	(excluding on-chip RAM)	(exclon-c
	1	0	0	0	1	SIO channel 0 receiver	RDFI	SIRDR0	Any
				1	0	SIO channel 0 transmitter	TDEI	Any	SITE
			1	0	1	SIO channel 1 receiver	RDFI	SIRDR1	Any
				1	0	SIO channel 1 transmitter	TDEI	Any	SITE
		1	0	0	1	SIO channel 2 receiver	RDFI	SIRDR2	Any
				1	0	SIO channel 2 transmitter	TDEI	Any	SITE
Note:	*	Doı	not pe	rform	transfe	ers between on	-chip perip	heral modu	ıles.

steal

Cycle-

steal

Cycle-

Cycle-

Cycle-

Cycle-

Cycle-

steal

Cycle-

Cycle-

steal

Cycle-

steal

Cycle-

steal

Cycle-

steal

steal

steal

steal

steal

steal

SCFTDR2

(excluding

(excluding

(excluding

(excluding

on-chip

SITDR0

SITDR1

SITDR2

RAM)

on-chip

RAM)

Any

on-chip

RAM)

Any

on-chip

RAM)

Any

Any

Any

Any

(excluding

(excluding

(excluding

on-chip

RAM)

Any

on-chip

RAM)

Any

on-chip

RAM)

Any

RENESAS

receiver

0А

0B

0C

transmitter

TPU channel

TPU channel

TPU channel

TPU channel

SCIF channel 2 TXI

TGI0A

TGI0B

TGI0C

TGI0D

0

0

1

0

1

1

0

1

transfer request (interrupt request) from any module will be cleared at the first transfer

#### 11.3.3 Channel Priorities

When the DMAC receives simultaneous transfer requests on two channels, it selects a according to a predetermined priority order. There is a choice of two priority modes, f round-robin. The mode is selected by the priority bit, PR, in the DMA operation regis (DMAOR).

**Fixed Priority Mode:** In this mode, the relative channel priority levels are fixed. Who to 0, channel 0 has higher priority than channel 1. Figure 11.3 shows an example of a burst mode.




Figure 11.3 Fixed Mode DMA Transfer in Burst Mode (Dual Address, DREQn Falling-Edge Detection)

In cycle-steal mode, once a channel 0 request is accepted, channel 1 requests are also until the next request is accepted, which makes more effective use of the bus cycle. If come simultaneously for channel 0 and channel 1 when DMA operation is starting, th transmitted with channel 0, and thereafter channel 1 and channel 0 transfers are perforalternately.

Rev. 2.00, 03/05, pag

# Figure 11.4 Fixed Mode DMA Transfer in Cycle-Steal Mode (Dual Address, DREQn Low-Level Detection)

receive transfer requests. Each time one transfer ends on one channel, the priority shifts other channel. The channel on which the transfer just finished is assigned low priority. channel 1 has higher priority than channel 0.

Figure 11.5 shows how the priority changes when channel 0 and channel 1 transfers are

**Round-Robin Mode:** Switches the priority of channel 0 and channel 1, shifting their a

Figure 11.5 shows how the priority changes when channel 0 and channel 1 transfers are simultaneously and another channel 0 transfer is requested after the first two transfers of DMAC operates as follows:

- 1. Transfer requests are generated simultaneously to channels 1 and 0.
- 2. Channel 1 has the higher priority, so the channel 1 transfer begins first (channel 0 w transfer).
- 3. When the channel 1 transfer ends, channel 1 becomes the lower-priority channel.
- 4. The channel 0 transfer begins.
- 5. When the channel 0 transfer ends, channel 0 becomes the lower-priority channel.
- 6. A channel 0 transfer is requested.
- 7. The channel 0 transfer begins.
- 8. When the channel 0 transfer ends, channel 0 is already the lower-priority channel, s remains the same.

Rev. 2.00, 03/05, page 486 of 884




Figure 11.5 Channel Priority in Round-Robin Mode

Source	External Device with DACK	External Memory	Memory-Mapped External Device	On-Chip Peripheral Module	
External device with DACK	Not available	Single	Single	Not available	
External memory	Single	Dual	Dual	Dual*	
Memory-mapped external device	Single	Dual	Dual	Dual*	
On-chip peripheral module	Not available	Dual*	Dual*	Dual*	
On-chip memory	Not available	Dual	Dual	Dual*	
Single: Single address mode					

Destination

Sing

Dual address mode Dual:

destination (excluding DMAC, BSC, UBC, cache memory, E-DMAC, and Eth

Note:

## **Address Modes:**

# Single Address Mode

In single address mode, both the transfer source and destination are external; one (s accessed by a DACKn signal while the other is accessed by address. In this mode, t

performs the DMA transfer in one bus cycle by simultaneously outputting a transfer acknowledge DACKn signal to one external device to access it, while outputting an the other end of the transfer. Figure 11.6 shows an example of a transfer between ex memory and external device with DACK. That data is written in external memory i bus cycle while the external device outputs data to the data bus.

Access size permitted by peripheral module register used as transfer source




Figure 11.6 Data Flow in Single Address Mode

Two types of transfers are possible in single address mode: 1) transfers between exdevices with DACK and memory-mapped external devices; and 2) transfers betwee devices with DACK and external memory. For both of them, transfer must be requexternal request signal (DREQn). For the combination of the specifiable setting to data transfer using an external request (DREQn), see table 11.9. Figure 11.7 shows transfer timing for single address mode.

Rev. 2.00, 03/05, pag




Figure 11.7 DMA Transfer Timing in Single Address Mode

#### Dual Address Mode

address. The source and destination can be located externally or internally. The DM accesses the source in the read cycle and the destination in the write cycle, so the traperformed in two separate bus cycles. The transfer data is temporarily stored in the Figure 11.8 shows an example of a transfer between two external memories in which read from one external memory in the read cycle and written to the other external memory the following write cycle.

In dual address mode, both the transfer source and destination are accessed (selecta

: Data flow
1: Read cycle

2: Write cycle

## Figure 11.8 Data Flow in Dual Address Mode

In dual address mode transfers, external memory and memory-mapped external de mixed without restriction. Specifically, this enables transfers between the following

- Transfer between external memory and external memory
- Transfer between external memory and memory-mapped external device
- Transfer between memory-mapped external device and memory-mapped exter
   Transfer between external memory and on-chip peripheral module (excluding)
- BSC, UBC, cache, E-DMAC, and EtherC)*

   Transfer between memory-mapped external device and on-chip peripheral model.
- (excluding DMAC, BSC, UBC, cache, E-DMAC, and EtherC)*
- Transfer between on-chip memory and on-chip memory
- Transfer between on-chip memory and memory-mapped external device
   Transfer between on-chip memory and on-chip peripheral module (excluding I
- Transfer between on-chip memory and external memory

BSC, UBC, cache, E-DMAC, and EtherC)*

— Transfer between on-chip peripheral module (excluding DMAC, BSC, UBC, c DMAC, and EtherC) and on-chip peripheral module (excluding DMAC, BSC, E-DMAC, and EtherC)*

Note: * Access size permitted by peripheral module register used as transfer so transfer destination (excluding DMAC, BSC, UBC, cache, E-DMAC, a

Rev. 2.00, 03/05, pag




Figure 11.9 DMA Transfer Timing in Dual Address Mode
(External Memory Space → External Memory Space, DACKn Output in Read

continues to hold the bus)

The CPU may take the bus twice when an acknowledge signal is output during the or in single address mode. Figure 11.10 shows an example of DMA transfer timing steal mode. The transfer conditions for the example in the figure are as shown below. When the transfer request source is an external request mode with level detection steal mode, set the TS1 and TS0 bits of CHCR0 and CHCR1 to either 00 (byte unit unit), or 01 (longword unit). If the TS1 and TS0 bits of CHCR0 and CHCR1 are set

Cycle-steal mode can be used with all categories of transfer destination, transfer so transfer request source. (with the exception of transfers between on-chip periphera

byte transfer), operation is not guaranteed. · Dual address mode DREQn level detection **DREQn** Bus right returned to CPU Bus CPU DMAC CPU DMAC CPU CPU **DMAC DMAC** cycle Read Write Read Write

Figure 11.10 DMA Transfer Timing in Cycle-Steal Mode (Dual Address Mode, DREQn Low Level Detection)

Single address mode
DREQn level detection

DREQn

Bus
Cycle CPU CPU DMAC DMAC DMAC CPU CPU

for the example in the figure are as shown below.

Figure 11.11 DMA Transfer Timing in Burst Mode (Single Address, DREQn Falling-Edge Detection)

Refreshes cannot be performed during a burst transfer, so ensure that the number of satisfies the refresh request period when a memory requiring refreshing is used. What transfer request source is an external request (DREQn) in burst mode, set the DS bit and CHCR1 to 1 (edge detection). If the DS bits of CHCR0 and CHCR1 are set to (detection), operation is not guaranteed.

Rev. 2.00, 03/05, page 494 of 884

	DACK, and memory mapped external device	
Dual	Between external memories	External
		Automatic
		Internal peripheral module*1
	Between external memories  Between external memory and memory mapped external device  Between memory mapped external external devices  Between memory mapped external funternal peripheral module  External funternal peripheral module	External
memory mapped external memory mapped external devices  Between external memory mapped external devices		Automatic
	dovido	Internal peripheral module*1
	,	External
	external devices	Automatic
		Internal peripheral module*1
	•	External
	internal peripheral module	Automatic
		Internal peripheral module*2

Between memory mapped external device and internal

Between internal memories

memory mapped external device*5

Between internal memory and

peripheral module

RENESAS

External

Automatic

Automatic

External

Automatic

Internal peripheral module*2

Internal peripheral module*1

Rev. 2.00, 03/05, pag

B/C B/C

C B/C B/C

C B/C B/C

C B/C B/C

С

B/C

B/C

B/C

B/C

B/C

С

С

		Between inte modules	ernal	periph	eral
Notes:	B:	Burst mode			

•		
	Automatic	

External

Internal peripheral module*2

B/C B/C

C

VC	۵	cta

- C: Cycle steal mode
- 1. For on-chip peripheral module requests, do not specify SCIF and SIO as a ti
- request source.
- 2. When the transfer request source is SCIF or SIO, the transfer source or tran destination must be SCIF and SIO, respectively.
- 3. When the request mode is set to internal peripheral module request, set the the DL bit of CHCR0 and CHCR1 to 1 and 0, respectively (detection at the fa of DREQn). In addition, the bus mode can only be set to cycle-steal mode.
- 4. Specify the access size that is allowed by the internal peripheral-module reg which are a transfer source or a transfer destination. 5. When transferring data from internal memory to a memory mapped external
- DACKn to write-time output. When transferring from a memory mapped exte to internal memory, set DACKn to read-time output. 6. When transferring data from internal memory to external memory, set DACK time output. When transferring from external memory to internal memory, se
- read-time output.
- 7. When B (burst mode) is set in the external request mode, set the DS bits of and CHCR1 to 1 (edge detection). If they are set to 0 (level detection), operation be guaranteed.
- 8. Transfer in units of 16 bytes is enabled only when edge detection has been transfer is attempted in units of 16 bytes when level detection has been spec operation cannot be guaranteed.

Rev. 2.00, 03/05, page 496 of 884

		•				
request detecti	detection*1	Word	_	0	_	(
		Longword	_	0	_	(
		16-byte unit	_	_	_	
	Edge detection*2	Byte	0	0	0	(
	detection*2	Word	0	0	0	(
		Longword	0	0	0	(
		16-byte unit	0	0	0	(

Notes: O: Can be set

-xtemai

- —: Cannot be set
- 1. The same for high-level and low-level detection.
- 2. The same for rising-edge detection and falling-edge detection.

**Bus Mode and Channel Priority:** When a given channel (1) is transferring in burst of there is a transfer request to a channel (0) with a higher priority, the transfer of the channel higher priority (0) will begin immediately. When channel 0 is also operating in the burchannel 1 transfer will continue as soon as the channel 0 transfer has completely finish channel 0 is in cycle-steal mode, channel 1 will begin operating again after channel 0 the transfer of one transfer unit, but the bus will then switch between the two in the or 1, channel 0, channel 1, channel 0. Since channel 1 is in burst mode, it will not give the CPU. This example is illustrated in figure 11.12.




Figure 11.12 Bus Status when Multiple Channels are Operating (when priority order is ch0 > ch1, ch1 is set to burst mode, and ch0 to cycle-st

RENESAS

output specified by the channel control register AM bit of the address bus. Normally, the acknowledge signal becomes valid when DMA address output begins, and becomes inveycles before the address output ends. (See figure 11.13.) The output timing of the acknowledge signal varies with the settings of the connected memory space. The output timing of acl signals in the memory spaces is shown in figure 11.13.




Figure 11.13 Example of DACKn Output Timing

Acknowledge Signal Output when External Memory Is Set as Ordinary Memory Set as Ordinary Me

Rev. 2.00, 03/05, page 498 of 884





Figure 11.14 DACKn Output in Ordinary Space Accesses (AM = 0)




Figure 11.15 DACKn Output in Ordinary Space Accesses (AM = 1)

11.17), or a word access of an 8-bit external device (figure 11.18), the lower and upper are output 2 and 4 times in each DMAC access in order to align the data. For all of the addresses, the acknowledge signal becomes valid simultaneous with the start of output signal becomes invalid 0.5 cycles before the address output ends. When multiple addresses output in a single access to align data for synchronous DRAM, DRAM, or burst ROM acknowledge signal is output to those addresses as well.

In a longword access of a 16-bit external device (figure 11.16) or an 8-bit external dev

basic uning

Notes: 1. H: MSB side

2. L: LSB side

Figure 11.16 DACKn Output in Ordinary Space Accesses (AM = 0, Longword Access to 16-Bit External Device)




Figure 11.17 DACKn Output in Ordinary Space Accesses (AM = 0, Longword Access to 8-Bit External Device)




Figure 11.18 DACKn Output in Ordinary Space Accesses (AM = 0, Word Access to 8-Bit External Device)

Rev. 2.00, 03/05, page 500 of 884

output after the invalid read. A synchronous DRAM burst read is performed in the cast transfer. As 16-byte transfer is enabled only in auto-request mode and in external requestive with edge detection, when using on-chip peripheral module requests or external requested level detection, byte, word, or longword should be set as the transfer unit. Operation is guaranteed if a 16-byte unit is set when using on-chip peripheral module requests or external requests or extern




Figure 11.19 DACKn Output in Synchronous DRAM Burst Read (Auto-Precharge, AM = 0)



DMAC read DMAC (basic timing) (basic

Figure 11.20 DACKn Output in Synchronous DRAM Single Read (Auto-Precharge, AM = 0)




Figure 11.21 DACKn Output in Synchronous DRAM Write (Auto-Precharge, AM = 1)




Figure 11.22 DACKn Output in Synchronous DRAM Burst Read (Bank Active, Same Row Address, AM = 0)




Figure 11.23 DACKn Output in Synchronous DRAM Burst Read (Bank Active, Different Row Address, AM = 0)

Rev. 2.00, 03/05, pag




Figure 11.24 DACKn Output in Synchronous DRAM Single Read (Bank Active, Same Row Address, AM = 0)




Figure 11.25 DACKn Output in Synchronous DRAM Single Read (Bank Active, Different Row Address, AM = 0)




Figure 11.26 DACKn Output in Synchronous DRAM Write (Bank Active, Same Row Address, AM = 1)





Figure 11.27 DACKn Output in Synchronous DRAM Write (Bank Active, Different Row Address, AM = 1)

Rev. 2.00, 03/05, pag

Notes: 1. Do not set a 16-byte unit; operation is not guaranteed if this setting is made.






Figure 11.28 (a) Synchronous DRAM One-Cycle Write Timing

**DREQn Detection** 

Transfer Width	Transfer	Method	Edge D
Transfer bus mode	Burst mode	DACKn output timing	Write D
Transfer address mode	Single mode	Bus cycle	Basic bu
•			•

Byte/Word/Longword

Note: * Edge detection must be set when burst mode is selected as the transfer bus

Rev. 2.00, 03/05, page 506 of 884




Figure 11.28 (b) Synchronous DRAM One-Cycle Write Timing

**Acknowledge Signal Output when External Memory Is Set as DRAM:** When exteris set as DRAM and a row address is output during a read or write, the acknowledge soutput across the row address and column address (figures 11.29 to 11.31).




Figure 11.29 DACKn Output in Normal DRAM Accesses (AM = 0 or

RENESAS

(basic timing)

# Figure 11.30 DACKn Output in DRAM Burst Accesses (Same Row Address, AM = 0 or 1)




Figure 11.31 DACKn Output in DRAM Burst Accesses (Different Row Address, AM = 0 or 1)

Rev. 2.00, 03/05, page 508 of 884




Figure 11.32 DACKn Output in Nibble Accesses of Burst ROM

#### 11.3.7 DREQn Pin Input Detection Timing

In external request mode, DREQn pin signals are usually detected at the falling edge of pulse (CKIO). When a request is detected, a DMAC bus cycle is produced four cycles earliest and a DMA transfer performed. After the request is detected, the timing of the detection varies with the bus mode, address mode, DREQn input detection, and the m connected.

**DREQn Pin Input Detection Timing in Cycle-Steal Mode:** In cycle-steal mode, one is detected from the DREQn pin, the request signal is not detected until DACKn signathe next external bus cycle. In cycle-steal mode, request detection is performed from I signal output until a request is detected.

Once a request has been accepted, it cannot be canceled midway.

The timing from the detection of a request until the next time requests are detectable i below.

Cycle-Steal Mode Edge Detection

When transfer control is performed using edge detection, perform DREQn/DACK handshaking as shown in figure 11.33, and perform DREQn input control so that to one-to-one relationship between DREQn and DACKn. Operation is not guaranteed is input before the corresponding DACKn is output.

If the DACKn signal is output a number of times, the first DACKn signal for the i signal indicates the request acceptance start timing, and subsequently each clock e sampled.

Rev. 2.00, 03/05, pag

## Figure 11.33 DREQn/DACKn Handshaking

• Edge Detection—1/2/4-Byte Transfer

Transfer Width	Byte/Word/Longword	DREQn Detection Method	Edge De
Transfer bus mode	Cycle-steal mode	DACKn output timing	Read DA DACK
Transfer address mode	Dual/single mode	Bus cycle	Basic bus




Figure 11.34 DREQn Pin Input Detection Timing in Cycle-Steal Mode with Edge




Figure 11.35 When a16-Bit External Device is Connected (Edge Detect





Figure 11.36 When an 8-Bit External Device is Connected (Edge Detect






Figure 11.37 DREQn Pin Input Detection Timing in Cycle-Steal Mode with Edge (16-Byte Transfer Setting)




Figure 11.38 DREQn Pin Input Detection Timing in Cycle-Steal Mode with Lev (Byte/Word/Longword Setting)




Figure 11.39 When a 16-Bit External Device is Connected (Level Detect

RENESAS




Figure 11.40 When an 8-Bit External Device is Connected (Level Detection

**DREQn Pin Input Detection Timing in Burst Mode:** In burst mode, only edge detector DREQn input. Operation is not guaranteed if level detection is set.

With edge detection of DREQn input, once a request is detected, DMA transfer continutransfer end condition is satisfied, regardless of the state of the DREQn pin. Request denot performed during this time. When the transfer start conditions are fulfilled after the transfer, request detection is performed again every cycle.




Figure 11.41 DREQn Pin Input Detection Timing in Burst Mode with Edge D

- Transfer end when TCR = 0
- When the TCR value becomes 0, the DMA transfer for that channel ends and the t

flag bit (TE) is set in CHCR. If the IE (interrupt enable) bit has already been set, a interrupt (DEI) request is sent to the CPU. For 16-byte transfer, set the number of Operation is not guaranteed if an incorrect value is set.

A 16-byte transfer is valid only in auto-request mode or in external request mode detection. When using an external request with level detection or on-chip peripher request, do not specify a 16-byte transfer.

Transfer end when DE = 0 in CHCR

When the DMA enable bit (DE) in CHCR is cleared, DMA transfers in the affecte are halted. The TE bit is not set when this happens.

Conditions for Both Channels Ending Simultaneously: Transfers on both channels either of the following conditions is met:

The NMIF (NMI flag) bit or AE (address error flag) bit in DMAOR is set to 1. The DMA master enable (DME) bit is cleared to 0 in DMAOR.

- Transfer end when NMIF = 1 or AE = 1 in DMAOR
  - When an NMI interrupt or DMAC address error occurs and the NMIF or AE bit is
  - DMAOR, all channels stop their transfers. The DMA source address register (SAF
  - destination address register (DAR), and transfer count register (TCR) are all updat transfer immediately preceding the halt. When this transfer is the final transfer, TF
  - transfer ends. To resume transfer after NMI interrupt exception handling or address

transfer will be halted after the completion of the following write cycle even when

- exception handling, clear the appropriate flag bit. When the DE bit is then set to 1. on that channel will restart. To avoid this, keep its DE bit at 0. In dual address mod
- error occurs in the initial read cycle. SAR, DAR and TCR are updated by the final Transfer end when DME = 0 in DMAOR

Clearing the DME bit in DMAOR forcibly aborts the transfers on both channels at the current bus cycle. When the transfer is the final transfer, TE = 1 and the transfer

> Rev. 2.00, 03/05, pag RENESAS

present address and the next address and determine whether burst transfer is possible. If the size of the external Grew logic increases if address comparisons are required, and the possibility that delays may interfere with timing requirements.

The specifications for  $\overline{BH}$  have therefore been updated in order to solve these problems burst transfer is possible using the present address this information is passed to the extellogic. This provides enhanced support for PCI bus connections.

Register Settings When Using BH Pin: BH is output from only when the 16-byte transis selected using the DMAC built into the SH7615. However, it is not output when SDI DRAM are accessed. When using the 16-byte transfer mode, specify auto-request mode external request mode with edge detection. If external request mode with level detection chip module request mode is specified, operation is not guaranteed.

To use  $\overline{BH}$ , the settings for the CHCR0 register or CHCR1 register in the on-chip DMA SH7615 must be as shown in figure 11.43.  $\overline{BH}$  is not output unless the settings for the 0 register or CHCR1 register are as indicated in figure 11.42.




Figure 11.42 Register Settings When Using BH

# 11.4 Usage Examples

# 11.4.1 Example of DMA Data Transfer Between On-chip SCIF and External I

In this example data received by the serial communication interface (SCIF) with on-cl sent to external memory using DMAC channel 1. Table 11.9 lists the transfer condition register setting values.

Table 11.9 Transfer Conditions and Register Setting Values for Data Transfer On-chip SCIF and External Memory

Transfer Condition	Register	Setting Value
Transfer source: SCFRDR1 in on-chip SCIF	SAR1	H'FFFFFCCC
Transfer destination: External memory (word space)	DAR1	Transfer destinat
Number of transfers: 64	TCR1	H'0040
Transfer destination address: Increment	CHCR1	H'4045
Transfer source address: Fixed	_	
Bus mode: Cycle-steal	<del>-</del>	
Transfer unit: Byte	<del>-</del>	
DEI interrupt request at end of transfer DE = 1	_	
Channel priority: Fixed (0 > 1) DME = 1	DMAOR	H'0001
Transfer request source (transfer request signal): SCIF (RXI)	DRCR1	H'05


Note: Make sure the SCIF settings have interrupts enabled and the appropriate CPU level.

- When the DMAC is not operating, the NMIF bit in DMAOR is set even when an N interrupt is input.
- 4. The DMAC cannot access the cache memory.
- and stop operation of the DMAC.Do not use the DMAC, BSC, UBC, E-DMAC, and EtherC for on-chip peripheral matransfers.

5. Before changing the frequency or changing to standby mode, set the DME bit of DI


- 7. Do not access the cache (address array, data array, associative purge area).
- 8. Note that when level detection of the request signal is used in single address mode,
- signal may be detected before DACKn is output.
- for word or longword access with an 8-bit bus width, or longword access with a 16-width.
- 10. When DMA transfer is performed in response to a DMA transfer request signal from peripheral module, if clearing of the DMA transfer request signal from the peripher by the DMA transfer is not completed before the next transfer request signal from the subsequent DMA transfers may not be possible.


9. When E\phi exceeds 31.25 MHz, do not use transfer involving DACKn output on ordinary




b. When external request DREQ edge detection is set, if DREQn is input continue
DMAC continues to operate without insertion of a CPU cycle. (However, a CF
begin if there is no request from DREQn.)







# Error timing 2:



- timing. (1)  $I\phi:E\phi = 1:1$ 
  - (2) DMA transfer to an ordinary space or burst ROM space
  - (3) 16-byte or longword DMA transfer to a 16-bit width space or 16-byte, longword

#### Countermeasures:

This problem is avoided by any of the following countermeasures.

- (1) Specify a clock ratio except  $t_{Ecvc}$ : $t_{Pcvc}$  1:1.
- (2) Use 32-bit bus width.
- (3) When the bus width is 16 bits, perform word or byte DMA transfer.
- (4) When the bus width is 8 bits, perform byte DMA transfer.
- 13. DMAC does not perform DMA transfer on channel 1 by an on-chip peripheral mod

DMA transfer to an 8-bit width space, which generates multiple bus cycles

- Phenomenon: (1) DMAC does not perform DMA transfer on channel 1 by an on-chip peripheral r
  - request. When channel 0 of the on-chip DMAC is set to cycle-steal mode and channel 1 chip peripheral module request mode, the DMAC may not perform DMA transf

(1) Conditions for malfunction in DMA transfer on channel 1 by an on-chip periphe

#### Conditions:

request

channel 1.

- When the following conditions are all satisfied, the DMAC does not perform D on channel 1 by an on-chip peripheral module request.
  - (a) DMAC channels 0 and 1 are both enabled.
  - (b) DMAC channel 0 is set to cycle-steal mode.
  - (c) DMAC channel 1 is set to cycle-steal mode, dual address mode, and on-chip
  - module request mode. (d) Round-robin mode is specified as the DMAC priority mode.

Rev. 2.00, 03/05, page 522 of 884

(1) DMAC does not perform DMA transfer between on-chip memory and on-chip

module by an external request. When the on-chip DMAC is set to external request (DREQ) mode and cycle-st

and DMA transfer is attempted between on-chip memory and on-chip peripher between on-chip peripheral modules, the DMAC may not perform DMA trans second and later DREQ inputs.

#### Conditions:

(1) Conditions for malfunction in DMA transfer between on-chip memory and onperipheral module by an external request

When the following conditions are all satisfied, the DMAC does not perform I between on-chip memory and on-chip peripheral module or between on-chip p

modules by an external request. (a) The external request (DREQ) is selected for the transfer request source.

(1) Countermeasure against malfunction in DMA transfer between on-chip memory

(a) Do not select the external request (DREQ) for the transfer request source.

(b) The DMA transfer between on-chip memory and on-chip peripheral modul

- on-chip peripheral modules is selected.
- (c) Cycle-steal mode is used.

#### Countermeasures:

chip peripheral module by an external request

This problem is avoided by the following counter measure.

# 15. Data bus collision during single-address DMAC transfer

#### Phenomenon:

(1) Data bus collision during DMA transfer in single address mode

In the system which includes the SH7615, an external device with DACK, and

synchronous DRAM (SDRAM), if single-address DMA transfer is performed external device with DACK to SDRAM immediately after the SH7615 writes

SDRAM, the SH7615 may erroneously drive data bus during the single-address transfer, and the erroneously driven data may collide with the DMA transfer d



#### Countermeasures:

- $(1) \ Countermeasure \ against \ data \ bus \ collision \ during \ single-address \ DMA \ transfer$ 
  - This problem is avoided by any of the following countermeasures.
    - (a) Specify a clock ratio other than external clock (E $\phi$ ):internal clock (I $\phi$ ) = 1:1.
    - (b) Do not write to SDRAM from CPU, Ethernet controller direct memory acce controller (E-DMAC), or another channel of the DMAC during single-addre transfer from the external device with DACK to SDRAM.

#### 16. DMAC DACK error output

Phenomenon:

(1) DACK error

When DMAC channels 0 and 1 are both set to external request (DREQ0 and DR mode, the DMAC may execute DMA transfer with DACK1 output on channel 1 DREQ1 is not input.

#### Conditions:

(1) Conditions for DACK error

When the following conditions are all satisfied, the DMAC executes DMA transDACK1 output on channel 1 while the DREQ1 is not input.

- (a) DMAC channels 0 and 1 are both enabled.
- (b) DMAC channels 0 and 1 both select the external request (DREQ0 and DREC transfer request source.
- (c) DMAC channels 0 and 1 are both set to cycle-steal mode.
- (d) Round-robin mode is specified as the DMAC priority mode.

#### Countermeasures:

(1) Countermeasure against DACK error

This problem is avoided by any of the following countermeasures.

- (a) Set either DMAC channel 0 or 1 to burst mode.
- (b) Set the DMAC priority mode to fixed priority mode.

Rev. 2.00, 03/05, page 524 of 884

#### 12.1.1 Features

The FRT has the following features:

• Choice of four counter input clocks

The counter input clock can be selected from three internal clocks (P $\phi$ /8, P $\phi$ /32, Po an external clock (enabling external event counting).

• Two independent comparators

Two waveform outputs can be generated.

• Input capture

Choice of rising edge or falling edge

• Counter clear specification

The counter value can be cleared by compare match A.

• Four interrupt sources

Two compare match sources, one input capture source, and one overflow source c requests independently.




Figure 12.1 FRT Block Diagram

Rev. 2.00, 03/05, page 526 of 884

Output compare B output pin	FTOB	Output	Output pin for output compa
Input capture input pin	FTI	Input	Input pin for input capture

**Abbreviation** 

TIER

#### 12.1.4 **Register Configuration**

Table 12.2 shows the FRT register configuration.

**Table 12.2 Register Configuration** 

Timer interrupt enable register

Register

			_	
Free-running timer control/status register	FTCSR	R/(W)*1	H'00	HFF
Free-running counter H	FRC H	R/W	H'00	HFF
Free-running counter L	FRC L	R/W	H'00	HFF
Output compare register A H	OCRA H	R/W	H'FF	HFF
Output compare register A L	OCRA L	R/W	H'FF	HFF
Output compare register B H	OCRB H	R/W	H'FF	HFF
Output compare register B L	OCRB L	R/W	H'FF	HFF
Timer control register	TCR	R/W	H'00	HFF
Timer output compare control register	TOCR	R/W	H'E0	HFI
Input capture register H	FICR H	R	H'00	HFF

Notes: Use byte-size access for all registers.

Input capture register L

1. Bits 7 to 1 are read-only. The only value that can be written is a 0, which is clear flags. Bit 0 can be read or written.

FICR L

2. OCRA and OCRB have the same address. The OCRS bit in TOCR is used between them.

R

Initial

Value

H'01

H'00

Add

HFF

HFF

R/W

R/W

FRC is a 16-bit read/write register. It increments upon input of a clock. The input clock selected using clock select bits 1 and 0 (CKS1, CKS0) in TCR. FRC can be cleared upon match A.

When FRC overflows (H'FFFF  $\rightarrow$  H'0000), the overflow flag (OVF) in FTCSR is set to can be read or written to by the CPU, but because it is 16 bits long, data transfers invol 16  CPU are performed via a temporary register (TEMP). See section 12.3, CPU Interface, detailed information.

FRC is initialized to H'0000 by a reset, in standby mode, and when the module standby used.

### 12.2.2 Output Compare Registers A and B (OCRA and OCRB)

Bit:	15	14	13		3	2	1
Initial value:	1	1	1	•••	1	1	1
R/W:	R/W	R/W	R/W		R/W	R/W	R/W

OCR is composed of two 16-bit read/write registers (OCRA and OCRB). The contents always compared to the FRC value. When the two values are the same, the output compin FTCSR (OCFA and OCFB) are set to 1.

When the OCR and FRC values are the same (compare match), the output level values output level bits (OLVLA and OLVLB) are output to the output compare pins (FTOA at the output compare pins (FTOA at the output compare pins (FTOA).

After a reset, FTOA and FTOB output 0 until the first compare match occurs.

Because OCR is a 16-bit register, data transfers involving the CPU are performed via a register (TEMP). See section 12.3, CPU Interface, for more detailed information.

OCR is initialized to H'FFFF by a reset, in standby mode, and when the module standb is used.

Rev. 2.00, 03/05, page 528 of 884



capture flag (ICF) in FTCSR is set to 1. The edge of the input signal can be selected u input edge select bit (IEDG) in TCR.

register (TEMP). See section 12.3, CPU Interface, for more detailed information. To extend the input capture operation is reliably performed, set the pulse width of the input capture signal to six system clocks ( $P\phi$ ) or more.

Because FICR is a 16-bit register, data transfers involving the CPU are performed via

FICR is initialized to H'0000 by a reset, in standby mode, and when the module stand is used.

#### 12.2.4 Timer Interrupt Enable Register (TIER)

Bit:	7	6	5	4	3	2	1
	ICIE	_	_	_	OCIAE	OCIBE	OVI
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R/W	R/W	R/W

TIER is an 8-bit read/write register that controls enabling of all interrupt requests. TIE initialized to H'01 by a reset, in standby mode, and when the module standby function

Bit 7—Input Capture Interrupt Enable (ICIE): Selects enabling/disabling of the ICI in request when the input capture flag (ICF) in FTCSR is set to 1.

Bit 7: ICIE	Description	
0	Interrupt request (ICI) caused by ICF disabled	(
1	Interrupt request (ICI) caused by ICF enabled	

Bits 6 to 4—Reserved: These bits are always read as 0. The write value should always

RENESAS

Bit 2: OCIBE	Description
0	Interrupt request (OCIB) caused by OCFB disabled

1

Bit 1—Timer Overflow Interrupt Enable (OVIE): Selects enabling/disabling of the OV request when the overflow flag (OVF) in FTCSR is set to 1.

Interrupt request (OCIB) caused by OCFB enabled

(Ir

2

**OCFB** 

1

OVF

3

**OCFA** 

interrupt request when the output compare riag b (OCTb) in 1 1 CSK is set to 1.

Bit 1: OVIE	Description	
0	Interrupt request (OVI) caused by OVF disabled	(i
1	Interrupt request (OVI) caused by OVF enabled	

Bit 0—Reserved: This bit is always read as 1. The write value should always be 1.

### 12.2.5 Free-Running Timer Control/Status Register (FTCSR)

6

Initial value:	0	0	0	0	0	0	0
R/W:	R/(W)*	R	R	R	R/(W)*	R/(W)*	R/(W)
 w <b></b>	7 104- 4	41		4 1-		0 (11	41 f1

FTCSR is an 8-bit register that selects counter clearing and controls interrupt request si

5

4

Note: * For bits 7, and 3 to 1, the only value that can be written is 0 (to clear the flag

FTCSR is initialized to H'00 by a reset, in standby mode, and when the module standby used. See section 12.4, Operation, for the timing.

Bit 7—Input Capture Flag (ICF): Status flag that indicates that the FRC value has been FICR by the input capture signal. This flag is cleared by software and set by hardware. be set by software.

Rev. 2.00, 03/05, page 530 of 884

Bit:

7

**ICF** 



Bit 3—Output Compare Flag A (OCFA): Status flag that indicates when the values of and OCRA match. This flag is cleared by software and set by hardware. It cannot be s software.

Bit 3: OCFA	Description
0	[Clearing condition]
	When OCFA is read while set to 1, and then 0 is written to (
1	[Setting condition]
	When the FRC value becomes equal to OCRA
	pare Flag B (OCFB): Status flag that indicates when the values of lag is cleared by software and set by hardware. It cannot be set by
Bit 2: OCFB	Description

Bit 2: OCFB	Description
0	[Clearing condition]
	When OCFB is read while set to 1, and then 0 is written to

When the FRC value becomes equal to OCRB

Bit 1—Timer Overflow Flag (OVF): Status flag that indicates when FRC overflows (1

[Setting condition]

1

to H'0000). This flag is cleared by software and set by hardware. It cannot be set by so

Bit 1: OVF	Description
0	[Clearing condition]
	When OVF is read while set to 1, and then 0 is written to it (
1	[Setting condition]

Rev. 2.00, 03/05, pag RENESAS

When the FRC value changes from H'FFFF to H'0000



	IEDG	_	_	_	_	_	CKS1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R	R	R	R	R	R/W

5

2

TCR is an 8-bit read/write register that selects the input edge for input capture and sele input clock for FRC. TCR is initialized to H'00 by a reset, in standby mode, and when t standby function is used.

Bit 7—Input Edge Select (IEDG): Selects whether to capture the input capture input (Ffalling edge or rising edge.

Bit 7: IEDG	Description	
0	Input captured on falling edge	(1
1	Input captured on rising edge	

Bits 6 to 2—Reserved: These bits are always read as 0. The write value should always

Bits 1 and 0—Clock Select (CKS1, CKS0): These bits select whether to use an external one of three internal clocks for input to FRC. The external clock is counted at the rising

Bit 1: CKS1	Bit 0: CKS0	Description	
0	0	Internal clock: count at φ/8	(Ir
	1	Internal clock: count at φ/32	
1	0	Internal clock: count at φ/128	
	1	External clock: count at rising edge	

Bit:

7

6

switching t	etween access of	f output compar	e registers A	and B. I	OCK 18	initialized to
reset, in sta	ndby mode, and	when the modu	le standby fu	inction is	used.	

Bits 7 to 5—Reserved: These bits are always read as 1. The write value should always Bit 4—Output Compare Register Select (OCRS): OCRA and OCRB share the same a OCRS bit controls which register is selected when reading/writing to this address. It d affect the operation of OCRA and OCRB.

Bit 4: OCRS	Description	
0	OCRA register selected	
1	OCRB register selected	

Bits 3 and 2—Reserved: These bits are always read as 0. The write value should alwa

Bit 1—Output Level A (OLVLA): Selects the level output to the output compare A or upon compare match A (signal indicating match of FRC and OCRA).

Bit 1: OLVLA	Description
0	0 output on compare match A
1	1 output on compare match A

Bit 0—Output Level B (OLVLB): Selects the level output to the output compare B ou upon compare match B (signal indicating match of FRC and OCRB).

Bit 0: OLVLB	Description	
0	0 output on compare match B	(
1	1 output on compare match B	

lower byte is then written, which results in 16 bits of data being written to the regist combined with the upper byte value in TEMP.

#### • Reading from 16-bit Registers

The upper byte of data is read, which results in the upper byte value being transferred CPU. The lower byte value is transferred to TEMP. The lower byte is then read, when in the lower byte value in TEMP being sent to the CPU.

When registers of these three types are accessed, two byte accesses should always be perfirst to the upper byte, then the lower byte. If only the upper byte or lower byte is access data will not be transferred properly.

Figure 12.2 and 12.3 show the flow of data when FRC is accessed. Other registers functions same way. When reading OCRA and OCRB, however, both upper and lower-byte data transferred directly to the CPU without passing through TEMP.

Rev. 2.00, 03/05, page 534 of 884




Figure 12.2 FRC Access Operation (CPU Writes H'AA55 to FRC)





Figure 12.3 FRC Access Operation (CPU Reads H'AA55 from FRC)



**Figure 12.4 Count Timing (Internal Clock Operation)** 

**External Clock Operation:** Set the CKS1 and CKS0 bits in TCR to select the external External clock pulses are counted on the rising edge. The pulse width of the external of at least 6 system clocks ( $\phi$ ). A smaller pulse width will result in inaccurate operation. shows the timing.




Figure 12.5 Count Timing (External Clock Operation)

Rev. 2.00, 03/05, pag




Figure 12.6 Output Timing for Output Compare A

# 12.4.3 FRC Clear Timing

FRC can be cleared on compare match A. Figure 12.7 shows the timing.




Figure 12.7 Compare Match A Clear Timing

Rev. 2.00, 03/05, page 538 of 884




Figure 12.8 Input Capture Signal Timing (Normal)

When the input capture signal is input when FICR is read (upper-byte read), the input signal is delayed by one cycle of  $P\phi$ . Figure 12.9 shows the timing.




Figure 12.9 Input Capture Signal Timing (Input Capture Input when FICR




Figure 12.10 ICF Setting Timing

## 12.4.6 Output Compare Flag (OCFA, OCFB) Setting Timing

The compare match signal output (when OCRA or OCRB matches the FRC value) sets compare flag OCFA or OCFB to 1. The compare match signal is generated in the last s which the values matched (at the timing for updating the count value that matched the OCRA or OCRB matches the FRC, no compare match is generated until the next incresoccurs. Figure 12.11 shows the timing for setting OCFA and OCFB.



Figure 12.11 OCF Setting Timing

# 12.4.7 Timer Overflow Flag (OVF) Setting Timing

FRC overflow (from H'FFFF to H'0000) sets the timer overflow flag (OVF) to 1. Figureshows the timing.




Figure 12.12 OVF Setting Timing

Rev. 2.00, 03/05, pag

Interrupt Source	Description	Priority
ICI	Interrupt by ICF	High
OCIA, OCIB	Interrupt by OCFA or OCFB	$\overline{}$
OVI	Interrupt by OVF	Low

# 12.6 Example of FRT Use

Figure 12.13 shows an example in which pulses with a 50% duty factor and arbitrary place relationship are output. The procedure is as follows:

- 1. Set the CCLRA bit in FTCSR to 1.
- 2. The OLVLA and OLVLB bits are inverted by software whenever a compare match




Figure 12.13 Example of Pulse Output

Rev. 2.00, 03/05, page 542 of 884




Figure 12.14 Contention between FRC Write and Clear




Figure 12.15 Contention between FRC Write and Increment





Figure 12.16 Contention between OCR and Compare Match


#### 12.7.4 Internal Clock Switching and Counter Operation

FRC will sometimes begin incrementing because of the timing of switching between it clocks. Table 12.4 shows the relationship between internal clock switching timing (ClCKS0 bit rewrites) and FRC operation.

When an internal clock is used, the FRC clock is generated when the falling edge of a clock (created by dividing the system clock  $(\phi)$ ) is detected. When a clock is switched before the switching and to low after switching, as shown in case 3 in table 12.4, the sconsidered a falling edge and an FRC clock pulse is generated, causing FRC to incremal also increment when switching between an internal clock and an external clock.

Rev. 2.00, 03/05, pag





Note: Because the switchover is considered a falling edge, FRC starts counting up.

# 12.7.5 Timer Output (FTOA, FTOB)

During a power-on reset, the timer outputs (FTOA, FTOB) will be unreliable until the stabilizes. The initial value is output after the oscillation settling time has elapsed.

When this watchdog function is not needed, the WDT can be used as an interval timer interval timer operation, an interval timer interrupt is generated at each counter overfle WDT is also used when recovering from standby mode, in modifying a clock frequence clock pause mode.

#### 13.1.1 Features

The WDT includes the following features.


- Can be switched between watchdog timer mode and interval timer mode.
- WDTOVF output in watchdog timer mode

  The WDTOVE is a like to the state of the

The WDTOVF signal is output externally when the counter overflows, and a simulaternal reset of the chip can also be selected (either a power-on reset or manual respecified).

- Interrupt generation in interval timer mode
   An interval timer interrupt is generated when the counter overflows.
- Used when standby mode is cleared or the clock frequency is changed, and in cloc mode.
- Choice of eight counter input clocks





φ: See figure 3.1, Block Diagram of Clock Pulse Generator Circuit.

WTCSR: Watchdog timer control/status register

WTCNT: Watchdog timer counter RSTCSR: Reset control/status register

Note: The internal reset signal can be generated by a register setting. The type of res selected (power-on or manual reset).

Figure 13.1 WDT Block Diagram

### 13.1.3 Input/Output Pin

Table 13.1 shows the pin configuration.

**Table 13.1 Pin Configuration** 

Pin	Abbreviation	I/O	Function
Watchdog timer overflow	WDTOVF	Output	Outputs the counter overflow si watchdog timer mode

Rev. 2.00, 03/05, page 550 of 884



Watchdog timer counter	WTCNT	R/W	H'00	H'FFFFFE80	H'F
Reset control/star register	tus RSTCSR	R/(W)*3	H'1E	H'FFFFFE82	H'F
Notes: 1. Write	by word access. I	t cannot be v	vritten by by	te or longword access	S.
2. Read	by byte access. T	he correct va	alue cannot	be read by word or loa	ngwoi

#### 13.2 **Register Descriptions**

Initial value:

R/W:

vvatchdog timer

control/status register

#### Watchdog Timer Counter (WTCNT) 13.2.1

•	-	`		
Bit:	7	6	5	

0

R/W

3. Only 0 can be written in bit 7 to clear the flag.

0

R/W

WICSR

WTCNT is an 8-bit read/write register. The method of writing to WTCNT differs from most other registers to prevent inadvertent rewriting. See section 13.2.4, Notes on Reg for details. When the timer enable bit (TME) in the watchdog timer control/status regi (WTCSR) is set to 1, the watchdog timer counter starts counting pulses of an internal

0

R/W

4

0

R/W

selected by clock select bits 2 to 0 (CKS2 to CKS0) in WTCSR. When the value of W overflows (changes from H'FF to H'00), a watchdog timer overflow signal (WDTOV) timer interrupt (ITI) is generated, depending on the mode selected in the WT/IT bit in WTCNT is initialized to H'00 by a reset and when the TME bit is cleared to 0. It is no in standby mode, when the clock frequency is changed, or in clock pause mode.

> Rev. 2.00, 03/05, pag RENESAS

2

0

R/W

1

0

R/W

3

0

R/W

The watchdog timer control/status register (WTCSR) is an 8-bit read/write register. Its include selecting the timer mode and clock source. Bits 7 to 5 are initialized to 000 by standby mode, when the clock frequency is changed, and in clock pause mode. Bits 2 to initialized to 000 by a reset, but are not initialized in standby mode, when the clock free changed, or in clock pause mode.

Bit 7—Overflow Flag (OVF): Indicates that WTCNT has overflowed from H'FF to H'C interval timer mode. It is not set in watchdog timer mode.

Description	
No overflow of WTCNT in interval timer mode	(
Cleared by reading OVF, then writing 0 in OVF	
WTCNT overflow in interval timer mode	
	No overflow of WTCNT in interval timer mode Cleared by reading OVF, then writing 0 in OVF

Bit 6—Timer Mode Select (WT/IT): Selects whether to use the WDT as a watchdog time interval timer. When WTCNT overflows, the WDT either generates an interval timer in (ITI) or generates a WDTOVF signal, depending on the mode selected.

Bit 6: WT/ĪT	Description
0	Interval timer mode: interval timer interrupt (ITI) request to the when WTCNT overflows (I
1	Watchdog timer mode: WDTOVF signal output externally who verflows. Section 13.2.3, Reset Control/Status Register (RS describes in detail what happens when WTCNT overflows in timer mode

Bits 2 to 0—Clock Select 2 to 0 (CKS2 to CKS0): These bits select one of eight intern sources for input to WTCNT. The clock signals are obtained by dividing the frequenc system clock (\$\phi\$).

				Description
Bit 2: CKS2	Bit 1: CKS1	Bit 0: CKS0	Clock Source	Overflow Interval* (
0	0	0	φ/4 (Initial value)	17.0 µs
		1	φ/128	544 µs
	1	0	φ/256	1.1 ms
		1	φ/512	2.2 ms
1	0	0	φ/1024	4.4 ms
		1	φ/2048	8.7 ms
	1	0	φ/8192	34.8 ms
		1	φ/16384	69.6 ms

The overflow interval listed is the time from when the WTCNT begins count Note: until an overflow occurs.

#### 13.2.3 Reset Control/Status Register (RSTCSR)

Bit:	7	6	5	4	3	2	1
	WOVF	RSTE	RSTS	_	_	_	
Initial value:	0	0	0	1	1	1	1

R/W

R

R

R/W

Only 0 can be written in bit 7, to clear the flag.

R/(W)*

watchdog timer counter (WTCNT) overflow and selects the internal reset signal type. of writing to RSTCSR differs from that of most other registers to prevent inadvertent See section 13.2.4, Notes on Register Access, for details. RSTCR is initialized to H'11

RSTCSR is an 8-bit read/write register that controls output of the reset signal generate

RENESAS

Rev. 2.00, 03/05, pag

R

R

Bit 6—Reset Enable (RSTE): Selects whether to reset the chip internally if WTCNT ov watchdog timer mode.

Bit 6: RSTE	Description	
0	Not reset when WTCNT overflows	(Ir
	LSI not reset internally, but WTCNT and WTCSF	२ reset withii
1	Reset when WTCNT overflows	

Bit 5—Reset Select (RSTS): Selects the type of internal reset generated if WTCNT overwatchdog timer mode.

Bit 5: RSTS	Description	
0	Power-on reset	(Ir
1	Manual reset	

Bits 4 to 1—Reserved: These bits are always read as 1. The write value should always

Bit 0— Reserved: This bit is always read as 0. The write value should always be 0.

#### 13.2.4 Notes on Register Access

The watchdog timer's WTCNT, WTCSR, and RSTCSR registers differ from other registers are more difficult to write. The procedures for writing and reading these registers are below.

**Writing to WTCNT and WTCSR:** These registers must be written by a word transfer instruction. They cannot be written by byte or longword transfer instructions. WTCNT WTCSR both have the same write address. The write data must be contained in the low the written word. The upper byte must be H'5A (for WTCNT) or H'A5 (for WTCSR) (for WTCSR) the transfers the write data from the lower byte to WTCNT or WTCSR.

Rev. 2.00, 03/05, page 554 of 884



#### Figure 13.2 Writing to WTCNT and WTCSR

Writing to RSTCSR: RSTCSR must be written by a word access to address H'FFFFI cannot be written by byte or longword transfer instructions. Procedures for writing 0 i (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are different, as shown in figuration write 0 in the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respective WOVF bit is not affected.

WOVF bit			
	15	8 7	7
H'FFFFFE82	H'A	.5	H'00
STE and RSTS bits			
	15	8 7	7
H'FFFFFE82	H'5	A	Write dat
	STE and RSTS bits	H'FFFFFE82 H'A	15 8 7 H'FFFFFE82 H'A5  SSTE and RSTS bits  15 8 7

Figure 13.3 Writing to RSTCSR

**Reading from WTCNT, WTCSR, and RSTCSR:** WTCNT, WTCSR, and RSTCSR like other registers. Use byte transfer instructions. The read addresses are H'FFFFE8 WTCSR, H'FFFFFE81 for WTCNT, and H'FFFFFE83 for RSTCSR.


Rev. 2.00, 03/05, pag

WDTOVF signal is output for 512 φ clock cycles.

If the RSTE bit in RSTCSR is set to 1, a signal to reset the chip will be generated intern simultaneously with the WDTOVF signal when WTCNT overflows. Either a power-on manual reset can be selected by the RSTS bit. The internal reset signal is output for 204 cycles.

If a reset due to the input signal from the  $\overline{RES}$  pin and a reset due to WDT overflow oc simultaneously, the  $\overline{RES}$  reset takes priority and the WOVF bit in RSTCSR is cleared to

Rev. 2.00, 03/05, page 556 of 884



Note: * Internal reset signal is generated only when the RSTE bit is set to 1.

Figure 13.4 Operation in Watchdog Timer Mode




Figure 13.5 Operation in Interval Timer Mode

#### 13.3.3 Operation when Standby Mode is Cleared

The watchdog timer has a special function to clear standby mode with an NMI interrup using standby mode, set the WDT as described below.

**Transition to Standby Mode:** The TME bit in WTCSR must be cleared to 0 to stop the timer counter before it enters standby mode. The chip cannot enter standby mode while bit is set to 1. Set bits CKS2 to CKS0 in WTCSR so that the counter overflow interval or longer than the oscillation settling time. See section 21, Electrical Characteristics, for oscillation settling time.

**Recovery from Standby Mode:** When an NMI request signal is received in standby molecular clock oscillator starts running and the watchdog timer starts counting at the rate selecte CKS2 to CKS0 before standby mode was entered. When WTCNT overflows (changes to H'00) the system clock ( $\phi$ ) is presumed to be stable and usable; clock signals are supentire chip and standby mode ends.

For details on standby mode, see section 20, Power Down Modes.

Rev. 2.00, 03/05, page 558 of 884




Figure 13.6 Timing of OVF Setting

## 13.3.5 Timing of Watchdog Timer Overflow Flag (WOVF) Setting

When WTCNT overflows the WOVF flag in RSTCSR is set to 1 and a WDTOVF sig When the RSTE bit is set to 1, WTCNT overflow enables an internal reset signal to be for the entire chip (figure 13.7).




Figure 13.7 Timing of WOVF Setting




Figure 13.8 Contention between WTCNT Write and Increment

## 13.4.2 Changing CKS2 to CKS0 Bit Values

If the values of bits CKS2 to CKS0 are altered while the WDT is running, the count maincrement incorrectly. Always stop the watchdog timer (by clearing the TME bit to 0) to changing the values of bits CKS2 to CKS0.

# 13.4.3 Switching between Watchdog Timer Mode and Interval Timer Mode

The WDT may not operate correctly if it is switched between watchdog timer mode and timer mode while it is running.

To ensure correct operation, always stop the watchdog timer (by clearing the TME bit to switching between watchdog timer mode and interval timer mode.

Rev. 2.00, 03/05, page 560 of 884




Figure 13.9 Example of Circuit for System Reset with WDTOVF Sign

#### 13.4.5 Internal Reset in Watchdog Timer Mode

If the RSTE bit is cleared to 0 in watchdog timer mode, the chip will not reset internal WTCNT overflow occurs, but WTCNT and WTCSR in the WDT will reset.

### 13.4.6 Internal Reset by Watchdog Timer (WDT) in Sleep Mode

When the watchdog time counter (WTCNT) overflows in watchdog timer mode, the Stresets (power-on reset or manual reset) the chip internally. However, if WTCNT over sleep mode, internal reset is not executed properly and exception handling by the rese start.

#### **Conditions:**

- In sleep mode
- WDT.WTCSR.WT/ $\overline{IT}$  bit = 1 (watchdog timer mode)
- WDT.RSTCSR.RSTE bit = 1 (internal reset enabled)
- WTCNT overflows

**Countermeasures:** This problem can be avoided by the following countermeasures.

- When sleep mode is not used, use this internal reset function in watchdog timer m
- When sleep mode is used, reset by an external RES signal instead of the internal re
  Note that the WDTOVF output signal must not be logically input to the RES pin or

Rev. 2.00, 03/05, pag

(multiprocessor communication function).

An on-chip Infrared Data Association (IrDA) interface based on the IrDA 1.0 system provided, enabling infrared communication.

Sixteen-stage FIFO registers are provided for both transmission and reception, enabling efficient, and continuous communication.

#### 14.1.1 Features

The SCIF has the following features:

- · Choice of synchronous or asynchronous serial communication mode
  - Asynchronous mode

Serial data communication is executed using an asynchronous system in which synchronization is achieved character by character. Serial data communication carried out with standard asynchronous communication chips such as a Univer Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Adapter (ACIA). A multiprocessor communication function is also provided the

serial data communication with a number of processors. There is a choice of 12 serial data communication formats.

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even/odd/none
- Multiprocessor bit: 1 or 0
- Receive error detection: Parity, overrun, and framing errors
- Automatic break detection



The transmitter and receiver are mutually independent, enabling transmission and rebe executed simultaneously. In addition, the transmitter and receiver both have a 16 FIFO buffer structure, enabling continuous serial data transmission and reception.

(However, IrDA communication is carried out in half-duplex mode.)

- Built-in baud rate generator allows a choice of bit rates.
- Choice of transmit/receive clock source: internal clock from baud rate generator or
- clock from SCK pin • Four interrupt sources

There are four interrupt sources—transmit-FIFO-data-empty, break, receive-FIFOand receive-error—that can issue requests independently. The transmit-FIFO-data-e receive-FIFO-data-full interrupts can activate the on-chip DMAC to execute data tr • When not in use, the SCIF can be stopped by halting its clock supply to reduce pow

- consumption.
- Choice of LSB-first or MSB-first mode
- In asynchronous mode, operation can be selected on a base clock of 4, 8, or 16 time rate.
- Built-in modem control functions (RTS and CTS)

Rev. 2.00, 03/05, page 564 of 884






Figure 14.1 Block Diagram of SCIF




Figure 14.2 Diagram of IrDA Block

# 14.1.3 Input/Output Pins

The SCIF has the serial pins shown in table 14.1.

**Table 14.1 Pin Configuration** 

Channel	Name	Abbreviation	1/0	Function
1	Serial clock pin	SCK1	Input/ output	Clock input/output
	Receive data pin	RxD1	Input	Receive data inpu
	Transmit data pin	TxD1	Output	Transmit data out
	Transmit request pin	RTS	Output	Transmit request
	Transmit enable pin	CTS	Input	Transmit enable
2	Serial clock pin	SCK2	Input/ output	Clock input/output
	Receive data pin	RxD2	Input	Receive data inpu
	Transmit data pin	TxD2	Output	Transmit data out

		Serial status 2 register	SC2SSR1	R/(W)*	H'20	H'FFFFF
		Receive FIFO data register	SCFRDR1	R	Undefined	H'FFFFF
		FIFO control register	SCFCR1	R/W	H'00	H'FFFFF
		FIFO data count register	SCFDR1	R	H'0000	H'FFFFF
		FIFO error register	SCFER1	R	H'0000	H'FFFFF
		IrDA mode register	SCIFMR1	R/W	H'00	H'FFFFF
2		Serial mode register	SCSMR2	R/W	H'00	H'FFFFF
		Bit rate register	SCBRR2	R/W	H'FF	H'FFFFF
		Serial control register	SCSCR2	R/W	H'00	H'FFFFF
		Transmit FIFO data register	SCFTDR2	W	_	H'FFFFF
		Serial status 1 register	SC1SSR2	R/(W)*	H'0060	H'FFFFF
		Serial status 2 register	SC2SSR2	R/(W)*	H'20	H'FFFFF
		Receive FIFO data register	SCFRDR2	R	Undefined	H'FFFFF
		FIFO control register	SCFCR2	R/W	H'00	H'FFFFF
		FIFO data count register	SCFDR2	R	H'0000	H'FFFFF
		FIFO error register	SCFER2	R	H'0000	H'FFFFF
		IrDA mode register	SCIMR2	R/W	H'00	H'FFFFF
Note:	*	Only 0 can be written, to clear of 8, and word access on regi	•		•	rs with an

SCSMR1

SCBRR1

SCSCR1

SCFTDR1

SC1SSR1

R/W

R/W

R/W

W R/(W)* H'00

H'FF

H'00

H'0060

H'FFFFC

H'FFFFC

H'FFFFFC

H'FFFFFC

H'FFFFFC

Serial mode register

Serial control register

Serial status 1 register

Transmit FIFO data register

Bit rate register

RENESAS

The receive shift register (SCRSR) is the register used to receive serial data.

The SCIF sets serial data input from the RxD pin in SCRSR in the order received, start LSB (bit 0) or MSB (bit 7), and converts it to parallel data. When one byte of data has received, it is transferred to the receive FIFO data register (SCFRDR) automatically.

SCRSR cannot be read or written to directly.

R/W:

## 14.2.2 Receive FIFO Data Register (SCFRDR)

Bit:	7	6	5	4	3	2	1
R/W:	R	R	R	R	R	R	R

The receive FIFO data register (SCFRDR) is a 16-stage FIFO register (8 bits per stage) received serial data.

When the SCIF has received one byte of serial data, it transfers the received data from SCFRDR where it is stored, and completes the receive operation. SCRSR is then enable reception, and consecutive receive operations can be performed until the receive FIFO register is full (16 data bytes).

SCFRDR is a read-only register, and cannot be written to.

If a read is performed when there is no receive data in the receive FIFO data register, a value will be returned. When the receive FIFO data register is full of receive data, subs serial data is lost.

Rev. 2.00, 03/05, page 568 of 884



SCTSR, then sends the data to the TxD pin starting with the LSB (bit 0) or MSB (bit 7)

When transmission of one byte is completed, the next transmit data is transferred from to SCTSR, and transmission started, automatically.

SCTSR cannot be read or written to directly.

## 14.2.4 Transmit FIFO Data Register (SCFTDR)

Bit:	7	6	5	4	3	2	1
R/W:	W	W	W	W	W	W	W

The transmit FIFO data register (SCFTDR) is a 16-stage FIFO register (8 bits per stag data for serial transmission.

When the SCIF detects that SCTSR is empty, it transfers the transmit data written in SCTSR and starts serial transmission. Serial transmission is performed continuously uno transmit data left in SCFTDR.

SCFTDR is a write-only register, and cannot be read.

The next data cannot be written when SCFTDR is filled with 16 bytes of transmit data written in this case is ignored.

The serial mode register (SCSMR) is an 8-bit register used to set the SCIF's serial comformat and select the baud rate generator clock source. In IrDA communication mode, select the output pulse width.

SCSMR can be read or written to by the CPU at all times.

SCSMR is initialized to H'00 by a reset, by the module standby function, and in standb

Bit 7—Communication Mode ( $\overline{C/A}$ ): Selects asynchronous mode or synchronous mode SCIF operating mode. In IrDA communication mode, this bit must be cleared to 0.

Bit 7: C/A	Description	
0	Asynchronous mode	(
1	Synchronous mode	

Bit 6—Character Length (CHR)/IrDA Clock Select 3 (ICK3): Selects 7 or 8 bits as the in asynchronous mode. In synchronous mode, a fixed data length of 8 bits is used regar CHR setting,

Bit 6: (	CHR Description	
0	8-bit data	
1	7-bit data*	
Nista	* \\/han 7 hit data is as	leated the MCD (bit 7) of the transmit FIFO date resi

Note: * When 7-bit data is selected, the MSB (bit 7) of the transmit FIFO data register (SCFTDR) is not transmitted.

In IrDA communication mode, bit 6 is the IrDA clock select 3 (ICK3) bit, enabling approached pulses to be generated according to its setting. See Pulse Width Selection, in sect Operation in IrDA Mode, for details.

Rev. 2.00, 03/05, page 570 of 884



transmit data before transmission. In reception, the parity bit is checked for (even or odd) specified by the  $O/\overline{E}$  bit.

In IrDA communication mode, bit 5 is the IrDA clock select 2 (ICK2) bit, enabling approached clock pulses to be generated according to its setting. See Pulse Width Selection, in second operation in IrDA Mode, for details.

parity addition and checking. The  $O/\overline{E}$  bit setting is only valid when the PE bit is set to parity bit addition and checking, in asynchronous mode. The  $O/\overline{E}$  bit setting is invalid synchronous mode, and when parity addition and checking is disabled in asynchronous

Bit 4—Parity Mode  $(O/\overline{E})$ /IrDA Clock Select 1 (ICK1): Selects either even or odd par

Bit 4: O/E	Description	
0	Even parity*1	(
1	Odd parity*2	

- Notes: 1. When even parity is set, parity bit addition is performed in transmission so number of 1-bits in the transmit character plus the parity bit is even. In receive check is performed to see if the total number of 1-bits in the receive character parity bit is even.
  - When odd parity is set, parity bit addition is performed in transmission so the number of 1-bits in the transmit character plus the parity bit is odd. In recept is performed to see if the total number of 1-bits in the receive character plus bit is odd.

In IrDA communication mode, bit 4 is the IrDA clock select 1 (ICK1) bit, enabling approached clock pulses to be generated according to its setting. See Pulse Width Selection, in second operation in IrDA Mode, for details.



In transmission, two 1-bits (stop bits) are added to the end of a transmit chan before it is sent.

In reception, only the first stop bit is checked, regardless of the STOP bit setting. If the stop bit is 1, it is treated as a stop bit; if it is 0, it is treated as the start bit of the next tracharacter.

In IrDA communication mode, bit 3 is the IrDA clock select 0 (ICK0) bit, enabling approached clock pulses to be generated according to its setting. See Pulse Width Selection, in sect Operation in IrDA Mode, for details.

Bit 2—Multiprocessor Mode (MP): Selects a multiprocessor format. When a multiprocessor format is selected, the PE bit and  $O/\overline{E}$  bit parity settings are invalid. The MP bit setting valid in asynchronous mode; it is invalid in synchronous mode and IrDA mode.

For details of the multiprocessor communication function, see section 14.3.3, Multiprocommunication Function.

Bit 2: MP	Description	
0	Multiprocessor function disabled	
1	Multiprocessor format selected	
		_

U	U	ι ψ σιουκ	
	1	Pφ/4 clock	
1	0	Pφ/16 clock	
	1	Pø/64 clock	
Note:	P	neral clock	

#### 14.2.6 Serial Control Register (SCSCR)

Bit:	7	6	5	4	3	2	1
	TIE	RIE	TE	RE	MPIE	_	CKE
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R	R/V

transmit/receive clock source.

The serial control register (SCSCR) performs enabling or disabling of SCIF transmit/s operations, serial clock output in asynchronous mode, and interrupt requests, and selections

SCSCR can be read or written to by the CPU at all times.

SCSCR is initialized to H'00 by a reset, by the module standby function, and in standb

Note: *	TXI interrupt requests can be cleared by writing transmit data exceeding the trigger set number to SCFTDR, reading 1 from the TDFE flag, then clearing clearing the TIE bit to 0. When transmit data is written to SCFTDR using the DMAC, the TDFE flag is cleared automatically.
Bit 6—Re	eceive Interrupt Enable (RIE): Enables or disables generation of receive-FIFO

interrupt (RXI), receive-error interrupt (ERI), and break interrupt (BRI) requests when, receive data is transferred from the receive shift register (SCRSR) to the receive FIFO register (SCFRDR), the number of data bytes in SCFRDR reaches or exceeds the receive

set number, and the RDF flag is set to 1 in SC1SSR.

Bit 6: RIE	Description
0	Receive-FIFO-data-full interrupt (RXI) request, receive-error interrupt request, and break interrupt (BRI) request disabled* (Ir
1	Receive-FIFO-data-full interrupt (RXI) request, receive-error interrupt request, and break interrupt (BRI) request enabled*
Note: *	RXI, ERI, and BRI interrupt requests can be cleared by reading 1 from the R

flag, the FER, PER, ORER, or ER flag, or the BRK flag, then clearing the fla clearing the RIE bit to 0. With the RDF flag, read receive data from SCFRDF number of receive data bytes is less than the receive trigger set number, the from the RDF flag and clear it to 0.

Bit 5—Transmit Enable (TE): Enables or disables the start of serial transmission by the

Bit 5: TE	Description
0	Transmission disabled*1
1	Transmission enabled*2

Notes: 1. The TDRE flag in SC1SSR is fixed at 1.

is set to 1.

Rev. 2.00, 03/05, page 574 of 884

2. Serial transmission is started when transmit data is written to SCFTDR in thi Serial mode register (SCSMR) and FIFO control register (SCFCR) settings r made, the transmission format decided, and the transmit FIFO reset, before

(Ir



RENESAS

SCSMR settings must be made to decide the reception format before settir to 1.

Bit 3—Multiprocessor Interrupt Enable (MPIE): Enables or disables multiprocessor in The MPIE bit setting is only valid in asynchronous mode when the MP bit in SCSMR

The MPIE bit setting is invalid in synchronous mode and IrDA mode, and when the M

Description

Bit 3: MPIE

0	Multiprocessor interrupts disabled (normal reception performed) (
	[Clearing conditions]
	<ul> <li>When the MPIE bit is cleared to 0</li> </ul>
	<ul> <li>When data with MPB = 1 is received</li> </ul>
1	Multiprocessor interrupts enabled*
	Receive interrupt (RXI) requests, receive-error interrupt (ERI) requesting of the RDF and FER in SC1SSR and ORER in SC2SSR are until data with the multiprocessor bit set to 1 is received.
Note: *	Receive data transfer from SCRSR to SCFRDR, receive error detection, at

the RDF and FER in SC1SSR and ORER flags in SC2SSR, is not performed receive data with MPB = 1 is received, the MPB flag in SC2SSR is set to 1 is cleared to 0 automatically, and generation of RXI and ERI (when the RIE SCSCR is set to 1) and FER and ORER flag setting is enabled.

Bit 2—Reserved: This bit is always read as 0. The write value should always be 0.

the SCIF's operating mode with SCSMR.

For details of clock source selection, see table 14.9 in section 14.3, Operation.

Bit 1:	Bit 0:		
CKE1	CKE0	Description	
0	0	Asynchronous mode	Internal clock/SCK pin functions as input signal ignored)*1
		Synchronous mode	Internal clock/SCK pin functions as seria output*1
	1	Asynchronous mode	Internal clock/SCK pin functions as clock
		Synchronous mode	Internal clock/SCK pin functions as seria output
1	*	Asynchronous mode	External clock/SCK pin functions as clock

input

External clock/SCK pin functions as seria

Notes: 1. Initial value

- 2. Outputs a clock with a frequency of 16/8/4 times the bit rate.
- 3. Inputs a clock with a frequency of 16/8/4 times the bit rate.

Synchronous mode

Rev. 2.00, 03/05, page 576 of 884



I	nıtıal	value:	0	1	1	0	0	0	0
		R/W:	R/(W)*	R	R/(W)*	R/(W)*	R	R	R/(W)
Note:	*	Only 0	can be writ	ten, to c	lear the flag	<b>J</b> .			

TDFE

BRK

FER

PER

RDF

ER

TEND

The serial status 1 register (SC1SSR) is a 16-bit register in which the lower 8 bits con flags that indicate the operating status of the SCIF, and the upper 8 bits indicate the nu receive errors in the data in the receive FIFO register.

SC1SSR can be read or written to at all times. However, 1 cannot be written to the ER BRK, RDF, and DR status flags. Also note that in order to clear these flags to 0, they read as 1. The TEND, FER, and PER flags are read-only and cannot be modified.

SC1SSR is initialized to H'0084 by a reset, by the module standby function, and in sta

Bits 15 to 12—Parity Error Count 3 to 0 (PER3 to PER0): These bits indicate the num bytes in which a parity error occurred in the receive data in the receive FIFO data regi

These bits are cleared by reading all the receive data in the receive FIFO data register, setting the RFRST bit to 1 in SCFCR and resetting the receive FIFO data register to the state.

Bits 11 to 8—Framing Error Count 3 to 0 (FER3 to FER0): These bits indicate the nu bytes in which a framing error occurred in the receive data in the receive FIFO data re

These bits are cleared by reading all the receive data in the receive FIFO data register, setting the RFRST bit to 1 in SCFCR and resetting the receive FIFO data register to the state.

- When the SCIF checks whether the stop bit at the end of the red 1 when reception ends, and the stop bit is 0*2 When, in reception, the number of 1-bits in the receive data plus bit does not match the parity setting (even or odd) specified by t
- in the serial mode register (SCSMR) When the next serial receive operation is completed while there receive data bytes in SCFRDR
- Notes: 1. The ER flag is not affected and retains its previous state when the RE bit in cleared to 0. When a framing error or parity error occurs, the receive data is transferred to SCFRDR, and reception is then halted or continued according setting of the EI bit. When an overrun error occurs, the receive data is not tra

[Setting conditions]

SCFRDR and reception cannot be continued. 2. In 2-stop-bit mode, only the first stop bit is checked for a value of 1; the second is not checked.

Bit 6—Transmit End (TEND): Indicates that there is no valid data in SCFTDR when the the transmit character is sent, and transmission has been ended

the transmit character is sent, and transmission has been ended.			
Bit 6: TEND	Description		
0	Transmission is in progress		
	[Clearing condition]		
	When data is written to SCFTDR while TE = 1		
1	Transmission has been ended	(Ir	

[Se	etting conditions]
•	In a reset or in standby mode
•	When the TE bit in SCSCR is

- CR is 0
- When there is no transmit data in SCFTDR on transmission of the

a 1-byte serial transmit character

RENESAS

	SCFTDR, and 0 is written to TDFE after reading TDFE = 1
	When transmit data exceeding the transmit trigger set number  CCETER by the an abia PMAC.
1	SCFTDR by the on-chip DMAC  The number of transmit data bytes in SCFTDR does not exceed the
	trigger set number (

When transmit data exceeding the transmit trigger set number

In a reset or in standby mode

bits of SCFDR.

1

Note:

 When the number of SCFTDR transmit data bytes falls to or be transmit trigger set number as the result of a transmit operation

[Setting conditions]

Note: As SCFTDR is a 16-byte FIFO register, the maximum number of bytes that written when TDFE = 0 is {16 - (transmit trigger set number)}. Data written this will be ignored. The number of data bytes in SCFTDR is indicated by the

-Break Detect (BRK): Indicates that a receive data break signal has been detect

	Dit 4—Dieak Detect (DKK). Indicates that a receive data break signal has been dete			
Bit 4: BRK Description		Description		
	0	A break signal has not been received	(	
		[Clearing conditions]		

In a reset or in standby mode

When 0 is written to BRK after
A break signal has been received

- r reading BRK = 1
- [Setting condition]

When data with a framing error is received, and a framing error als

data transfer is resumed.

the next receive data (all space "0")

When a break is detected, transfer to SCFRDR of the receive data (H'00) follow detection is halted. When the break ends and the receive signal returns to marl

RENESAS

[Setting condition]
When there is a framing error in SCFRDR read data

Bit 2—Parity Error (PER): In asynchronous mode, indicates a parity error in the data rethe receive FIFO data register (SCFRDR).

There is a framing end in the receive data read from SCFRDR

Bit 2: PER	Description	
0	There is no parity error in the receive data read from SCFRDR	(Ir
	[Clearing conditions]	
	In a reset or in standby mode	
	<ul> <li>When there is no parity error in SCFRDR read data</li> </ul>	
1	There is a parity error in the receive data read from SCFRDR	
	[Setting condition]	
	When there is a parity error in SCFRDR read data	

Bit 1—Receive Data Register Full (RDF): Indicates that the received data has been transthe receive FIFO data register (SCFRDR), and the number of receive data bytes in SCF equal to or greater than the receive trigger number set by bits RTRG1 and RTRG0 in the control register (SCFCR).

$\overline{}$	
Bit 0:	DR Description
numbe	Receive Data Ready (DR): Indicates that there are fewer than the receive trigg r of data bytes in the receive FIFO data register (SCFRDR), and no further data east 16 etu after the stop bit of the last data received.
Note:	SCFRDR is a 16-byte FIFO register. When RDF = 1, at least the receive trigge of data bytes can be read. If all the data in SCFRDR is read and another read the data value will be undefined. The number of receive data bytes in SCFRDF by the lower 8 bits of SCFDR.
	When SCFRDR contains at least the receive trigger set number or bytes
	[Setting condition]
1	The number of receive data bytes in SCFRDR is equal to or greate receive trigger set number
	data bytes in SCFRDR falls below the receive trigger set numl

Bit 0: DR	Description
0	Reception is in progress or has ended normally and there is no rein SCFRDR
	[Clearing conditions]
	In a reset or in standby mode

	<ul> <li>In a reset or in standby mode</li> </ul>
	<ul> <li>When 0 is written to DR after all the remaining receive data has read*1</li> </ul>
1	No further receive data has arrived, and SCFRDR contains fewer t receive trigger set number of data bytes

When SCFRDR contains fewer than the receive trigger set numbe data bytes, and no further data has arrived for at least 16 etu after of the last data received*2

[Setting condition]

Notes: 1. All remaining receive data should be read before clearing the DR flag.
2. Equivalent to 1.6 frames when using an 8-bit, 1-stop-bit format.

etu: Elementary time unit = sec/bit

when SCFRDR is read by the on-chip diviac until the number

RENESAS

The serial status 2 register (SC2SSR) is an 8-bit register.

SC2SSR can be read or written to at all times. However, 1 cannot be written to the ORI Also note that in order to clear this flag to 0, they must first be read as 1.

SC2SSR is initialized to H'20 by a reset, by the module standby function, and in standb

Bit 7—Transmit LSB/MSB-First Select (TLM): Selects LSB-first or MSB-first mode it transmission.

Bit 7: TLM	Description	
0	LSB-first transmission	(
1	MSB-first transmission	

Bit 6—Receive LSB/MSB-First Select (RLM): Selects LSB-first or MSB-first mode in reception.

Bit 6: RLM	Description
0	LSB-first reception
1	MSB-first reception

Bits 5 and 4—Clock Bit Rate Ratio (N1, N0): These bits select the ratio of the base clo rate.

Bit 5: N1	Bit 4: N0	Description
0	0	SCIF operates on base clock of 4 times the bit rate
	1	SCIF operates on base clock of 8 times the bit rate
1	0	SCIF operates on base clock of 16 times the bit rate
	1	Setting prohibited



(Ir

format.

Bit 2—Multiprocessor Bit Transfer (MPBT): When transmission is performed using a multiprocessor format in asynchronous mode, MPBT stores the multiprocessor bit to the transmit data.

The MPBT bit setting is invalid in synchronous mode and IrDA mode, when a multip format is not used, and when the operation is not transmission.

Bit 2: MPBT	Description	
0	Data with a 0 multiprocessor bit is transmitted	(
1	Data with a 1 multiprocessor bit is transmitted	

Bit 1—Receive Data Error Ignore Enable (EI): Selects whether or not the receive open be continued when a framing error or parity error occurs in receive data (ER = 1).

Bit 1: El	Description
0	Receive operation is halted when framing error or parity error occreception (ER = 1)
1	Receive operation is continued when framing error or parity error reception (ER = $1$ )

Note: When EI = 0, only the last data in SCFRDR is treated as data containing an err = 1, receive data is sent to SCFRDR even if it contains an error.

[Setting condition]
When the next serial receive operation is completed while there are
data bytes in SCFRDR

All overruit error occurred during reception

Notes: 1. The ORER flag is not affected and retains its previous state when the RE bit is cleared to 0.

2. The receive data prior to the overrun error is retained in SCFRDR, and the o received subsequently is lost. Serial reception cannot be continued while the is set to 1. Also, serial transmission cannot be continued in synchronous mo

#### 14.2.9 Bit Rate Register (SCBRR)

Bit:	7	6	5	4	3	2	1
Initial value:	1	1	1	1	1	1	1
R/W:	R/W						

The bit rate register (SCBRR) is an 8-bit register that sets the serial transmit/receive bit accordance with the baud rate generator operating clock selected by bits CKS1 and CK serial mode register (SCSMR).

SCBRR is initialized to H'FF by a reset, by the module standby function, and in standb

SCBRR can be read or written to by the CPU at all times.

The SCBRR setting is found from the following equations.

Synchronous mode:

$$N = \frac{P\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bits/s)

N: SCBRR setting for band rate generator  $(0 \le N \le 255)$ 

Po: Peripheral module operating frequency (MHz)

n: Baud rate generator input clock (n = 0, 1, 2, or 3)

(See the table below for the relation between n and the clock.)

			SCSMR Settings
n	Clock	CKS1	CKS0
0	Рф	0	0
1	Рф/4		1
2	Pφ/16	1	0
3	Рф/64		1

The bit rate error in asynchronous mode is found from the following equations:

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

(When operating on a base clock of 16 times the b

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 32 \times 2^{2n-1}} - 1 \right\} \times 100$$

(When operating on a base clock of 8 times the b

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 16 \times 2^{2n-1}} - 1 \right\} \times 100$$

(When operating on a base clock of 4 times the b

RENESAS

38400	0	1	-18.62	0	1	-14.67	0
						Ρφ (	MHz)
		3.68	364		4		
Bit Rate (Bits/s)	n	N	Error (%)	n	N	Error (%)	n
110	2	64	0.70	2	70	0.03	2
150	1	191	0.00	1	207	0.16	1
300	1	95	0.00	1	103	0.16	1
600	0	191	0.00	0	207	0.16	0
1200	0	95	0.00	0	103	0.16	0
2400	0	47	0.00	0	51	0.16	0
4800	0	23	0.00	0	25	0.16	0
9600	0	11	0.00	0	12	0.16	0
19200	0	5	0.00	0	6	-6.99	0
31250	_	_	_	0	3	0.00	0
38400	0	2	0.00	0	2	8.51	0

(%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

-6.99

8.51

0.00

(%)

-0.04

0.21

0.21

0.21

-0.70

1.14

-2.48

-2.48

13.78

4.86

n

Ν

4.9152

(%)

-0.26

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

22.88

0.00

Error

(%)

0.31

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

n

n

IA

Ν

(DITS/S)

Rev. 2.00, 03/05, page 586 of 884



38400	0	4	-2.34	0	4	0.00	0	5	0.00	0	6
						Рф	(MHz	)			
		9.83	804		10	0		1:	2		
Bit Rate (Bits/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	2	174	-0.26	2	177	-0.25	2	212	0.03	2	2
150	2	127	0.00	2	129	0.16	2	155	0.16	2	1
300	1	255	0.00	2	64	0.16	2	77	0.16	2	7

0.16

0.16

0.16

0.16

-1.36

1.73

0.00

1.73

0.16

0.16

0.16

-2.34

-2.34

0.00

0.00

0.00

0.00

0.00

0.00

2.40

0.16

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34

0.00

0.00

0.00

0.00

0.00

5.33

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

RENESAS

Rev. 2.00, 03/05, pag

0 1

0 5

0 1

0 9

1200	1	95	0.00	1	103	0.16	1	194	0.16
2400	0	191	0.00	0	207	0.16	1	97	-0.35
4800	0	95	0.00	0	103	0.16	0	194	0.16
9600	0	47	0.00	0	51	0.16	0	97	-0.35
19200	0	23	0.00	0	25	0.16	0	48	-0.35
31250	0	14	-1.70	0	15	0.00	0	29	0.00
38400	0	11	0.00	0	12	0.16	0	23	1.73

1 K	1	249	2	124	2	249	3
2.5 k	1	99	1	199	2	99	2
5 k	0	199	1	99	1	199	2
10 k	0	99	0	199	1	99	1
25 k	0	39	0	79	0	159	1
50 k	0	19	0	39	0	79	0
100 k	0	9	0	19	0	39	0
250 k	0	3	0	7	0	15	0
500 k	0	1	0	3	0	7	0
1 M	0	0*	0	1	0	3	0
2 M			0	0*	0	1	0

Note: As far as possible, the setting should be made so that the error is within 1%.

[Legend]

Blank: No setting is available.

A ------

A setting is available but error occurs.Continuous transmission/reception is not possible.

2	62500	0	0
2.097152	65536	0	0
2.4576	76800	0	0
3	93750	0	0
3.6864	115200	0	0
4	125000	0	0
4.9152	153600	0	0
8	250000	0	0
9.8304	307200	0	0
12	375000	0	0
14.7456	460800	0	0
16	500000	0	0
19.66080	614400	0	0
20	625000	0	0
24	750000	0	0
24.57600	768000	0	0
28	896875	0	0
30	937500	0	0

4.9152	1.2288	76800
8	2.0000	125000
9.8304	2.4576	153600
12	3.0000	187500
14.7456	3.6864	230400
16	4.0000	250000
30	7.5000	468750

Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (Bits/s
8	1.3333	1333333.3
16	2.6667	2666666.7
30	5.0	5000000.0

Table 14.7 Maximum Bit Rate with External Clock Input (Synchronous Mode)

SCFCR can be read or written to at all times.

SCFCR is initialized to H'00 by a reset, by the module standby function, and in standby

for the transmit and receive FIFO registers, and also contains a loopback test enable bit

Bits 7 and 6—Receive FIFO Data Number Trigger (RTRG1, RTRG0): These bits are use the number of receive data bytes that sets the receive data full (RDF) flag in the serial stregister (SC1SSR).

The RDF flag is set when the number of receive data bytes in the receive FIFO data reg (SCFRDR) is equal to or greater than the trigger set number shown in the following table

Bit 7: RTRG1	Bit 6: RTRG0	Receive Trigger Number
0	0	1*
	1	4
1	0	8
	1	14

Note: * Initial value

the number of remaining transmit data bytes that sets the transmit FIFO data register er (TDFE) flag in the serial status 1 register (SC1SSR).

The TDFE flag is set when the number of transmit data bytes in the transmit FIFO data.

The TDFE flag is set when the number of transmit data bytes in the transmit FIFO data (SCFTDR) is equal to or less than the trigger set number shown in the following table.

Bits 5 and 4—Transmit FIFO Data Number Trigger (TTRG1, TTRG0): These bits are

Bit 5: TTRG1	Bit 4: TTRG0	Transmit Trigger Number	
0	0	8 (8)*	
	1	4 (12)	
1	0	2 (14)	
	1	1 (15)	
			_

Note: * Initial value. Figures in parentheses are the number of empty bytes in SCFT the flag is set.

Rev. 2.00, 03/05, page 592 of 884

RENESAS

Dit 2—Transmit Tiro Data Register Reset (TrRST). Invandates the transmit data in
FIFO data register and resets it to the empty state.

Description

Reset operation disabled

Bit 2: TFRST

0

1	Reset operation enabled
Note:	A reset operation is performed in the event of a reset, module standby, or in st
	Receive FIFO Data Register Reset (RFRST): Invalidates the receive data in the data register and resets it to the empty state.
D!( 4	DEDOT Description

DIT I.	RFR51 Description	
0	Reset operation disabled	(
1	Reset operation enabled	
Note:	A reset operation is performed in the event of a reset, module stan	dby, or in sta

Note: A reset operation is performed in the event of a reset, module standby, or in standing the standby of the

input pin (RxD), enabling loopback testing.							
Bit 0: LOOP	Description						
0	Loopback test disabled						
1	Loopback test enabled						

SCFDR is initialized to H'0000 by a reset, by the module standby function, and in stand It is also initialized to H'00 by setting the TFRST and RFRST bits to 1 in SCFCR to resSCFTDR and SCFRDR to the empty state.

Upper 8 bits:	15	14	13	12	11	10	9
	_	_	_	T4	Т3	T2	T1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bits 15 to 13—Reserved: These bits are always read as 0. The write value should always

Bits 12 to 8—Transmit FIFO Data Count 4 to 0 (T4 to T0): These bits show the numbe untransmitted data bytes in SCFTDR.

A value of H'00 indicates that there is no transmit data, and a value of H'10 indicates the SCFTDR is full of transmit data. The value is cleared to H'00 by transmitting all the data as by the above initialization conditions.

Lower 8 bits:	7	6	5	4	3	2	1
	_	_	_	R4	R3	R2	R1
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

Bits 7 to 5—Reserved: These bits are always read as 0. The write value should always

Bits 4 to 0—Receive FIFO Data Count 4 to 0 (R4 to R0): These bits show the number data bytes in SCFRDR.

A value of H'00 indicates that there is no receive data, and a value of H'10 indicates that is full of receive data. The value is cleared to H'00 by reading all the receive data from as well as by the above initialization conditions.

Rev. 2.00, 03/05, page 594 of 884



Lower 8 bits:	7	6	5	4	3	2	1
	ED7	ED6	ED5	ED4	ED3	ED2	ED1
Initial value:	0	0	0	0	0	0	0
R/W·	R	R	R	R	R	R	R

R

R

R

R

R

Bits 15 to 0—Error Data Flags 15 to 0 (ED15 to ED0): These flags indicate the data lo receive FIFO data register at which an error occurred. When data in the nth stage of the contains an error, the nth bit is set to 1. Note that this register is not cleared by setting bit to 1 in SCFCR.

Bits 15 to 0: ED15 to ED0	Description
0	No parity or framing error in data in corresponding stage of registe (
1	Parity or framing error present in data in corresponding stage of re

A reset operation is performed in the event of a reset, when the module standb used, or in standby mode. These flags are also cleared by reading the data in v

Note:

Initial value: R/W:

R

R

parity error or framing error occurred from SCFRDR.

# 14.2.13 IrDA Mode Register (SCIMR)

width, and inversion of the IrDA receive data polarity.

SCIMR can be read and written to at all times.

SCIMR is initialized to H'00 by a reset, by the module standby function, and in standby

The IrDA mode register (SCIFMR) allows selection of the IrDA mode and the IrDA of

RENESAS

0	Operation as SCIF is selected (I
1	Operation as IrDA is selected*
Note: *	When operation as an IrDA interface is selected, bit 7 ( $C/\overline{A}$ ) of the serial mo (SCSMR) must be cleared to 0.

Bit 6—Output Pulse Width Select (PSEL): Selects either 3/16 of the bit length set by b ICKO in the serial mode register (SCSMR), or 3/16 of the bit length corresponding to the baud rate, as the IrDA output pulse width. The setting is shown together with bits 6 to 3 ICK0) of the serial mode register (SCSMR).

Serial Mode Register (SCSMR)				SCIMR			
Bit 6: ICK3	Bit 5: ICK2	Bit 4: ICK1	Bit 3: ICK0	Bit 2: PSEL	Description		
ICK3	ICK2	ICK1	ICK0	1	Pulse width: 3/16 of bit length set in b ICK0		
Don't care	Don't care	Don't care	Don't care	0	Pulse width: 3/16 of bit length set in S		

Pulse Width Selection.

Note: A fixed clock pulse signal, IRCLK, must be generated by multiplying the Po clock 2 (where N is determined by the value set in ICK3 to ICK0). For details, see sec

Bit 5—IrDA Receive Data Inverse (RIVS): Allows inversion of the receive data polarit selected in IrDA communication.

Description

0	Receive data polarity inverted in reception
1	Receive data polarity not inverted in reception
Note:	Make the selection according to the characteristics of the IrDA modulation/dem

module.

Bits 4 to 0—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00, 03/05, page 596 of 884

Bit 5: RIVS



executed by connecting an infrared transmission/reception unit.

Sixteen-stage FIFO buffers are provided for both transmission and reception, reducing overhead and enabling fast, continuous communication to be performed.

Selection of asynchronous, synchronous, or IrDA mode and the transmission format is means of the serial mode register (SCSMR) and IrDA mode register (SCIMR) as show 14.8. The SCIF clock source is determined by a combination of the  $C/\overline{A}$  bit in SCSMF IRMOD bit in SCIMR, and the CKE1 and CKE0 bits in the serial control register (SC shown in table 14.9.

### Asynchronous Mode

- Data length: Choice of 7 or 8 bits
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 st combination of these parameters determines the transmit/receive format and ch length)

— Detection of framing, parity, and overrun errors, receive FIFO data full and rec

- ready conditions, and breaks, during reception
- Detection of transmit FIFO data empty condition during transmission
- Choice of internal or external clock as SCIF clock source
- When internal clock is selected: The SCIF operates on a clock with a frequency 4 times the bit rate of the baud rate generator, and can output this operating clo When external clock is selected: A clock with a frequency of 16, 8, or 4 times

must be input (the built-in baud rate generator is not used).

## Synchronous Mode

- Transmit/receive format: Fixed 8-bit data
- Detection of overrun errors during reception
- Choice of internal or external clock as SCIF clock source

When internal clock is selected: The SCIF operates on the baud rate generator can output a serial clock to external devices.

When external clock is selected: The on-chip baud rate generator is not used, a operates on the input serial clock.

> Rev. 2.00, 03/05, pag RENESAS

				1
		0	1	*
				*
		1	_	*
				*
0	1	*	*	*
1	0	ICK3	ICK2	ICK1
	1	*	*	*

Don't care

Bit 7: Bit 6:

0

1

CHR

C/A

0

**SCSMR Settings** 

MP

0

Bit 2: Bit 5: Bit 3:

0

1

0

1

0

1 0

1

0

1

0

1

ICK0

STOP Mode

mode

PΕ

0

1

0

**SCIMR** 

Bit 7:

Note:

0

**IRMOD** 

prohibited

Setting

7-bit data 8-bit data 8-bit data

Abser Present Absent Absent

SCIF Transmit/Receiv

Absent

**Parity** 

Abser

Presei

Abser

Presei

Bit

Data

data

7-bit

data

data

Asynchronous 8-bit

Asynchronous 8-bit

mode (multi-

Synchronous

IrDA mode

processor

format)

mode

Length MP Bit

Abser Abser

		1	<del>-</del>		times bit rate
1	0	0	Synchronous	Internal	Outputs serial clock
		1	mode		
	1	0	_	External	Inputs serial clock
		1	_		

so that data can be read or written during transmission or reception, enabling continuou transfer.

Figure 14.3 shows the general format for asynchronous serial communication.

In asynchronous serial communication, the communication line is usually held in the m (high level). The SCIF monitors the line, and when it goes to the space state (low level) recognizes a start bit and starts serial communication.

One serial communication character consists of a start bit (low level), followed by data or MSB-first order selectable), a parity bit or multiprocessor bit (high or low level), and one or two stop bits (high level).

In asynchronous mode, the SCIF performs synchronization at the falling edge of the stareception. The SCIF samples the data on the eighth (fourth, second) pulse of a clock wiferquency of 16 (8, 4) times the length of one bit, so that the transfer data is latched at teach bit.




Figure 14.3 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits, LSB-First Transfer)

Rev. 2.00, 03/05, page 600 of 884



0		7-bit data 7-bit data 7-bit data 7-bit data	STOP STOP STOP P STOP
0 1	S	7-bit data 7-bit data	PSTOF
1	S	7-bit data	
			P STOR
1 0	9		
	3	8-bit data	MPB
1	S	8-bit data	MPB
0	S	7-bit data	MPB STOR
1	S	7-bit data	MPB STOR
	1 Oon't care	1 S Oon't care	1 S 7-bit data

8-bit data

8-bit data

8-bit data

STOP

s

s

S

0

1

1

STOP: Stop bit

Parity bit

Multiprocessor bit

P:

MPB:

requerey of the clock output in this case is 10, 0, of 4 times the bit face.

### **Data Transmit/Receive Operations**

SCFTDR.

SCIF Initialization (Asynchronous Mode)

Before transmitting and receiving data, it is necessary to clear the TE and RE bits to SCSCR, then initialize the SCIF as described below.

When the operating mode, communication format, etc., is changed, the TE and RE cleared to 0 before making the change using the following procedure. When the TE


cleared to 0, the transmit shift register (SCTSR) is initialized. Note that clearing the bits to 0 does not change the contents of the serial status 1 register (SC1SSR), the tr FIFO data register (SCFTDR), or the receive FIFO data register (SCFRDR). The Tr not be cleared to 0 until all transmit data has been transmitted and the TEND flag has in SC1SSR. It is possible to clear the TE bit to 0 during transmission, but the data be transmitted will go to the high-impedance state after TE is cleared. Also, before state transmission by setting TE again, the TFRST bit should first be set to 1 in SCFCR to

When an external clock is used the clock should not be stopped during operation, in initialization, since operation will be unreliable in this case.

Figure 14.4 shows a sample SCIF initialization flowchart.

Rev. 2.00, 03/05, page 602 of 884

RENESAS



•

Serial Data Transmission (Asynchronous Mode)
 Figure 14.5 shows a sample flowchart for serial transmission.

Use the following procedure for serial data transmission after enabling the SCIF for

transmission.

RENESAS




Figure 14.5 Sample Serial Transmission Flowchart

number of data bytes in Ser I DR fails to of below the transfilit trigger number set control register (SCFCR) during transmission, the TDFE flag is set. If the TE bit s serial control register (SCSCR) is 1 at this time, a transmit-FIFO-data-empty interrequested.

The serial transmit data is sent from the TxD pin in the following order.

- a. Start bit: One 0-bit is output.

sent.

- b. Transmit data: 8-bit or 7-bit data is output in LSB-first or MSB-first order acco setting of the TLM bit in SC2SSR.
- c. Parity bit or multiprocessor bit: One parity bit (even or odd parity), or one mul bit is output. (A format in which neither a parity bit nor a multiprocessor bit is also be selected.)
- d. Stop bit(s): One or two 1-bits (stop bits) are output.
- e. Mark state: 1 is output continuously until the start bit that starts the next transn
- 3. The SCIF checks for transmit data in SCFTDR at the timing for sending the stop by data in SCFTDR, it is transferred to SCTSR, the stop bit is sent, and then serial tra the next frame is started.

(SC1SSR), the stop bit is sent, and then the line goes to the mark state in which 1 is continuously.

Figure 14.6 shows an example of the operation for transmission in asynchronous r

If there is no transmit data in SCFTDR, the TEND flag is set to 1 in the serial statu




Figure 14.6 Example of Transmit Operation in Asynchronous Mode (Example with 8-Bit Data, Parity, One Stop Bit, LSB-First Transfer)

4. When modem control is enabled, transmission can be stopped and restarted in according the CTS input value. When CTS is set to 1, if transmission is in progress, the line grant state after transmission of one frame. When CTS is set to 0, the next transmit output starting from the start bit.

Figure 14.7 shows an example of the operation when modem control is used.




Figure 14.7 Example of Operation Using Modem Control (CTS)




Figure 14.8 Sample Serial Reception Flowchart (1)




Figure 14.8 Sample Serial Reception Flowchart (2)

Rev. 2.00, 03/05, page 608 of 884

RENESAS

- a. Parity check: The SCIF checks whether the number of 1-bits in the receive data the parity (even or odd) set in the  $O/\overline{E}$  bit in the serial mode register (SCSMR)
  - b. Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop the first is checked.
    - c. Status check: The SCIF checks whether receive data can be transferred from the shift register (SCRSR) to SCFRDR.

If all the above checks are passed, the receive data is stored in SCFRDR. If a receive

d. Break check: The SCIF checks that the BRK flag is 0, indicating no break.

Note: No further receive operations can be performed when an overrun error has occ setting of the EI bit in SC2SSR determines whether reception is continued or a framing error or parity error occurs.

detected in the error check, the operation is as shown in table 14.11.

Also, as the RDF flag is not set to 1 when receiving, the error flags must be cl

4. If the RIE bit setting in SCSCR is 1 when the RDF or DR flag is set to 1, a receive full interrupt (RXI) is requested.

If the RIE bit setting in SCSCR is 1 when the ORER, PER, or FER flag is set to 1, error interrupt (ERI) is requested.

If the RIE bit setting in SCSCR is 1 when the BRK flag is set to 1, a break-receive (BRI) is requested.

SCSMR

Figure 14.9 shows an example of the operation for reception in asynchronous mode




Figure 14.9 Example of SCIF Receive Operation (Example with 8-Bit Data, Parity, One Stop Bit, LSB-First Transfer)

5. When modem control is enabled, the  $\overline{RTS}$  signal is output when SCFRDR is empty.  $\overline{RTS}$  is 0, reception is possible. When  $\overline{RTS}$  is 1, this indicates that SCFRDR is full a

Figure 14.10 shows an example of the operation when modem control is used.

reception is not possible.

## 14.3.3 Multiprocessor Communication Function

The multiprocessor communication function performs serial communication using a multiprocessor format, in which a multiprocessor bit is added to the transfer data, in a mode. Use of this function enables data transfer to be performed among a number of p sharing a serial communication line.

When multiprocessor communication is carried out, each receiving station is addresse unique ID code.

The serial communication cycle consists of two cycles: an ID transmission cycle which the receiving station, and a data transmission cycle. The multiprocessor bit is used to between the ID transmission cycle and the data transmission cycle.

The transmitting station first sends the ID of the receiving station with which it wants serial communication as data with a 1 multiprocessor bit added. It then sends transmit with a 0 multiprocessor bit added.

The receiving stations skip the data until data with a 1 multiprocessor bit is sent. Whe 1 multiprocessor bit is received, each receiving stations compares that data with its ov station whose ID matches then receives the data sent next. Stations whose ID does not continue to skip the data until data with a 1 multiprocessor bit is again received. In this communication is carried out among a number of processors.

Figure 14.11 shows an example of inter-processor communication using a multiprocess

Rev. 2.00, 03/05, pag




Figure 14.11 Example of Inter-Processor Communication Using Multiprocesso (Transmission of Data H'AA to Receiving Station A)

**Transmit/Receive Formats:** There are four transmit/receive formats. When the multip format is specified, the parity bit specification is invalid. For details, see table 14.10.

Clock: See the section on asynchronous mode.

## **Data Transmit/Receive Operations**


- SCI Initialization

  See the section on asynchronous mode.
  - Multiprocessor Serial Data Transmission

    Figure 14.12 shows a sample flowchart for multiprocessor serial data transmission.

    Use the following procedure for multiprocessor serial data transmission after enabli SCIF for transmission.

Rev. 2.00, 03/05, page 612 of 884



and I END flags to 0 after read

from them. The number of data bytes that

written is {16 - (transmit trigge number)}. [3] Serial transmission continuation

- procedure: To continue serial transmission, read 1 from the to confirm that writing is possible
- write data to SCFTDR, and the
  - clearing of the TDFE bit is auto when the DMAC is activated b transmit-FIFO-data-empty inte (TXI) request, and data is writt SCFTDR.)

[4] Break output at the end of seri

the TDFE bit to 0. (Checking a

transmission: To output a brea serial transmission, clear the p register (DR) to 0, then clear th to 0 in SCSCR, and set the Tx an output port with the PFC.

In steps 2 and 3, the number of tra data bytes that can be written can ascertained from the number of tra data bytes in SCFTDR indicated in upper 8 bits of the FIFO data cour (SCFDR).

number of data bytes in Self DK fans to of below the dansing digger number set i during transmission, the TDFE flag is set to 1. If the TIE bit setting in SCSCR is 1 a a transmit-FIFO-data-empty interrupt (TXI) is requested.

The serial transmit data is sent from the TxD pin in the following order.

- a. Start bit: One 0-bit is output.
- b. Transmit data: 8-bit or 7-bit data is output in LSB-first or MSB-first order according to the control of the setting of the TLM bit in SC2SSR.
- c. Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
- d. Stop bit(s): One or two 1-bits (stop bits) are output.
- e. Mark state: 1 is output continuously until the start bit that starts the next transmi sent.
- 3. The SCIF checks for transmit data in SCFTDR at the timing for sending the stop bi data in SCFTDR, it is transferred to SCTSR, the stop bit is sent, and then serial trans

the next frame is started. If there is no transmit data in SCFTDR, the TEND flag is set to 1 in SC1SSR, the st sent, and then the line goes to the mark state in which 1 is output continuously.

format.

Figure 14.13 shows an example of SCIF operation for transmission using a multipro




Figure 14.13 Example of SCIF Transmit Operation (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit, LSB-First Tra

Multiprocessor Serial Data Reception
 Figure 14.14 shows a sample flowchart for multiprocessor serial reception.
 Use the following procedure for multiprocessor serial data reception after enabling for reception.

Rev. 2.00, 03/05, pag




Figure 14.14 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 14.14 Sample Multiprocessor Serial Reception Flowchart (2)





Figure 14.15 Example of SCIF Receive Operation (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit, LSB-First Transfer

Rev. 2.00, 03/05, page 618 of 884

Figure 14.16 shows the general format for synchronous serial communication.



(Example of LSB-First Transfer)

In synchronous serial communication, data on the communication line is output from the serial clock to the next. Data is guaranteed valid at the rising edge of the serial clo

In serial communication, each character is output starting with the LSB and ending wi or vice versa, according to the setting of the TLM bit in the serial status 2 register (SC After the last data is output, the communication line remains in the state of the last data

In synchronous mode, the SCIF receives data in synchronization with the rising edge clock.

Rev. 2.00, 03/05, pag

transmission/reception is performed the clock is fixed high. In receive-only operation, I the SCIF receives two characters as one unit, and so a 16-pulse serial clock is output. T single-character receive operations, an external clock should be selected as the clock so

## **Transmit/Receive Operations**

SCIF Initialization (Synchronous Mode)

Before transmitting and receiving data, it is necessary to clear the TE and RE bits to

serial control register (SCSCR), then initialize the SCIF as described below.

When the operating mode, communication format, etc., is changed, the TE and RE

cleared to 0 before making the change using the following procedure. When the TE cleared to 0, the TDFE flag is set to 1 and the transmit shift register (SCTSR) is init

Note that clearing the RE bit to 0 does not change the contents of the RDF, PER, Fl ORER flags, or the receive FIFO data register (SCFRDR).

Figure 14.17 shows a sample SCIF initialization flowchart.

Rev. 2.00, 03/05, page 620 of 884




Figure 14.17 Sample SCIF Initialization Flowchart

[4] Wait at least one bit interval,

SCSCR.

set the TE bit or RE bit to 1 ir

Also set the RIE, TIE, and MI bits. Setting the TE and RE b simultaneously enables the T

and RxD pins to be used.




Figure 14.18 Sample Serial Transmission Flowchart

operations are performed continually until there is no transfint data tert in Ser 1 Di number of data bytes in SCFTDR falls to or below the transmit trigger number set

control register (SCFCR) during transmission, the TDFE flag is set. If the TIE bit serial control register (SCSCR) is 1 at this time, a transmit-FIFO-data-empty interrequested.

When clock output mode has been set, the SCIF outputs eight serial clock pulses f of data. When use of an external clock has been specified, data is output in synchronization

The serial transmit data is sent from the TxD pin starting with the LSB (bit 0) or M according to the setting of the TLM bit in the serial status 2 register (SC2SSR).

- 3. The SCIF checks for transmit data in SCFTDR at the timing for sending the last be transmit data in SCFTDR, it is transferred to SCTSR and then serial transmission frame is started. If there is no transmit data in SCFTDR, the TEND flag is set to 1 status 1 register (SC1SSR), the last bit is sent, and then the transmit data pin (TxD
- 4. After completion of serial transmission, the SCK pin is fixed high.

state.

Figure 14.19 shows an example of SCIF operation in transmission.




Figure 14.19 Example of SCIF Transmit Operation (Example of LSB-First T

• Serial Data Reception (Synchronous Mode)

Figure 14.20 shows a sample flowchart for serial reception.

Use the following procedure for serial data reception after enabling the SCIF for rec When changing the operating mode from asynchronous to synchronous without res SCFRDR and SCFTDR by means of SCIF initialization, be sure to check that the C PER3 to PER0, and FER3 to FER0 flags are all cleared to 0. The RDF flag will not any of flags FER3 to FER0 or PER3 to PER0 are set to 1, and neither transmit nor reoperations will be possible.




Figure 14.20 Sample Serial Reception Flowchart (1)

Rev. 2.00, 03/05, pag




Figure 14.20 Sample Serial Reception Flowchart (2)

In serial reception, the SCIF operates as described below.

- 1. The SCIF performs internal initialization in synchronization with serial clock input
- The received data is stored in the receive shift register (SCRSR) in LSB-to-MSB or MSB-to-LSB order according to the setting of the RLM bit in SC2SSR.

After reception, the SCIF checks whether the receive data can be transferred from S the receive FIFO data register (SCFRDR). If this check is passed, the receive data is SCFRDR.

If a receive error is detected in the error check, the operation is as shown in table 14 Neither transmit nor receive operations can be performed subsequently when a receive been found in the error check.

Also, as the RDF flag is not set to 1 when receiving, the flag must be cleared to 0.

3. If the RIE bit setting in the serial control register (SCSCR) is 1 when the RDF flag receive-FIFO-data-full interrupt (RXI) is requested. If the RIE bit setting in SCRSR the ORER flag is set to 1, a receive-error interrupt (ERI) is requested.

Figure 14.21 shows an example of SCIF operation in reception.

Rev. 2.00, 03/05, page 626 of 884




Figure 14.21 Example of SCIF Receive Operation (Example of LSB-First T

Simultaneous Serial Data Transmission and Reception (Synchronous Mode)
 Figure 14.22 shows a sample flowchart for simultaneous serial transmit and receive
 Use the following procedure for simultaneous serial data transmit and receive open enabling the SCIF for transmission and reception.




Figure 14.22 Sample Flowchart for Serial Data Transmission and Recept




Figure 14.23 Transmit/Receive FIFO Configuration

Rev. 2.00, 03/05, pag

reading bits 14 to 10 in SCFDR.

A value of H'10 in bits T4 to T0 means that data has been written into all 16 stages of the FIFO. If additional data is written to the FIFO in this state, bits T4 to T0 will not be incomed and the written data will be lost.

When the transmit trigger number is set and transmit data is written to the FIFO by the care must be taken not to write data exceeding the number of empty bytes in SCFTDR by the FIFO control register (SCFCR) (see section 14.2.10).

In Serial Data Receive Operations: In reception, serial data input from the RxD pin is captured in the receive shift register (SCRSR) in the order specified by the RLM bit in status 2 register (SC2SSR). A parity bit check is carried out, and if there is a parity error (parity error) flag for that data is set to 1. A stop bit check is also performed, and if a fr is found the F (framing error) flag for that data is set to 1. The receive FIFO buffer has configuration, with the P and F flags for each 8-bit data unit stored together with that d

Receive FIFO Control in Normal Operation

Receive data held in the receive FIFO buffer is read by the CPU or DMAC.

Each time data is transferred from SCRSR to the receive FIFO, the value in bits R4

SCFDR is incremented, and each time the CPU or DMAC reads receive data from tFIFO, the value in bits R4 to R0 is decremented. The current number of data bytes is

receive FIFO can thus be found by reading bits R4 to R0 in SCFDR.

A value of H'10 in bits R4 to R0 means that receive data has been transferred to all of the receive FIFO. If the next serial receive operation is completed before the CPI

A value of H'10 in bits R4 to R0 means that receive data has been transferred to all of the receive FIFO. If the next serial receive operation is completed before the CPU DMAC reads data from the receive FIFO, an overrun error will result and the serial be lost. If receive FIFO data is read when the value of bits R4 to R0 is H'00, an und

Rev. 2.00, 03/05, page 630 of 884

value will be returned.

FER are cleared when data with no parity error or framing error is read from the re-This data is transferred to the receive FIFO even if it contains a parity error or fran Whether or not the receive operation is to be continued at this point can be specific EI bit in SC2SSR. If the EI bit is set to 1, specifying continuation of the receive or

receive data is still transferred sequentially to the receive FIFO after an error occur of the 16-stage FIFO buffer in which the data with the error is located can be deter reading bits ED15 to ED0 in the FIFO error register (SCFER). When the receive trigger number is set and receive data is read from the receive Fl

DMAC, care must be taken not to read data exceeding the receive trigger number the FIFO control register (SCFCR) (see section 14.2.10).

## Receive FIFO Control by DR Flag

When a number of data bytes equal to or exceeding the receive trigger number have received, a receive data read request is issued to the CPU or DMAC by means of a interrupt (RDF only). However, an RXI interrupt is not requested if all reception h completed with fewer than the receive trigger number of data bytes having been re this case, the DR flag is set and an ERI interrupt is requested 16 etu after receptior data is completed. The CPU should therefore read bits R4 to R0 in SCFDR to find

of data bytes left in the receive FIFO, and read all the data in the FIFO.

With an 8-bit, 1-stop-bit format, one etu is equivalent to 1.6 frames.

etu: Elementary time unit = sec/bit

the communication speed and have the appropriate speed set in this module by software Note: In IrDA mode, reception is not possible when the TE bit is set to 1 (enabling

communication) in the serial control register (SCSCR). When performing recept TE bit in SCSCR must be cleared to 0. **Transmission:** In the case of a serial output signal (UART frame) from the SCIF, the variations of the scale of the scale

**Transmission:** In the case of a serial output signal (UART frame) from the SCIF, the v corrected and the signal is converted to an IR frame serial output signal by the IrDA moshown in figure 14.24.

When the serial data is 0, if the PSEL bit is 0 in the IrDA mode register (SCIMR) a pul the IR frame bit width is generated and output, and if the PSEL bit is 1 a pulse of 3/16 width of the bit rate set in bits ICK3 to 0 in the serial mode register (SCSMR) is generated output. When the serial data is 1, a pulse is not output.

An infrared LED is driven by a signal demodulated to a 3/16 width.

**Reception:** Pulses of 3/16 the received IR frame bit width are converted to UART fram demodulation as shown in figure 14.24.

Demodulation to 0 is executed for pulse output and demodulation to 1 when there is no output.

Rev. 2.00, 03/05, page 632 of 884






Figure 14.24 IrDA Mode Transmit/Receive Operations

**Pulse Width Selection:** In transmission, the IR frame pulse width can be selected as a the transmission bit rate or a smaller pulse width by means of the PSEL bit in the IrDa register (SCIMR).

The SCIF includes a baud rate generator that generates the transmit frame bit rate and generator that generates the IRCLK signal for varying the pulse width.

When the PSEL bit is cleared to 0 in SCIMR, a width of 3/16 the bit rate set in the bit (SCBRR) is output as the IR frame pulse width. As the pulse width is the direct infrartime; if the user wishes to minimize the pulse width in order to reduce power consump PSEL bit should be set to 1 in SCIMR and a setting should also be made in bits ICK3 the serial mode register (SCSMR) to generate the IRCLK signal, resulting in output with minimum settable pulse width.

Rev. 2.00, 03/05, pag

For example, when  $P\phi = 20$  MHz, N = 10.

Table 14.12 shows the settings of bits ICK3 to ICK0 that can be used to obtain the min width for various operating frequencies.

Table 14.12 Bits ICK3 to ICK0 and Operating Frequencies in IrDA mode (When PSEL = 1)

Operating Frequency	Setting of Bits ICK3 to ICK0 in SCSMR						
Pφ (MHz)	ICK3	ICK2	ICK1	ICK0			
2	0	0	0	0			
3				1			
5	<del></del>		1	0			
6				1			
8		1	0	0			
10				1			
12			1	0			
14				1			
16	1	0	0	0			
18				1			
20			1	0			
21				1			
22				1			
23		1	0	0			
24				1			
25				1			
26			1	0			
27				0			
28				1			

Rev. 2.00, 03/05, page 634 of 884

When the TDFE flag is set to 1 in the serial status 1 register (SC1SSR), a TXI interrupt requested. A TXI interrupt request can activate the on-chip DMAC to perform data tra TDFE bit is cleared to 0 automatically when all writes to the transmit FIFO data regis

When the RDF flag is set to 1 in SC1SSR, an RXI interrupt is requested. An RXI intercan activate the on-chip DMAC to perform data transfer. The RDF bit is cleared to 0 a when all receive FIFO data register (SCFRDR) reads by the DMAC are completed.

When the ER flag is set to 1, an ERI interrupt is requested. The on-chip DMAC cannot activated by an ERI interrupt request.

When the BRK flag is set to 1, a BRI interrupt is requested. The on-chip DMAC cann activated by a BRI interrupt request.

A TXI interrupt indicates that transmit data can be written, and an RXI interrupt indicates there is receive data in SCFRDR.

**Table 14.13 SCIF Interrupt Sources** 

(SCFTDR) by the DMAC are completed.

Interrupt Source	Description	DMAC Activation	Prie Res
ERI	Receive error (ER)	Not possible	Hig
RXI	Receive data full (RDF) or data ready (DR)	Possible (RDF only)	_ <b>↑</b>
BRI	Break (BRK)	Not possible	_
TXI	Transmit data FIFO empty (TDFE)	Possible	Lov

RENESAS

Rev. 2.00, 03/05, pag

However, if the number of data bytes written in SCFTDR is equal to or less than the tratrigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared to clearing should therefore be carried out when SCFTDR contains more than the transminumber of transmit data bytes.

The number of transmit data bytes in SCFTDR can be found from the upper 8 bits of the data count register (SCFDR).

**Simultaneous Multiple Receive Errors:** If a number of receive errors occur at the sam state of the status flags in SC1SSR and SC2SSR is as shown in table 14.14. If there is a error, data is not transferred from the receive shift register (SCRSR) to the receive FIFO register (SCFRDR), and the receive data is lost.

Table 14.14 SC1SSR/SC2SSR Status Flags and Transfer of Receive Data

	SC1SSR/SC2SSR Status Flags				Receive Dat	
Receive Errors	RDF	ORER	FER	PER	SCRSR → S	
Overrun error	1	1	0	0	×	
Framing error	0	0	1	0	0	
Parity error	0	0	0	1	0	
Overrun error + framing error	1	1	1	0	×	
Overrun error + parity error	1	1	0	1	×	
Framing error + parity error	0	0	1	1	0	
Overrun error + framing error + parity error	1	1	1	1	×	

Note: O: Receive data is transferred from SCRSR to SCFRDR.

×: Receive data is not transferred from SCRSR to SCFRDR.

Rev. 2.00, 03/05, page 636 of 884



controller (PFC). This fact can be used to send a break signal.

The DR value substitutes for the mark state until the PFC setting is made. The initial s

are determined by the 1/O port data register (DR) and the control register (CR) of the

should therefore be as an output port outputting 1.

To send a break signal during serial transmission, clear DR, then set the TxD pin as an with the PFC.

When the TE bit is cleared to 0, the transmitter is initialized regardless of the current to

Receive Error Flags and Transmit Operations (Synchronous Mode Only): Transacannot be started when any of the receive error flags (ORER, PER3 to PER0, FER3 to

set to 1, even if the TDFE flag is set to 1. Be sure to clear the receive error flags to 0 b

starting transmission.

Note also that the receive error flags are not cleared to 0 by clearing the RE bit to 0.

Receive Data Sampling Timing and Receive Margin in Asynchronous Mode: In a

mode, the SCIF operates on a base clock with a frequency of 16, 8, or 4 times the transfer of 16 times the start bit, where the start bit, where the start bit is the start bit, where the start bit is the start bit is the start bit.

In reception, the SCIF synchronizes internally with the falling edge of the start bit, wh samples on the base clock. Receive data is latched at the rising edge of the eighth, fou second base clock pulse. The timing is shown in figure 14.25.

# Figure 14.25 Receive Data Sampling Timing in Asynchronous Mode (Using base clock with frequency of 16 times the transfer rate, sampled in 8th clo

The receive margin in asynchronous mode can therefore be expressed as shown in equa

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16, 8, or 4)

D: Clock duty cycle (D = 0 to 1.0) L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

From equation (1), if F = 0 and D = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0 and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0, and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0, and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0, and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0, and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0, and F = 0.5, the receive margin is 46.875%, as given by equation (1), if F = 0.5, and F = 0.5.

When 
$$D = 0.5$$
,  $F = 0$ , and  $N = 16$ :

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$

# When Using Synchronous External Clock Mode

- SCK has changed from 0 to 1.
- Only set both TE and RE to 1 when external clock SCK is 1.
- In reception, note that if RE is cleared to 0 from 2.3 to 3.5 peripheral operating cloc
  after the rising edge of the RxD D7 bit SCK input, RDF will be set to 1 but copying
  SCFRDR will not be possible.

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 300 to

Do not set TE or RE to 1 until at least 4 peripheral operating clock cycles after exte

Rev. 2.00, 03/05, page 638 of 884

data-full interrupt (RXI) as an activation source.




Figure 14.26 Example of Synchronous Transmission by DMAC

**SCFRDR Reading and the RDF Flag:** The RDF flag in the serial status 1 register (ScFRDR set when the number of receive data bytes in the receive FIFO data register (SCFRDR become equal to or greater than the receive trigger number set by bits RTRG1 and RT FIFO control register (SCFCR). After RDF is set, receive data equivalent to the trigge can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR is equal to or greater than the trigger the RDF flag will be set to 1 again if it is cleared to 0. RDF should therefore be cleared being read as 1 after receive data has been read to reduce the number of data bytes in a less than the trigger number.

The number of receive data bytes in SCFRDR can be found from the lower 8 bits of the count register (SCFDR).

Rev. 2.00, 03/05, pag



# SCIF Initialization Flowchart and Receive-FIFO-Data-Full Interrupt (RXI) Requ Phenomenon:

When the SCIF function is used and the operation in the SCIF initialization flowchart efigure 14.4 is executed two or more times consecutively, the SCIF receive FIFO data for (RXI) request may be set in the second or later initialization operations, even if there is received data.

#### Condition:

Figure 14.27 shows an example of SCIF initialization flowchart with 2nd initialization. request may be set at the trigger (RTRG1, RTRG0) setting [2] of 2nd initialization whereset the value of the Receive FIFO Data Number Trigger (RTRG1, RTRG0) setting [1] initialization.

## Countermeasures:

Please apply any of the following countermeasures, if the write-access occurs at the Re Data Number Trigger setting [2] of 2nd initialization.

- (1) Read out SCFCR and write the same value with the Receive FIFO Data Number Tr (RTRG1, RTRG0).
- (2) Set Receive Interrupt Enable (RIE) bit to "0" in SCSCR before changing the value of Receive FIFO Data Number Trigger (RTRG1, RTRG0). Mask the RXI request. After the SCFCR, clear the interrupt request to Receive Data Register Full (RDF). Set Research Interrupt Enable (RIE) bit to "1" in SCSCR to terminate the mask-setting.

Rev. 2.00, 03/05, page 640 of 884




Figure 14.27 Example of SCIF Initialization Flowchart

RENESAS

Rev. 2.00, 03/05, pag

The serial I/O has the following features:

- Full-duplex operation
  - Independent transmit/receive registers and independent transmit/receive clocks
- Double-buffered transmit/receive ports
  - Continuous data transmission/reception possible
- Interval transfer mode and continuous transfer mode
- Memory-mapped receive register, transmit register, control register, and status reg
   With the exception of SIRSR and SITSR, these registers are memory-mapped and accessed by a MOV instruction.
- Choice of 8- or 16-bit data length
- Data transfer communication by means of polling or interrupts
  - Data transfer can be monitored by polling the receive data register full flag (RDRE) transmit data register empty flag (TDRE) in the serial status register. Interrupt requested during data transfer by setting the receive interrupt request flag and transinterrupt request flag.
- MSB-first transfer between SIO and data I/O

Figure 15.1 shows a block diagram of the serial I/O.



Rev. 2.00, 03/05, pag




Figure 15.1 SIO Block Diagram

synchronization input/output pin		
Serial receive data input pin	SRxD1	Input
Serial receive clock input pin	SRCK1	Input
Serial reception synchronization input pin	SRS1	Input
Serial transmit data output pin	STxD1	Output
Serial transmit clock input pin	STCK1	Input
Serial transmission synchronization input/output pin	STS1	I/O
Serial receive data input pin	SRxD2	Input
Serial receive clock input pin	SRCK2	Input
Serial reception synchronization input pin	SRS2	Input
Serial transmit data output pin	STxD2	Output
Serial transmit clock input pin	STCK2	Input
Serial transmission synchronization input/output pin	STS2	I/O
a reset, all pins are initialized to the	high-impeda	ance state.
	Serial receive data input pin Serial receive clock input pin Serial reception synchronization input pin Serial transmit data output pin Serial transmit clock input pin Serial transmission synchronization input/output pin Serial receive data input pin Serial receive clock input pin Serial reception synchronization input pin Serial transmit data output pin Serial transmit clock input pin	Serial receive data input pin SRxD1  Serial receive clock input pin SRCK1  Serial reception synchronization input pin SRS1  Serial transmit data output pin STxD1  Serial transmit clock input pin STCK1  Serial transmission STS1  synchronization input/output pin SRxD2  Serial receive data input pin SRCK2  Serial reception synchronization input pin SRS2  input pin SRxD2  Serial transmit data output pin STxD2  Serial transmit data output pin STxD2  Serial transmit data output pin STxD2  Serial transmit clock input pin STCK2  Serial transmit clock input pin STCK2  Serial transmit clock input pin STCK2

Serial transmit data output pin

Serial transmit clock input pin

Serial transmission

input pin

STxD0

STCK0

STS0

Output

Input

I/O

synchronization

Serial data outp

Serial transmit of

Serial transmiss

synchronization

Serial data inpu

Serial receive cl

Serial reception synchronization

Serial data outp

Serial transmit of

Serial transmiss nization input/or Serial data inpu

Serial receive cl

Serial reception synchronization

Serial data outp

Serial transmit of

Serial transmiss synchronization

port 2

Rev. 2.00, 03/05, pag

port 0

	Transmit data register 0	SITDR0	R/W
	Serial control register 0	SICTR0	R/W
	Serial status register 0	SISTR0	R/(W)
1	Receive shift register 1	SIRSR1	_
	Receive data register 1	SIRDR1	R
	Transmit shift register 1	SITSR1	_
	Transmit data register 1	SITDR1	R/W
	Serial control register 1	SICTR1	R/W
	Serial status register 1	SISTR1	R/(W)
2	Receive shift register 2	SIRSR2	_
	Receive data register 2	SIRDR2	R
	Transmit shift register 2	SITSR2	_
	Transmit data register 2	SITDR2	R/W
	Serial control register 2	SICTR2	R/W
	Serial status register 2	SISTR2	R/(W)
Note: *	Only 0 should be written,	to clear flags	s (after

Receive data register 0

Transmit shift register 0

Rev. 2.00, 03/05, page 646 of 884

R

H'0000

H'0000

H'0000 H'0002

H'0000

H'0000

H'0000

H'0002

H'0000

H'0000

H'0000 H'0002

reading 1 from the flag).

H'FFFFC00 8,

H'FFFFC02 8,

H'FFFFC04 8,

H'FFFFC06 8,

H'FFFFC10 8,

H'FFFFC12 8,

H'FFFFFC14 8,

H'FFFFFC16 8,

H'FFFFC20 8,

H'FFFFC22 8, H'FFFFC24 8,

H'FFFFC26 8,

SIRDR0

SITSR0

SIRSR. The data length is set by the transmit/receive data length select bit (DL) in the corresponding serial control register (SICTR). When data transfer to SIRSR is comple contents are automatically transferred to the receive data register (SIRDR), and the receive full flag (RDRF) is set in the serial status register (SISTR).

If the next data word input operation ends before the RDRF flag is cleared, an overrun occurs, the receive overrun error flag (RERR) is set in SISTR, and an overrun error signs to the interrupt controller (INTC). The data in SIRSR overwrites the data in SIRDR.

### 15.2.2 Receive Data Register (SIRDR)

Bit:	15	14	13	 3	2	1
Initial value:	0	0	0	 0	0	0
R/W:	R	R	R	 R	R	R

SIRDR is a 16-bit register that stores serial receive data. When data is transferred from SIRDR, the receive data register full flag (RDRF) is set in the serial status register (SI receive interrupt enable flag (RIE) is set in SICTR, a receive-data-full interrupt (RDF) sent to the interrupt controller (INTC) and the DMA controller (DMAC). When the flat this interrupt request signal is not generated. When SIRDR is read by the DMAC, the

is cleared automatically. SIRDR is initialized to H'0000 by a reset.

output from the STxD pin. The transfer data length is set by the transmit/receive data lebit (DL) in the serial control register (SICTR). When the DL bit is cleared to 0 (8-bit data the lower 8 bits of SITDR are output. When the serial transmission synchronization sig goes high, or the last data transmission ends without the synchronization enable (SE) bits in SICTR, the contents of the transmit data register (SITDR) are transferred to SITSR, TDRE is 0, TDRE is then set. If output of the next data begins before TDRE is cleared, error occurs, the transmit overrun error flag (TERR) is set in SISTR, and a transmit overinterrupt request is sent to the INTC.

MSB-first order in synchronization with the rising edge of the serial transmit clock (S1

### 15.2.4 Transmit Data Register (SITDR)

Bit:	15	14	13	 3	2	1
Initial value:	0	0	0	 0	0	0
R/W:	R/W	R/W	R/W	 R/W	R/W	R/W

the transmit data register empty flag (TDRE) is set to 1 in SISTR. If data is written to S when TDRE is 0, the previous data will be overwritten. When STS goes high or data or transmit shift register SITSR ends with the SE bit cleared to 0 in SICTR, the data in SI automatically transferred to SITSR, and if TDRE is 0, TDRE is then set. If the transmit enable flag (TIE) is set, a transmit-data-empty interrupt (TDEI) request is sent to the IN DMAC. When TIE is cleared, this interrupt request is not generated. When the DMAC SITDR, the TDRE flag is cleared automatically. The TDRE flag is set only by hardwar initialized to H'0000 by a reset.

SITDR is a 16-bit register that stores serial transmit data. Data should be written to SIT

	R/W:	R	R/W	R/W	R/W	R/W	R/W	R/W
SICTR is a H'0000 by a	·	ister use	ed to set pa	rameters	for serial p	ort contro	ol. SICTR	is initi

SE

0

DL

0

TIE

0

RIE

0

TΕ

0

When modifying bit 4, 5, or 6 (TM, SE, or DL), TE and RE should be cleared to 0 bet

Initial value:

Bits 15 to 7—Reserved: These bits are always read as 0. The write value should always

Bit 6—Transfer Mode Control (TM): Specifies whether the transmission synchronization to be input from an external source or generated internally by the chip. When this flag the transmission synchronization signal is STS pin input. When this flag is set, the tra synchronization signal is generated by the chip, and is output to an external device fro pin. This bit does not affect reception.

TΜ

0

0

Bit 6: TM	Description
0	External signal input from STS pin is used as transmission start
1	Internal signal output from STS pin is used as transmission star

Bit 5—Synchronization Signal Enable (SE): Specifies whether the synchronization signal

be used for all serial data transfers, or only for the first transfer.

Bit 5: SE

When this bit is cleared to 0, the synchronization signals (SRS and STS) are necessary

first data transfer, and are not required for subsequent transfers. When this bit is set to synchronization signals are necessary for all data transfers.

Description

0	Continuous mode: SRS and STS are used only for the first data t
1	Interval mode: SRS and STS are used for all data transfers

Bit 3—Transmit interrupt Enable (TIE). Enables the transmit-data-empty	micriu
value of this bit is 0.	

Description

Dit o. TIE	Description	
0	Transmit interrupt disabled	(I
1	Transmit interrupt enabled	

Bit 2—Receive Interrupt Enable (RIE): Enables the receive-data-full interrupt. The init this bit is 0.

Description	
Receive interrupt disabled	(1
Receive interrupt enabled	
	Receive interrupt disabled

Bit 1—Transmit Enable (TE): Enables data transmission. When this flag is cleared, the STCK, and STS pins go to the high-impedance state.

Bit 1: TE	Description
0	Transmission disabled: STxD, STCK, and STS pins go to high-imp state (In
1	Transmission enabled

and SRS pins go to the high-impedance state.

Bit 0—Receive Enable (RE): Enables data reception. When this flag is cleared, the SR:

Bit 0: RE	Description
0	Reception disabled: SRxD, SRCK, and SRS pins go to high-impe
1	Reception enabled



Rit 3. TIF

SISTR is a 16-bit register that indicates the status of the serial I/O module. SISTR is i H'0002 by a reset.

Bits 15 to 4—Reserved: These bits are always read as 0. The write value should always Bit 3—Transmit Underrun Error (TERR): Flag that indicates the occurrence of a trans underrun.

Transmission is in progress, or has ended normally

**Description** 

Bit 3: TERR

0

1

	[Clearing conditions]
	<ul> <li>When 0 is written to the TERR bit after reading TERR = 1</li> </ul>
	<ul> <li>When the processor enters the reset state</li> </ul>
1	A transmit underrun error has occurred
	TERR is set to 1 if data transmission is started while TDRE = 1
Bit 2—Rece	ive Overrun Error (RERR): Flag that indicates the occurrence of a receiv

Bit 2: RERR	Description
0	Reception is in progress, or has ended normally
	[Clearing conditions]
	<ul> <li>When 0 is written to the RERR bit after reading RERR = 1</li> </ul>
	<ul> <li>When the processor enters the reset state</li> </ul>

A receive overrun error has occurred

RERR is set to 1 if data reception ends while RDRE = 1

•	When data is transferred from SITDR to SITSR
•	When the TE bit is cleared to 0 in the serial control register (SI
•	When the processor enters the reset state
Bit 0—Receive Data Re	egister Full (RDRF): Flag that indicates that SIRDR receive data

TDRE is set to 1 in the following cases:

В

Description

0	SIRDR receive data is invalid (Ir
	[Clearing conditions]
	<ul> <li>When the DMAC reads data from SIRDR</li> </ul>
	<ul> <li>When 1 is read from RDRF and 0 is written</li> </ul>
	<ul> <li>When the RE bit is cleared to 0 in the serial control register (SI</li> </ul>
	<ul> <li>When the processor enters the reset state</li> </ul>
1	SIRDR receive data is valid
	RDRF is set to 1 when serial data reception ends normally and the transferred from SIRSR to SIRDR

Bit 0: RDRF





Figure 15.2 Reception: Interval Transfer Mode



Figure~15.3~~Reception:~Continuous~Transfer~Mode

RENESAS

Figure 15.7 shows continuous transfer mode (SE cleared to 0 in SICTR) when TM is se SICTR.




Figure 15.4 Transmission: Interval Transfer Mode (TM = 0 Mode)

Rev. 2.00, 03/05, page 654 of 884

RENESAS




Figure 15.5 Transmission: Continuous Transfer Mode (TM = 0 Mode





Figure 15.6 Transmission: Interval Transfer Mode (TM = 1 Mode)



**Figure 15.7** Transmission: Continuous Transfer Mode (TM = 1 Mode)

the DMAC reads data from SIRDR.

A TDEI interrupt request is generated when the TDRE bit is set to 1 in SISTR. TDEI the DMAC to write the next data to SITDR. TDRE is cleared to 0 automatically when writes data to SITDR.

When TDEI and RDFI interrupt requests are handled by the DMAC, and not by the incontroller, a low priority level should be given to interrupts from the SIO to prevent the controller from operating.

When the RERR bit is set to 1 in SISTR, an RERI interrupt request is generated.

When the TERR bit is set to 1 in SISTR, a TERI interrupt request is generated.

Channel interrupt priority levels are set by means of the IRPE register, as described in

### **Table 15.3 SIO Interrupt Sources**

Interrupt Controller (INTC).

Interrupt Source	Description	DMAC Activation
RERI	Receive overrun error (RERR)	Not possible
TERI	Transmit underrun error (TERR)	Not possible
RDFI	Receive data register full (RDRF)	Possible
TDEI	Transmit data register empty (TDRE)	Possible

The TPU has the following features:

Maximum 8-pulse input/output

for channels 1, and 2).

- A total of eight timer general registers (TGRs) are provided (four for channel 0 an
- Each register can be set independently as an output compare/input capture regi
- TGRC and TGRD for channel 0 can be used as buffer registers
- Choice of seven or eight counter input clocks for each channel
- The following operations can be set for each channel:
  - Waveform output by compare match: Selection of 0, 1, or toggle output
  - Input capture function: Choice of rising edge, falling edge, or both edge detect
  - Counter clear operation: Counter clearing possible by compare match or input
    Synchronous operation: Multiple timer counters (TCNT) can be written to sim
    - simultaneous clearing by compare match and input capture possible register sin input/output possible by counter synchronous operation
  - PWM mode: Any PWM output duty can be set maximum of 7-phase PWM ou by combination with synchronous operation
- Buffer operation settable for channel 0
  - Input capture register double-buffering possible
    Automatic rewriting of output compare register possible

— Two-phase encoder pulse up/down-count possible

- Phase counting mode settable independently for each of channels 1, and 2
- Fast access via internal 16-bit bus
  - Fast access is possible via a 16-bit bus interface
- 13 interrupt sources
- 1
  - For channel 0 four compare match/input capture dual-function interrupts and o
    interrupt can be requested independently
  - For channels 1, and 2, two compare match/input capture dual-function interrupt overflow interrupt and one underflow interrupt can be requested independently
    - overflow interrupt, and one underflow interrupt can be requested independently

RENESAS

		TIOCCO TIOCDO	
Counter clear function		TGR compare match or input capture	TGR compare match or input capture
Compare	0 output	0	0
match output	1 output	0	0
σαιραί	Toggle output	0	0
Input capture function		0	0
Synchronous operation		0	0
PWM mod	de	0	0
Phase counting mode		_	0
Buffer ope	eration	0	_
Notes: O	: Possible		
_	: Not poss	ible	

Rev. 2.00, 03/05, page 660 of 884

Ρφ/4

Pφ/16

P₀/64

**TCLKA** 

**TCLKB** 

**TCLKC** 

**TCLKD** 

TGR0A

TGR0B

TGR0C

TGR0D

TIOCA0

TIOCB0

General registers

General registers/

buffer registers

I/O pins

ι ψ/ι

Рф/4

Ρφ/16

P_φ/64

P₀/256

**TCLKA** 

**TCLKB** 

TGR1A

TGR1B

TIOCA1

TIOCB1

RENESAS

Рф/4

P₀/16

P₀/64

P₀/1024

**TCLKA** 

**TCLKB** 

**TCLKC** 

TGR2A

TGR2B

TIOCA2

TIOCB2

0

0

0

0

0

0

O

TGR compare or input captu

- Compare match or input capture 0C
- Compare match or input capture 0D
- Overflow

Overflow Underflow

Note: — : Not possible

RENESAS

Rev. 2.00, 03/05, pag

Overflow

Underflo




Figure 16.1 TPU Block Diagram

				(Channel 2 phase coun phase input)
0	Input capture/output compare match A0	TIOCA0	I/O	TGR0A input capture in compare output/PWM c
	Input capture/output compare match B0	TIOCB0	I/O	TGR0B input capture in compare output/PWM o
	Input capture/output compare match C0	TIOCC0	I/O	TGR0C input capture in compare output/PWM o
	Input capture/output compare match D0	TIOCD0	I/O	TGR0D input capture in compare output/PWM o
1	Input capture/output compare match A1	TIOCA1	I/O	TGR1A input capture in compare output/PWM c
	Input capture/output compare match B1	TIOCB1	I/O	TGR1B input capture in compare output/PWM or
2	Input capture/output compare match A2	TIOCA2	I/O	TGR2A input capture in compare output/PWM or
	Input capture/output compare match B2	TIOCB2	I/O	TGR2B input capture in compare output/PWM o

TCLKB

TCLKC

TCLKD

Clock input B

Clock input C

Clock input D

External clock B input pi

(Channel 1 phase counti

External clock C input pil (Channel 2 phase counti

External clock D input pi

Rev. 2.00, 03/05, pag

phase input)

phase input)

Input

Input

Input

	Timer general register 0A	TGR0A	R/W
	Timer general register 0B	TGR0B	R/W
	Timer general register 0C	TGR0C	R/W
	Timer general register 0D	TGR0D	R/W
	Timer control register 1	TCR1	R/W
	Timer mode register 1	TMDR1	R/W
	Timer I/O control register 1	TIOR1	R/W
	Timer interrupt enable register 1	TIER1	R/W
	Timer status register 1	TSR1	R/(W)*
	Timer counter 1	TCNT1	R/W
	Timer general register 1A	TGR1A	R/W
	Timer general register 1B	TGR1B	R/W
ev. 2.00,	03/05, page 664 of 884	REN	ESAS

Timer I/O control

Timer interrupt enable TIER0

Timer status register 0 TSR0

register 0H
Timer I/O control

register 0L

register 0

Timer counter 0

TIOR0H

TIOR0L

TCNT0

R/W

R/W

R/W

R/(W)*

R/W

H'00

H'00

H'40

H'C0

H'0000

H'FFFF

H'FFFF

H'FFFF

H'FFFF

H'00

H'C0

H'00

H'40

H'C0

H'0000

H'FFFF

H'FFFF

H'FFFFC52

H'FFFFFC53

H'FFFFC54

H'FFFFC55

H'FFFFFC56

H'FFFFFC58

H'FFFFC5A

H'FFFFC5C

H'FFFFC5E

H'FFFFC60

H'FFFFFC61

H'FFFFFC62

H'FFFFFC64

H'FFFFC65

H'FFFFFC68

H'FFFFC6A

					,			•
Note: *	* Only 0 c	an be writ	ten, to cle	ar the flag	S.			
16.2	Register	r Descri	ptions					
16.2.1	Timer Co	ontrol Reg	gister (TC	CR)				
Channe	I 0: TCR0							
	Bit:	7	6	5	4	3	2	1
		CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC

R/W

5

CCLR0

The TCR registers are 8-bit registers that control the TCNT channels. The TPU has the

0

R/W

6

CCLR1

TCNT2

TGR2A

TGR2B

**TSTR** 

**TSYR** 

R/W

R/W

R/W

R/W

R/W

0

R/W

4

CKEG1

0

R/W

H'0000

H'FFFF

H'FFFF

H'00

H'00

0

R/W

3

CKEG0

0

R/W

0

R/W

2

TPSC2

0

R/W

0

R/W

1

0

R/W

TPS(

H'FFFFFC76

H'FFFFC78

H'FFFFC7A

H'FFFFC40

H'FFFFFC41

# Channel 1: TCR1 Channel 2: TCR2

Initial value:

R/W:

### Channel 2: TCR2 Bit:

Initial value:	0	0	0	
R/W:	R	R/W	R/W	

7

0

R/W

Timer counter 2

2A

2B

ΑII

Timer general register

Timer general register

Timer synchro register

Timer start register

registers, one for each of channels 0 to 2. The TCR registers are initialized to H'00 by TCNT operation should be stopped when making TCR settings.

TCNT operation should be stopped when making TCR settings.

RENESAS

				clearing/synchronous operation *1
	1	0	0	TCNT clearing disabled
			1	TCNT cleared by TGRC compare ma capture *2
		1	0	TCNT cleared by TGRD compare ma capture *2
			1	TCNT cleared by counter clearing for channel performing synchronous clearing/synchronous operation *1
	Bit 7:	Bit 6:	Bit 5:	
Channel	Reserved*	³ CCLR1	CCLR0	Description
1, 2	Reserved*	3 <b>CCLR1</b>	CCLR0	Description TCNT clearing disabled (I
				TCNT clearing disabled (
			0	TCNT clearing disabled (I TCNT cleared by TGRA compare ma capture
		0	0 1	TCNT clearing disabled (I TCNT cleared by TGRA compare ma capture TCNT cleared by TGRB compare ma

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYF 2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because

capture

TCNT cleared by counter clearing for channel performing synchronous

1

buffer register setting has priority, and compare match/input capture does no 3. Bit 7 is reserved in channels 1 and 2. It is always read as 0. The write value always be 0.



Note: Internal clock edge selection is valid when the input clock is  $P\phi/4$  or slower. If F selected for the input clock, this setting is ignored and a rising-edge count is set

Bits 2 to 0—Time Prescaler 2 to 0 (TPSC2 to TPSC0): These bits select the TCNT co The clock source can be selected independently for each channel. Table 16.4 shows the sources that can be set for each channel.

**Table 16.4 TPU Clock Sources** 

Internal Clock								Extern	al Clo
Channel	Ρφ/1	Рф/4	Рф/16	Рф/64	Ρφ/256	Ρφ/1024	TCLKA	TCLKB	TCLI
0	0	0	0	0			0	0	0
1	0	0	0	0	0		0	0	
2	0	0	0	0		0	0	0	0

Notes: O: Setting

Blank: No setting

1	0	0	0	Internal clock: counts on P\psi/1 (
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin
			1	External clock: counts on TCLKB pin
		1	0	Internal clock: counts on Pφ/256
			1	Setting prohibited
Note: Th	is setting is	ignored wher	n channel 1 i	s in phase counting mode.
	Bit 2:	Bit 1:	Bit 0:	
Channel	TPSC2	TPSC1	TPSC0	Description
2	0	0	0	Internal clock: counts on Po/1 (
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Po/16

0

1

0

1

Note: This setting is ignored when channel 2 is in phase counting mode.

0

1

Bit 0:

TPSC0

External clock: counts on TCLKC pin

External clock: counts on TCLKD pin

Internal clock: counts on Po/64

External clock: counts on TCLKA pin

External clock: counts on TCLKB pin

External clock: counts on TCLKC pin

Internal clock: counts on Po/1024

Description

0

1

1

Bit 1:

TPSC1

Bit 2:

TPSC2

Channel

RENESAS

1

Channel 1 TMDR1	٠.
Channel 2	2:

Bit:

7

	_	_	_	_	MD3	MD2	MD ²
Initial value:	1	1	0	0	0	0	0
R/W:	R	R	R	R	R/W	R/W	R/W

5

4

3

2

The TMDR registers are 8-bit readable/writable registers that are used to set the opera for each channel. The TPU has three TMDR registers, one for each channel. The TMI are initialized to H'C0 by a reset.

TCNT operation should be stopped when making TMDR settings.

6

Bits 7 and 6—Reserved: These bits are always read as 1. The write value should always

Bit 5—Buffer Operation B (BFB): Specifies whether TGRB is to operate in the norma TGRB and TGRD are to be used together for buffer operation. When TGRD is used a register, TGRD input capture/output compare is not generated.

In channels 1 and 2, which have no TGRD, bit 5 is reserved. It is always read as 0 and modified.

Bit 5: BFB	Description
0	TGRB operates normally
1	TGRB and TGRD used together for buffer operation

Bits 3 to 0—Modes 3 to 0 (MD3 to MD0): These bits are used to set the timer operating

Bit 3: MD3*1	Bit 2: MD2*2	Bit 1: MD1	Bit 0: MD0	Description
0	0	0	0	Normal operation (
			1	Reserved
_		1	0	PWM mode 1
			1	PWM mode 2
	1	0	0	Phase counting mode 1
			1	Phase counting mode 2
		1	0	Phase counting mode 3
			1	Phase counting mode 4
1	*	*	*	_

Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0.

 Phase counting mode cannot be set for channel 0. In this case, 0 should alw written to MD2.

Rev. 2.00, 03/05, page 670 of 884



#### Channel 0: TIOR0L

Bit:

	.020						
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/M
. When TCDC	or TODD	io docian	atad far bi	effer oner	tion this	actting in i	م ادام د

R/W

5

IOD1

4

IOD0

R/W

IOC3

2

IOC2

1

IOC

Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid a register operates as a buffer register.

The TIOR registers are 8-bit registers that control the TGR registers. The TPU has for registers, two for channel 0 and one each for channels 1, and 2. The TIOR registers are to H'00 by a reset.

Note that TIOR is affected by the TMDR setting.

R/W

7

IOD3

R/W

6

IOD2

The initial output specified by TIOR becomes valid when the counter is halted (i.e. who bit is cleared to 0 in TSTR). In PWM mode 2, the output at the point at which the councleared to 0 is specified.

1 0 1 1 output at compart Toggle output at compart match  1 0 0 0 TGR0B is Capture input source is TIOCB0 Input capture at factorium pin								
1 0 1 TGR0B is Capture input source is TIOCB0 input capture at far register output at comparation and capture at far input capture at input capture at far input capture at far input capture at far input capture at far i			1	0	0	-	Output disabled	
Toutput at compared to the first section of the fir					1	=	•	0 output at compa
1 0 0 0 TGR0B is Capture input source is TIOCB0  1 capture pin Input capture at factorise register    TGR0B is Capture input source is TIOCB0   Input capture at factorise register   Input capture at both pin   Input capture at pin   Input   Input capture at pin   Input captur				1	0	<del>-</del>	output	1 output at compa
1 input source is TIOCB0 Input capture at far register Input capture at both source is TIOCB0 Input capture at far Input capture at both source is TIOCB0 Input capture at far Input capture at both source is TIOCB0 Input capture at far Input capture at Inpu			1	-				
capture pin Input capture at la		1 input source is TIC	TGR0B is	Capture input	Input capture at ris			
1 *register Input capture at bo				Input capture at fa				
1 * * Setting prohibited				1	*	•	рш	Input capture at be
*			1	*	*	-	Setting prohibited	
								*

Rev. 2.00, 03/05, page 672 of 884

output

compare

register

Initial output is 0

output

0 output at compa

1 output at compa

Toggle output at o

match

1

0

1

1

RENESAS

			1		Initial output is 1	0 output at comp
		1	0	-	output	1 output at comp
			1	-		Toggle output at match
1	0	0	0	TGR0D is	Capture input	Input capture at
			1	input capture register*1	source is TIOCD0	Input capture at
		1	*		pin	Input capture at
	1	*	*		Setting prohibited	

Output disabled

Note: 1. When the BFB bit in TMDR0 is set to 1 and TGR0D is used as a buffer regisetting is invalid and input capture/output compare is not generated.

TIOR2							
Channel			Bit 5: IOB1		Description	on	
2	0	0	0	0		Output disabled	
				1	output	Initial output is 0	
			1	0	compare register	output	
				1	= -	-	
					=		
		1	0	0	=	Output disabled	
				1		Initial output is 1	
			1	0	_	output	
				1	=	-	
	1	*	0	0		Capture input	
				1	input	source is TIOCB2	

1

0

1

*

1

0

1

0

1

0

1

0

1

*

*

input

capture

register

Output disabled

Initial output is 1

source is TIOCB1

Setting prohibited

output

TGR1B is Capture input

0 output at compa

1 output at compa

Toggle output at o

Input capture at ris

Input capture at fa

Input capture at be

0 output at compa

1 output at compa Toggle output at o

0 output at compa

1 output at compa Toggle output at o

Input capture at ris

Input capture at fa

Input capture at b

match

match

match

RENESAS

pin

capture

register

1

Rev. 2.00, 03/05, page 674 of 884

1	0	0	0		Capture input	Input capture at i
		•	1	⁻input ₋capture	source is TIOCA0 pin	Input capture at t
		1	*	register	Pili	Input capture at I
	1	*	*		Setting prohibited	

0

0

1

0

1

0

1

1

output

compare

register

Initial output is 0

Output disabled

Initial output is 1

output

output

0 output at comp

1 output at comp

Toggle output at

0 output at comp

1 output at comp Toggle output at

match

match

	1	0	0
			1
		1	0
			1
1	0	0	0
	1		1

1

*

*

*

input - capture	source is TIOCC0	Input capture at fa
register*1	Pii.i	Input capture at be
_	Setting prohibited	

Output disabled Initial output is 1

output

TGR0C is Capture input

Input capture at b

0 output at compa

1 output at compa Toggle output at o

Input capture at ris

match

Note: 1. When the BFA bit in TMDR0 is set to 1 and TGR0C is used as a buffer regis setting is invalid and input capture/output compare is not generated.

input

					_capture	pin	
			1	*	register	Piii	Input capture at I
		1	*	*	<u> </u>	Setting prohibited	
							,
TIOR2							
	Bit 3:	Bit 2:	Bit 1:	Bit 0:			
Channel	IOA3	IOA2	IOA1	IOA0	Description	onn	
2	0	0	0	0	TGR2A is	Output disabled	
				1	output compare	Initial output is 0 output	0 output at comp
			1	0	register		1 output at comp
				1	_ ~		Toggle output at match
		1	0	0	-	Output disabled	
				1	-	Initial output is 1	0 output at comp
			1	0	-	output	1 output at comp
				1	=		Toggle output at match
	1	* 0 0 TGR2A is Capture input	•	Input capture at			
				1	input	source is TIOCA2 pin	Input capture at
			1	*	capture register	pin	Input capture at

Output disabled

Initial output is 1

source is TIOCA1

output

TGR1A is Capture input

pin

0 output at comp

1 output at comp

Toggle output at

Input capture at

Input capture at

match

1

0

1

0

1

0

0 1

0

1

0

input

capture



## Channel 1: TIER1 Channel 2: TIER2

Bit:

Initial value:	0	1	0	0	0	0	0
R/W:	R	R	R/W	R/W	R	R	R/W

TCIEU TCIEV

**TGIEE** 

The TIER registers are 8-bit registers that control enabling or disabling of interrupt req each channel. The TPU has three TIER registers, one for each channel. The TIER registinitialized to H'40 by a reset.

Bit 7—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 6—Reserved: This bit is always read as 1. The write value should always be 1.

Bit 5—Underflow Interrupt Enable (TCIEU): Enables or disables interrupt requests (TCIEU)

I 1 1017.71 I I 0 1 110"

TCFU flag when the TCFU flag in TSR is set to 1 in channels 1 and 2.

In channel 0, bit 5 is reserved. It is always read as 0 and cannot be modified.

Bit 5: TCIEU	Description	
0	Interrupt requests (TCIU) by TCFU disabled	(lı
1	Interrupt requests (TCIU) by TCFU enabled	
·		

Bit 4—Overflow Interrupt Enable (TCIEV): Enables or disables interrupt requests (TC TCFV flag when the TCFV flag in TSR is set to 1.

Bit 4: TCIEV	Description
0	Interrupt requests (TCIV) by TCFV disabled
1	Interrupt requests (TCIV) by TCFV enabled

Rev. 2.00, 03/05, page 678 of 884

RENESAS

Bit 2—TGR Interrupt Enable C (TGIEC): Enables or disables interrupt requests (TGITGFC bit when the TGFC bit in TSR is set to 1 in channel 0.

In channels 1 and 2, bit 2 is reserved. It is always read as 0 and cannot be modified.

Bit 2: TGIEC	Description
0	Interrupt requests (TGIC) by TGFC bit disabled
1	Interrupt requests (TGIC) by TGFC bit enabled

Bit 1—TGR Interrupt Enable B (TGIEB): Enables or disables interrupt requests (TGI

TGFB bit when the TGFB bit in TSR is set to 1.

Bit 1: TGIEB	Description
0	Interrupt requests (TGIB) by TGFB bit disabled
1	Interrupt requests (TGIB) by TGFB bit enabled

Bit 0—TGR Interrupt Enable A (TGIEA): Enables or disables interrupt requests (TGI TGFA bit when the TGFA bit in TSR is set to 1.

Bit 0: TGIEA	Description
0	Interrupt requests (TGIA) by TGFA bit disabled
1	Interrupt requests (TGIA) by TGFA bit enabled

# Channel 1: TSR1 Channel 2: TSR2

Bit:	7	6	5	4	3	2	1
	TCFD	_	TCFU	TCFV	_	_	TGFE
Initial value:	1	1	0	0	0	0	0
R/W:	R	R	R/(W)*	R/(W)*	R	R	R/(W)

Note: * Only 0 can be written, to clear the flags.

The TSR registers are 8-bit registers that indicate the status of each channel. The TPU ITSR registers, one for each channel. The TSR registers are initialized to H'C0 by a rese

Bit 7—Count Direction Flag (TCFD): Status flag that shows the direction in which TC in channels 1, and 2.

In channel 0, bit 7 is reserved. It is always read as 1 and cannot be modified.

Bit 7: TCFD	Description	
0	TCNT counts down	
1	TCNT counts up	(I

Bit 6—Reserved: This bit is always read as 1. The write value should always be 1.

Bit 4—Overflow Flag (TCFV): Status flag that indicates that TCNT overflow has occ

**Description** 

Bit 4: TCFV

0	[Clearing condition] (
	When 0 is written to TCFV after reading TCFV = 1
1	[Setting condition]
	When the TCNT value overflows (changes from H'FFFF to H'0000
Bit 3—Inpu	nt Capture/Output Compare Flag D (TGFD): Status flag that indicates the o

TGRD input capture or compare match in channel 0.

In channels 1 and 2, bit 3 is reserved. It is always read as 0 and cannot be modified.						
Bit 3: TGFD	Description					
0	[Clearing conditions] (					
	<ul> <li>When DMAC is activated by TGID interrupt while DRCR setting TGI0D</li> </ul>					
	<ul> <li>When 0 is written to TGFD after reading TGFD = 1</li> </ul>					
1	[Setting conditions]					
	<ul> <li>When TCNT = TGRD while TGRD is functioning as output con register</li> </ul>					
	<ul> <li>When TCNT value is transferred to TGRD by input capture sig TGRD is functioning as input capture register</li> </ul>					

[Setting conditions]

register

When 0 is written to TGFC after reading TGFC = 1

When TCNT = TGRC while TGRC is functioning as output comp

[C	learing conditions]	(Ini
•	When DMAC is activated by TGIB interrupt while DRCR setti TGI0B	ng
•	When 0 is written to TGFB after reading TGFB = 1	
[S	etting conditions]	
•	When TCNT = TGRB while TGRB is functioning as output co register	mp
•	When TCNT value is transferred to TGRB by input capture si TGRB is functioning as input capture register	gna

1

- When TCNT = TGRA while TGRA is functioning as output com
  - register
    - When TCNT value is transferred to TGRA by input capture sign TGRA is functioning as input capture register

### **16.2.6** Timer Counter (TCNT)

Channel 0: TCNT0 (up-counter)

Initial

Channel 1: TCNT1 (up/down-counter*)

Channel 2: TCNT2 (up/down-counter*)

Bit:	15	14	13	12	11	10	9
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	RΛ
Bit:	7	6	5	4	3	2	1

value:	0	0	0	0	0	0	0
R/W:	R/W						

Note: * These counters can be used as up/down-counters only in phase counting rother cases they function as up-counters.

The TCNT registers are 16-bit counters. The TPU has three TCNT counters, one for e

The TCNT counters are initialized to H'0000 by a reset.

The TCNT counters cannot be accessed in 8-bit units; they must always be accessed a unit.

RENESAS

The TGR registers are 16-bit registers with a dual function as output compare and input
registers. The TPU has 8 TGR registers, four for channel 0 and two each for channels 1
TGRC and TGRD for channel 0 can also be designated for operation as buffer registers
TGR registers are initialized to H'FFFF by a reset.

1

R/W

1

R/W

1

R/W

1

R/W

1

R/W

The TGR registers cannot be accessed in 8-bit units; they must always be accessed as a

Note: * TGR buffer register combinations are TGRA-TGRC and TGRB-TGRD.

#### 16.2.8 Timer Start Register (TSTR)

Rit.

Initial value:

R/W:

1

R/W

1

R/W

6

Dit.	,	U	3	7	3	2	
	_	_	_	_	_	CST2	CST ²
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	R/W

5

TSTR is an 8-bit readable/writable register that selects operation/stoppage for channels TSTR is initialized to H'00 by a reset.

TCNT counter operation should be stopped when setting the operating mode in TMDR TCNT count clock in TCR.

Bits 7 to 3—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00, 03/05, page 684 of 884

written to when the CST bit is cleared to 0, the pin output level will be chan set initial output value.

## 16.2.9 Timer Synchro Register (TSYR)

Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	SYNC2	SYN
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R/W	RΛ

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous operation for the channel 0 to 2 TCNT counters. A channel performs synchronous operation bit in TSYR is set to 1.

TSYR is initialized to H'00 by a reset.

Bits 2 to 0—Timer Synchro 2 to 0 (SYNC2 to SYNC0): These bits select whether open independent of or synchronized with other channels.

Bits 7 to 3—Reserved: These bits are always read as 0. The write value should always

When synchronous operation is selected, synchronous presetting of multiple channels synchronous clearing through counter clearing on another channel ^{*2} are possible.

Bit n: SYNCn	Description				
0	TCNTn operates independently				
	TCNT presetting/clearing is unrelated to other channels				
1	TCNTn performs synchronous operation				
	TCNT synchronous presetting/synchronous clearing is possible				

Notes: n = 2 to 0

- To set synchronous operation, the SYNC bits for two channels at least muse.
   To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing.
  - must also be set by means of bits CCLR2 to CCLR0 in TCR.

RENESAS

An example of 16-bit register access operation is shown in figure 16.2.




Figure 16.2 16-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TCNT (16 B

## 16.3.2 8-Bit Registers

registers can be read and written to in 16-bit units. They can also be read and written to units.

Registers other than TCNT and TGR are 8-bit. As the data bus to the CPU is 16 bits wi

Examples of 8-bit register access operation are shown in figures 16.3, 16.4, and 16.5.




Figure 16.3 8-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TCR (Upper 8

Rev. 2.00, 03/05, page 686 of 884

Figure 16.4 8-Bit Register Access Operation [Bus Master  $\leftrightarrow$  TMDR (Lower




Figure 16.5 8-Bit Register Access Operation [Bus Master ↔ TCR and TMDR

Each TGR can be used as an input capture register or output compare register.

**Synchronous Operation:** The TCNT counter for a channel designated for synchronous by means of TSYR performs synchronous presetting. That is, when TCNT for a channel designated for synchronous operation is rewritten, the TCNT counters for the other charalso rewritten at the same time. Synchronous clearing of the TCNT counters is also possetting the counter clear bits in TCR for channels designated for synchronous operation.

### **Buffer Operation**

- When TGR is an output compare register
  - When a compare match occurs, the value in the buffer register for the relevant chan transferred to TGR.
- When TGR is an input capture register

When input capture occurs, the value in TCNT is transfer to TGR and the value preheld in TGR is transferred to the buffer register.

**PWM Mode:** In this mode, a PWM waveform is output. The output level can be set by TIOR. A PWM waveform with a duty of between 0% and 100% can be output, according setting of each TGR register.

**Phase Counting Mode:** In this mode, TCNT is incremented or decremented by detecting phases of two clocks input from the external clock input pins in channels 1, and 2. Who counting mode is set, the corresponding TCLK pin functions as the clock input, and TC performs up- or down-counting.

This can be used for two-phase encoder pulse input.

Rev. 2.00, 03/05, page 688 of 884




Figure 16.6 Example of Counter Operation Setting Procedure

clock with TPSC2 to TCR. At t time, sele

input cloc with bits and CKE TCR.

operation the TGR as the TO

clearings bits CCLI CCLR0 in

Designat selected output co register b

of TIOR.

counter of

TGR sele

Set the C TSTR to the count TCNT value
H'FFFF
H'0000
CST bit
TCFV

1 iguic 10.7 mustrates nec-ruming counter operation.

Figure 16.7 Free-Running Counter Operation

relevant channel performs periodic count operation. The TGR register for setting the designated as an output compare register, and counter clearing by compare match is by means of bits CCLR2 to CCLR0 in TCR. After the settings have been made, TC up-count operation as periodic counter when the corresponding bit in TSTR is set to the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT

When compare match is selected as the TCNT clearing source, the TCNT counter f

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU reque interrupt. After a compare match, TCNT starts counting up again from H'0000.

Rev. 2.00, 03/05, page 690 of 884

to H'0000.



Figure 16.8 Periodic Counter Operation

Waveform Output by Compare Match: The TPU can perform 0, 1, or toggle output corresponding output pin using compare match.

• Example of setting procedure for waveform output by compare match

Figure 16.9 shows an example of the setting procedure for waveform output by co




Figure 16.9 Example of Setting Procedure for Waveform Output by Compa

Rev. 2.00, 03/05, pag




Figure 16.10 Example of 0 Output/1 Output Operation

Figure 16.11 shows an example of toggle output.

In this example TCNT has been designated as a periodic counter (with counter clea performed by compare match B), and settings have been made so that output is togs compare match A and compare match B.




Figure 16.11 Example of Toggle Output Operation

Rev. 2.00, 03/05, page 692 of 884




Figure 16.12 Example of Input Capture Operation Setting Procedur





Figure 16.13 Example of Input Capture Operation

**Example of Synchronous Operation Setting Procedure:** Figure 16.14 shows an exa synchronous operation setting procedure.



- (2) When the TCNT counter of any of the channels designated for synchronous ope written to, the same value is simultaneously written to the other TCNT counters.
- (3) Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output etc.
- source. (5)

(4)

Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.

Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter

Figure 16.14 Example of Synchronous Operation Setting Procedure



For details of PWM modes, see section 16.4.5, PWM Modes.




Figure 16.15 Example of Synchronous Operation

Channel	Timer General Register	Buffer Register		
0	TGR0A	TGR0C		
	TGR0B	TGR0D		

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the correspondit transferred to the timer general register.

This operation is illustrated in figure 16.16.





Figure 16.16 Compare Match Buffer Operation



**Figure 16.17 Input Capture Buffer Operation** 

**Example of Buffer Operation Setting Procedure:** Figure 16.18 shows an example of operation setting procedure.




Figure 16.18 Example of Buffer Operation Setting Procedure

value in buffer register TGRC is simultaneously transferred to timer general regist This operation is repeated each time compare match A occurs.

For details of PWM modes, see section 16.4.5, PWM Modes.




Figure 16.19 Example of Buffer Operation (1)




Figure 16.20 Example of Buffer Operation (2)

#### PWM mode 1

specified by bits IOA3 to IOA0 and IOC3 to IOC0 in TIOR is performed in respondent match A and C, and the output specified by bits IOB3 to IOB0 and IOD3 TIOR in response to compare match B and D, from pins TIOCA and TIOCC. The value is the value set in TGRA or TGRC. If the set values of paired TGRs are identified to output value does not change when a compare match occurs.

PWM output is generated by pairing TGRA with TGRB and TGRC with TGRD.

In PWM mode 1, a maximum 4-phase PWM output is possible.

#### PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as du The output specified by TIOR is performed in response to a compare match. Also, counter is cleared by a synchronization register compare match, pin output values initial values set in TIOR. If the set values of the period and duty registers are ider output value does not change when a compare match occurs.

In PWM mode 2, a maximum 7-phase PWM output is possible by combined use v

synchronous operation.

The correspondence between PWM output pins and registers is shown in table 16.6.

7	TGRTA	HOCAT	HOCAT
	TGR1B		TIOCB1
2	TGR2A	TIOCA2	TIOCA2
	TGR2B		TIOCB2
	·	not possible for the TGR re	
	I mode	TPSC0 in TCR. At t	clock with bits TPSC2 he same time, select th bits CKEG1 and C
	clearing source 2		CCLR0 in TCR to se as the TCNT clearing
	, J		ate the TGR as an o




Figure 16.21 Example of PWM Mode Setting Procedure

Rev. 2.00, 03/05, page 702 of 884




Figure 16.22 Example of PWM Mode Operation (1)

Figure 16.23 shows an example of PWM mode 2 operation.

In this example, synchronous operation is designated for channels 0 and 1, TGR1B commatch is set as the TCNT clearing source, and 0 is set for the initial output value and 1 output value of the other TGR registers, to output a 5-phase PWM waveform.

In this case, the value set in TGR1B is used as the cycle, and the values set in the other the duty.

Rev. 2.00, 03/05, pag




Figure 16.23 Example of PWM Mode Operation (2)




Figure 16.24 Example of PWM Mode Operation (3)

usea.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an in whether TCNT is counting up or down.

Table 16.7 shows the correspondence between external clock pins and channels.

**Table 16.7 Phase Counting Mode Clock Input Pins** 

	External Clock Pins	
Channels	A-Phase	B-Phase
When channel 1 is set to phase counting mode	TCLKA	TCLKB
When channel 2 is set to phase counting mode	TCLKC	TCLKD

**Example of Phase Counting Mode Setting Procedure:** Figure 16.25 shows an example phase counting mode setting procedure.




Figure 16.25 Example of Phase Counting Mode Setting Procedure

Rev. 2.00, 03/05, page 706 of 884




Figure 16.26 Example of Phase Counting Mode 1 Operation

# Table 16.8 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	7_	
<u></u>	Low level	
7_	High level	
High level	7_	Down-cour
Low level		
<u></u>	High level	
7_	Low level	

Notes: __ : Rising edge

⁻L: Falling edge




Figure 16.27 Example of Phase Counting Mode 2 Operation

Table 16.9 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channel 1)	TCLKB (Channel 1)	0	
TCLKC (Channel 2)	TCLKD (Channel 2)	Operation	
High level		Don't care	
Low level		Don't care	
<u>_</u>	Low level	Don't care	
7_	High level	Up-count	
High level	<u></u>	Don't care	
Low level		Don't care	
<u></u>	High level	Don't care	
7_	Low level	Down-count	

Notes: _ : Rising edge

⁻L: Falling edge




Figure 16.28 Example of Phase Counting Mode 3 Operation

Table 16.10 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Don't care
Low level	7_	Don't care
	Low level	Don't care
7_	High level	Up-count
High level	7_	Down-cour
Low level	_ <del>_</del>	Don't care
<u>_</u>	High level	Don't care
7_	Low level	Don't care

Notes: 

☐: Rising edge

⁻L: Falling edge




Figure 16.29 Example of Phase Counting Mode 4 Operation

Table 16.11 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channel 1) TCLKC (Channel 2)	TCLKB (Channel 1) TCLKD (Channel 2)	Operation
High level		Up-count
Low level	7_	
	Low level	Don't care
<u></u>	High level	
High level	7_	Down-count
Low level		
	High level	Don't care
7	Low level	

Notes: __ : Rising edge

⁻L: Falling edge

corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is request interrupt request is cleared by clearing the status flag to 0.

Relative channel priorities can be changed by the interrupt controller, but the priority a channel is fixed. For details, see section 5, Interrupt Controller (INTC).

TGR0A input capture/compare match

TGR0B input capture/compare match

TGR0C input capture/compare match

TGR0D input capture/compare match

Description

Table 16.12 lists the TPU interrupt sources.

Interrupt

Source

TGI0A

TGI0B

TGI0C

TGI0D

TCI2U

**Table 16.12 TPU Interrupts** 

Channel

0

	TCI0V	TCNT0 overflow	Not possible
1	TGI1A	TGR1A input capture/compare match	Not possible
	TGI1B	TGR1B input capture/compare match	Not possible
	TCI1V	TCNT1 overflow	Not possible
	TCI1U	TCNT1 underflow	Not possible
2	TGI2A	TGR2A input capture/compare match	Not possible
	TGI2B	TGR2B input capture/compare match	Not possible
	TCI2V	TCNT2 overflow	Not possible

Not possible Note: This table shows the initial state immediately after a reset. The relative channel can be changed by the interrupt controller.

TCNT2 underflow



Rev. 2.00, 03/05, pag

**DMAC** 

Activation

Possible

Possible

Possible

Possible

one for each channel.

**Underflow Interrupt:** An interrupt is requested if the TCIEU bit in TIER is set to 1 will TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on channel. The in request is cleared by clearing the TCFU flag to 0. The TPU has two underflow interrupt for channels 1 and 2.

#### 16.5.2 DMAC Activation

The DMAC can be activated by the TGR input capture/compare match interrupt for a c details, see section 11, Direct Memory Access Controller (DMAC).

A total of four TPU input capture/compare match interrupts can be used as DMAC acti sources for channel 0.

Rev. 2.00, 03/05, page 712 of 884




Figure 16.30 Count Timing in Internal Clock Operation




Figure 16.31 Count Timing in External Clock Operation




Figure 16.32 Output Compare Output Timing

**Input Capture Signal Timing:** Figure 16.33 shows input capture signal timing.




Figure 16.33 Input Capture Input Signal Timing

Rev. 2.00, 03/05, page 714 of 884




Figure 16.34 Counter Clear Timing (Compare Match)




Figure 16.35 Counter Clear Timing (Input Capture)





Figure 16.36 Buffer Operation Timing (Compare Match)



**Figure 16.37 Buffer Operation Timing (Input Capture)** 

TCNT input clock				
TCNT	 N		N+1	
TONT	IN	\	IN+1	
TGR	N			
Compare match signal				
TGF flag		-		
TGI interrupt				

Figure 16.38 TGI Interrupt Timing (Compare Match)

Rev. 2.00, 03/05, pag




Figure 16.39 TGI Interrupt Timing (Input Capture)

**TCFV Flag/TCFU Flag Setting Timing:** Figure 16.40 shows the timing for setting of flag in TSR by overflow occurrence, and TCIV interrupt request signal timing.

Figure 16.41 shows the timing for setting of the TCFU flag in TSR by underflow occur TCIU interrupt request signal timing.




Figure 16.40 TCIV Interrupt Setting Timing

Rev. 2.00, 03/05, page 718 of 884




Figure 16.41 TCIU Interrupt Setting Timing

**Status Flag Clearing Timing:** After a status flag is read as 1 by the CPU, it is cleared 0 to it. When the DMAC is activated, the flag is cleared automatically. Figure 16.42 s timing for status flag clearing by the CPU, and figure 16.43 shows the timing for statu clearing by the DMAC.




Figure 16.42 Timing for Status Flag Clearing by CPU

Rev. 2.00, 03/05, pag




Figure 16.43 Timing for Status Flag Clearing by DMAC Activation

## 16.7 Usage Notes

Note that the kinds of operation and contention described below occur during TPU ope

**Input Clock Restrictions:** The input clock pulse width must be at least 1.5 states in the single-edge detection, and at least 2.5 states in the case of both-edge detection. The TP operate properly with a narrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks least 1.5 states, and the pulse width must be at least 2.5 states. Figure 16.44 shows the iconditions in phase counting mode.




Figure 16.44 Phase Difference, Overlap, and Pulse Width in Phase Counting

Rev. 2.00, 03/05, page 720 of 884

Contention between TCNT Write and Clear Operations: If the counter clear signal generated in the T2 state of a TCNT write cycle, TCNT clearing takes precedence and write is not performed.

Figure 16.45 shows the timing in this case.




Figure 16.45 Contention between TCNT Write and Clear Operation

Address	X TCNT address X
Write signal	
TCNT input clock	
TCNT	N M
	TCNT write data

Figure 16.46 Contention between TCNT Write and Increment Operatio

	Рф	
	Address	TGR address
	Write signal	
	Compare match signal	Inhibited
	TCNT	N N+1
	TGR	N
		TGR write data
ı		

Figure 16.47 Contention between TGR Write and Compare Match

Rev. 2.00, 03/05, pag

Рф	
Address	Buffer register address
Write signal	
Compare match signal	
Buffer register	N M Buffer register write
TGR	V M

Figure 16.48 Contention between Buffer Register Write and Compare Ma

Address	TGR address	
Read signal		_
Input capture signal		
TGR	N M	
Internal data bus	\( N	_

Figure 16.49 Contention between TGR Read and Input Capture

Rev. 2.00, 03/05, pag




Figure 16.50 Contention between TGR Write and Input Capture

Рф	
Address	Buffer register address
Write signal	
Input capture signal	
TCNT	N
TGR	M N
Buffer register	M

Figure 16.51 Contention between Buffer Register Write and Input Cap




Figure 16.52 Contention between Overflow and Counter Clearing




Figure 16.53 Contention between TCNT Write and Overflow

**Multiplexing of I/O Pins:** In the Chip, the TCLKA input pin is multiplexed with the pin, the TCLKB input pin with the TIOCD0 I/O pin, the TCLKC input pin with the T pin, and the TCLKD input pin with the TIOCB2 I/O pin. When an external clock is in compare match output should not be performed from a multiplexed pin.

**Interrupts and Module Stop Mode:** If module stop mode is entered when an interrupt requested, it will not be possible to clear the CPU interrupt source or DMAC activation activation of the sound therefore be disabled before entering module stop mode.

Rev. 2.00, 03/05, pag

Either of the following measures should therefore be taken when clearing flags in TSR

- 1. Execute clearing while the TPU timer is counting up.
- 2. If clearing when the TPU timer is stopped, write 0 to the flag again after executing

## 16.8.2 DMA Transfer by TPU0

When DMA transfer is performed by means of TPU channel 0 compare match or input internal logic interrupt requests (transfer requests) may not be cleared correctly. Theref not be possible to execute DMA transfer when a subsequent transfer request is generate channel 0 compare match or input capture.

Either of the following measures should therefore be taken when performing DMA transmeans of TPU channel 0 compare match or input capture.

- 1. Do not set on-chip RAM as the DMA transfer source or destination.
- 2. When on-chip RAM has not been set as the DMA transfer source or destination, ex transfer while the TPU channel 0 timer is counting up.

Rev. 2.00, 03/05, page 730 of 884

### 17.1.1 Features

The H-UDI has the following features conforming to the IEEE 1149.1 standard.

- Five test signals (TCK, TDI, TDO, TMS, and TRST)
- TAP controller
- Instruction register
- Data register
- Bypass register
- Boundary scan register

The H-UDI has seven instructions.

- Bypass mode
   Test mode conforming to IEEE 1149.1
- EXTEST mode
   Test mode corresponding to IEEE1149.1.
- SAMPLE/PRELOAD mode
   Test mode corresponding to IEEE1149.1.
- CLAMP mode
   Test mode corresponding to IEEE1149.1.
- HIGHZ mode
   Test mode corresponding to IEEE1149.1.
- IDCODE mode
   Test mode corresponding to IEEE1149.1.
- H-UDI interrupt
   H-UDI interrupt request to INTC

This chip does not support test modes other than bypass mode.

Rev. 2.00, 03/05, pag




Figure 17.1 H-UDI Block Diagram

Rev. 2.00, 03/05, page 732 of 884

Test reset	TRST	Input	Test reset input signal
Test data output	TDO	Output	Serial data output
l est data input	וטו	Input	Serial data input

#### **Register Configuration** 17.1.4

Bypass register

Boundary scan

register

Table 17.2 shows the H-UDI registers.

## **Table 17.2 Register Configuration**

Reg	ister	Abbreviation	R/W*1	Initial Value*2	Address
Instr	uction register	SDIR	R	H'E000	H'FFFFFCB0
Stati	us register	SDSR	R/W	H'0401	H'FFFFFCB2
Data	register H	SDDRH	R/W	Undefined	H'FFFFFCB4
Data	register L	SDDRL	R/W	Undefined	H'FFFFFCB6

ID code register **SDIDR** H'0101000F Notes: 1. Indicates whether the register can be read/written to by the CPU.

**SDBPR** 

**SDBSR** 

2. Initial value when the TRST signal is input. Registers are not initialized by a (power-on or manual) or in standby mode.

Instructions and data can be input to the instruction register (SDIR) and data register ( serial transfer from the test data input pin (TDI). Data from SDIR, the status register ( SDDR can be output via the test data output pin (TDO). The bypass register (SDBPR) register to which TDI and TDO are connected in bypass mode. The boundary scan register to which TDI and TDO are connected in bypass mode. (SDBSR) is a 330-bit register, and is connected to TDI and TDO in the SAMPLE/PRI EXTEST mode. The ID code register (SDIDR) is a 32-bit register; a fixed code can be TDO in the IDCODE mode. All registers, except SDBPR, SDBSR, and SDIDR, can be

from the CPU.

Rev. 2.00, 03/05, pag RENESAS

SDBPR	Possible	Possible
SDBSR	Possible	Possible
SDIDR	Impossible	Possible

#### 17.2 **External Signals**

#### 17.2.1 Test Clock (TCK)

The test clock pin (TCK) provides an independent clock supply to the H-UDI. As the c to TCK is supplied directly to the H-UDI, a clock waveform with a duty cycle close to

1 by internal pull-up.

#### 17.2.2 **Test Mode Select (TMS)**

The test mode select pin (TMS) is sampled on the rise of TCK. TMS controls the interr the TAP controller. If no signal is input, TMS is fixed at 1 by internal pull-up.

be input (for details, see section 21, Electrical Characteristics). If no clock is input, TC

#### 17.2.3 **Test Data Input (TDI)**

The test data input pin (TDI) performs serial input of instructions and data for H-UDI r TDI is sampled on the rise of TCK. If no signal is input, TDI is fixed at 1 by internal pu

#### 17.2.4 **Test Data Output (TDO)**

The test data output pin (TDO) performs serial output of instructions and data from Hregisters. Transfer is performed in synchronization with TCK. If there is no output, TD the high-impedance state.

Rev. 2.00, 03/05, page 734 of 884

	TS3	TS2	TS1	TS0	_	_	_
Initial value:	1	1	1	0	0	0	0
R/W:	R	R	R	R	R	R	R
Bit:	7	6	5	4	3	2	1
	_	_	_	_	_	_	_
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R

13

12

11

10

9

14

Bit:

15

The instruction register (SDIR) is a 16-bit register that can only be read by the CPU. I instructions can be transferred to SDIR by serial input from TDI. SDIR can be initialized to SDIR signal, but is not initialized by a reset or in standby mode.

SDIR defines 4 valid bits for instruction. If an instruction exceeding 4 bits is input, the of the serial data will be stored in SDIR.

Operation is not guaranteed if a reserved instruction is set in this register.

Bits 15 to 12—Test Set Bits (TS3 to TS0): Table 17.4 shows the instruction configura

			1	Reserved	
		1	0	Reserved	
			1	Reserved	
1	0	0	0	Reserved	
			1	Reserved	
		1	0	H-UDI interrupt	
			1	Reserved	
	1	0	0	Reserved	
			1	Reserved	
		1	0	IDCODE mode	(Initia
			1	BYPASS mode	

Bits 11 to 0—Reserved: These bits are always read as 0. The write value should always

Rev. 2.00, 03/05, page 736 of 884



Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R
The status register (	SDSR) is	a 16-bit re	egister tha	t can be re	ad and wr	ritten to by	the C

from TDO is possible for SDSR, but serial data cannot be written to SDSR via TDI. T bit is output by means of a 1-bit shift. In the case of a 2-bit shift, the SDTRF bit is firs followed by a reserved bit.

SDSR is initialized by TRST signal input, but is not initialized by a reset or in standby

Bits 15 to 1—Reserved: Bits 15 to 11 and 9 to 1 are always read as 0, and the write va always be 0. Bit 10 is always read as 1, and the write value should always be 1.

Bit 0—Serial Data Transfer Control Flag (SDTRF): Indicates whether H-UDI register accessed by the CPU. The SDTRF bit is reset by the TRST signal, but is not initialize or in standby mode.

Bit 0: SDTRF	Description
0	Serial transfer to SDDR has ended, and SDDR can be accessed
1	Serial transfer to SDDR in progress (

		-	_		-		
Initial value:	_	_	_	_	_	_	_
R/W:	R/W						

5

4

3

2

1

SDDRH and SDDRL are 16-bit registers that can be read and written to by the CPU. Stronnected to TDO and TDI for serial data transfer to and from an external device.

32-bit data is input and output in serial data transfer. If data exceeding 32 bits is input,

last 32 bits will be stored in SDDR. Serial data is input starting from the MSB of SDDR SDDRH), and output starting from the LSB (bit 0 of SDDRL).

This register is not initialized by a reset, in standby mode, or by the  $\overline{TRST}$  signal.

## 17.3.4 Bypass Register (SDBPR)

Bit:

The bypass register (SDBPR) is a one-bit shift register. In bypass mode, CLAMP mode, HIGHZ mode, SDBPR is connected to TDI and TDO, and the chip is excluded from the when a boundary scan test is conducted. SDBPR cannot be read or written to by the CF

## 17.3.5 Boundary Scan Register (SDBSR)

The boundary scan register (SDBSR), a shift register that controls the I/O terminals of provided on the PAD.

Using the EXTEST mode or the SAMPLE/PRELOAD mode, a boundary scan test conthe IEEE1149.1 standard can be performed.

For SDBSR, read/write by the CPU cannot be performed.

Table 17.5 shows the relationship between the terminals of the LSI and the boundary so

Rev. 2.00, 03/05, page 738 of 884

		Output	319
		Output enable	318
39	D4	Input	317
		Output	316
		Output enable	315
40	D5	Input	314
		Output	313
		Output enable	312
41	D6	Input	311
		Output	310
		Output enable	309
43	D7	Input	308
		Output	307
		Output enable	306
44	D8	Input	305
		Output	304
		Output enable	303
46	D9	Input	302
		Output	301

Output

Input

Input

Output

37

38

D2

D3

Output enable

Output enable

300

**3**25

324

323

322

321

		Output	292
		Output enable	291
51	D13	Input	290
		Output	289
		Output enable	288
53	D14	Input	287
		Output	286
		Output enable	285
54	D15	Input	284
		Output	283
		Output enable	282
55	D16	Input	281
		Output	280
		Output enable	279
56	D17	Input	278
		Output	277
		Output enable	276
57	D18	Input	275
		Output	274
		Output enable	273
59	D19	Input	272
		Output	271



68	D24	Input	257
		Output	256
		Output enable	255
70	D25	Input	254
		Output	253
		Output enable	252
71	D26	Input	251
		Output	250
		Output enable	249
72	D27	Input	248
		Output	247
		Output enable	246
73	D28	Input	245
		Output	244
		Output enable	243
74	D29	Input	242
		Output	241
		Output enable	240

Output

Input

Output

65

D23

Output enable

Output enable



Rev. 2.00, 03/05, pag

262

261

260

259

		Output enable	232
82	A1	Output	231
		Output enable	230
83	A2	Output	229
		Output enable	228
84	A3	Output	227
		Output enable	226
85	A4	Output	225
		Output enable	224
86	A5	Output	223
		Output enable	222
87	A6	Output	221
		Output enable	220
88	A7	Output	219
		Output enable	218
90	A8	Output	217
		Output enable	216
92	A9	Output	215
		Output enable	214
93	A10	Output	213
		Output enable	212
94	A11	Output	211



		Output enable	196
104	A19	Output	195
		Output enable	194
105	A20	Output	193
		Output enable	192
106	A21	Output	191
		Output enable	190
107	A22	Output	189
		Output enable	188
108	A23	Output	187
		Output enable	186
111	A24	Output	185
		Output enable	184
115	WAIT	Input	183
117	RAS	Output	182
		Output enable	181
118	CAS	Output	180
		Output enable	179

Output enable

Output enable

Output

Output

Output

100

102

103

A16

A17

A18

202

201

200

199

198

		Output enable	171
123	CAS3	Output	170
		Output enable	169
124	CAS2	Output	168
		Output enable	167
125	CAS1	Output	166
		Output enable	165
126	CAS0	Output	164
		Output enable	163
127 CKE	CKE	Output	162
		Output enable	161
128	RD	Output	160
		Output enable	159
129	REFOUT	Output	158
		Output enable	157
131	BS	Output	156
		Output enable	155
133	RD/WR	Output	154
		Output enable	153
134	CS0	Output	152
		Output enable	151

Output

Output enable

CS1

135



150

		•	
		Output enable	134
145	BRLS	Input	133
148	BGR	Output	132
		Output enable	131
151	PB15	Input	130
		Output	129
		Output enable	128
152	PB14	Input	127
		Output	126
		Output enable	125
153	PB13	Input	124
		Output	123
		Output enable	122
154	PB12	Input	121
		Output	120
		Output enable	119

Output

Input

Input

Output

Output

Output enable

Output enable

 $\overline{\mathsf{BH}}$ 

DREQ1

DREQ0

DACK1

DACK0

140

141

142

143

144

141

140

139

138

137

136

		Output	111	
		Output enable	110	
160	PB8	Input	109	
		Output	108	
		Output enable	107	
161	PB7	Input	106	
		Output	105	
		Output enable	104	
162	PB6	Input	103	
		Output	102	
		Output enable	101	
163	PB5	Input	100	
		Output	99	
		Output enable	98	
164	PB4	Input	97	
		Output	96	
		Output enable	95	
165	PB3	Input	94	
		Output	93	
		Output enable	92	
166	PB2	Input	91	
		Output	90	



		Output	81
		Output enable	80
172	PA12	Input	79
		Output	78
		Output enable	77
173	PA11	Input	76
		Output	75
		Output enable	74
174	PA10	Input	73
		Output	72
		Output enable	71
175	PA9	Input	70
		Output	69
		Output enable	68
176	PA8	Input	67
		Output	66
		Output enable	65
177	PA7	Input	64
		Output	63
		Output enable	62
178	PA6	Input	61

Output

Output enable

60

		Output enable	51
184	PA2	Input	50
		Output	49
		Output enable	48
185	PA1	Input	47
		Output	46
		Output enable	45
186	PA0	Input	44
		Output	43
		Output enable	42
187	RX–ER	Input	41
188	RX-DV	Input	40
189	COL	Input	39
190	CRS	Input	38
192	RX-CLK	Input	37
194	ERXD0	Input	36
195	ERXD1	Input	35
196	ERXD2	Input	34
197	ERXD3	Input	33
198	MDIO	Input	32
		Output	31
		Output enable	30

Output

Output enable

MDC

199



29

206	ETXD2	Output	20
		Output enable	19
207	ETXD3	Output	18
		Output enable	17
208	TX-ER	Output	16
		Output enable	15
1	ĪRL3	Input	14
2	ĪRL2	Input	13
3	ĪRL1	Input	12
4	ĪRL0	Input	11
5	NMI	Input	10
13	MD4	Input	9
14	MD3	Input	8
15	MD2	Input	7
16	MD1	Input	6
17	MD0	Input	5
24	CKPREQ/CKM	Input	4
25	CKPACK	Output	3
		Output enable	2
27	IVECF	Output	1

Note: The output enable signals are active-low. When an output enable signal is drive corresponding pin is driven. The exception is the output enable signal for the M

# to TDO

which is active-high.

Rev. 2.00, 03/05, pag

(4 bits)	(16 bits)	(11 bits)




Figure 17.2 TAP Controller State Transitions


Rev. 2.00, 03/05, pag

The H-UDI interrupt and serial transfer procedure is as follows.

- 1. An instruction is input to SDIR by serial transfer, and an H-UDI interrupt request is
- 2. After the H-UDI interrupt request is issued, the SDTRF bit in SDSR is monitored e
- After output of SDTRF = 1 from TDO is observed, serial data is transferred to SDD 3. On completion of the serial transfer to SDDR, the SDTRF bit is cleared to 0, and SD 3.
- accessed by the CPU. After SDDR has been accessed, SDDR serial transfer is enab setting the SDTRF bit to 1 in SDSR.4. Serial data transfer between an external device and the H-UDI can be carried out by
- monitoring the SDTRF bit in SDSR externally and internally.

Figures 17.3, 17.4, and 17.5 show the timing of data transfer between an external device H-UDI.

Rev. 2.00, 03/05, page 752 of 884



- In bypass mode
- SDTRF = 0
- End of SDDR shift access in serial transfer
- 2. SDSR/SDDR (Update-DR state) internal MUX switchover timing
  - · Switchover from SDSR to SDDR: On completion of serial transfer in whi SDTRF = 1 is output from TDO
  - · Switchover from SDDR to SDSR: On completion of serial transfer to SD

Figure 17.3 Data Input/Output Timing Chart (1)




Figure 17.4 Data Input/Output Timing Chart (2)




Figure 17.5 Data Input/Output Timing Chart (3)

Rev. 2.00, 03/05, page 754 of 884

The H-UDI pins can be placed in the boundary scan mode stipulated by IEEE1149.1 t command in SDIR.

## 17.5.1 Supported Instructions

The SH7615 supports the three essential instructions defined in IEEE1149.1 (BYPAS SAMPLE/PRELOAD, and EXTEST) and optional instructions (CLAMP, HIGHZ, an

**BYPASS:** The BYPASS instruction is an essential standard instruction that operates t register. This instruction shortens the shift path to speed up serial data transfer involvi chips on the printed circuit board. While this instruction is executing, the test circuit h on the system circuits. The instruction code is 1111.

**SAMPLE/PRELOAD:** The SAMPLE/PRELOAD instruction inputs values from the internal circuitry to the boundary scan register, outputs values from the scan path, and

onto the scan path. When this instruction is executing, the SH7615's input pin signals transmitted directly to the internal circuitry, and internal circuit values are directly out externally from the output pins. The SH7615's system circuits are not affected by exe instruction. The instruction code is 0100.

In a SAMPLE operation, a snapshot of a value to be transferred from an input pin to the circuitry, or a value to be transferred from the internal circuitry to an output pin, is late boundary scan register and read from the scan path. Snapshot latching is performed in synchronization with the rise of TCK in the Capture-DR state. Snapshot latching does normal operation of the SH7615.

In a PRELOAD operation, an initial value is set in the parallel output latch of the bour register from the scan path prior to the EXTEST instruction. Without a PRELOAD op when the EXTEST instruction was executed an undefined value would be output from pin until completion of the initial scan sequence (transfer to the output latch) (with the instruction, the parallel output latch value is constantly output to the output pin).

**EXTEST:** This instruction is provided to test external circuitry when the SH7615 is reprinted circuit board. When this instruction is executed, output pins are used to output



**CLAMP:** When the CLAMP instruction is enabled, the output pin outputs the value of boundary scan register that has been set by the SAMPLE/PRELOAD instruction. While CLAMP instruction is enabled, the state of the boundary scan register maintains the pro-

CLAMP instruction is enabled, the state of the boundary scan register maintains the pregardless of the state of the TAP controller.

A bypass register is connected between TDI and TDO. The related circuit operates in the way when the BYPASS instruction is enabled.

The instruction code is 0010.

**HIGHZ:** When the HIGHZ instruction is enabled, all output pins enter a high-impedar. While the HIGHZ instruction is enabled, the state of the boundary scan register maintain previous state regardless of the state of the TAP controller.

A bypass register is connected between TDI and TDO. The related circuit operates in the way when the BYPASS instruction is enabled.

The instruction code is 0011.

**IDCODE:** When the IDCODE instruction is enabled, the value of the ID code register from TDO with LSB first when the TAP controller is in the Shift-DR state. While this is being executed, the test circuit does not affect the system circuit.

When the TAP controller is in the Test-Logic-Reset state, the instruction register is init the IDCODE instruction.

The instruction code is 1110.

#### 17.5.2 Notes on Use

- 1. Boundary scan mode does not cover clock-related signals (EXTAL, XTAL, CKIO, CAP2).
- 2. Boundary scan mode does not cover reset-related signals (RES, ASEMODE).
- 3. Boundary scan mode does not cover H-UDI-related signals (TCK, TDI, TDO, TMS
- 4. Fix the ASEMODE pin high.

Rev. 2.00, 03/05, page 756 of 884

- In data transfer, data input/output starts with the LSB. Figure 17.6 shows serial dainput/output.
- When data that exceeds the number of bits of the register connected between TDI serially transferred, the serial data that exceeds the number of register bits and out TDO is the same as that input from TDI.
- If the H-UDI serial transfer sequence is disrupted, a TRST reset must be executed should then be retried, regardless of the transfer operation.
- TDO is output at the falling edge of TCK when one of six instructions defined in I is selected. Otherwise, it is output at the rising edge of TCK.





Figure 17.6 Serial Data Input/Output (1)





(2) In H-UDI interrupt mode, after SDTRF = 1 is read from TDO when an H-UDI interrupt is gen SDDRH and SDDRL are captured into the shift register in Capture-DR, and in Shift-DR bits SDDRL and bits 0 to 15 of SDDRH are output in that order from TDO.




Figure 17.6 Serial Data Input/Output (2)




Figure 17.6 Serial Data Input/Output (3)

Rev. 2.00, 03/05, pag

RENESAS

Α	PA2	I/O	Port	LNKSTA	I	EtherC	_	_	_	_
Α	PA1	I/O	Port	EXOUT	0	EtherC	_	_	_	_
Α	PA0	I/O	Port	_	_	_	_	_	_	_
В	PB15	I/O	Port	_	_	_	SCK1	I/O	SCIF1	_
В	PB14	I/O	Port	_	_	_	RXD1	I	SCIF1	_
В	PB13	I/O	Port	_	_	_	TXD1	0	SCIF1	_
В	PB12	I/O	Port	SRCK2	I	SIO2	RTS	0	SCIF1	STATS1
В	PB11	I/O	Port	SRS2	I	SIO2	CTS	I	SCIF1	STATS0
В	PB10	I/O	Port	SRXD2	I	SIO2	TIOCA1	I/O	TPU1	_
В	PB9	I/O	Port	STCK2	I	SIO2	TIOCB1	I/O	TPU1	_
В	PB8	I/O	Port	STS2	I/O	SIO2	TIOCA2	I/O	TPU2	_
В	PB7	I/O	Port	STXD2	0	SIO2	TIOCB2	I/O	TPU2	_
В	PB6	I/O	Port	SRCK1	I	SIO1	SCK2	I/O	SCIF2	_
В	PB5	I/O	Port	SRS1	I	SIO1	RXD2	I	SCIF2	_
В	PB4	I/O	Port	SRXD1	I	SIO1	TXD2	0	SCIF2	_
В	PB3	I/O	Port	STCK1	I	SIO1	TIOCA0	I/O	TPU0	_
В	PB2	I/O	Port	STS1	I/O	SIO1	TIOCB0	I/O	TPU0	_
В	PB1	I/O	Port	STXD1	0	SIO1	TIOCC0	I/O	TPU0	_
В	PB0	I/O	Port	_	_	_	TIOCD0	I/O	TPU0	WOL
Note	es: In t	he initial	state, t	function 1 is	sele	cted.				
	*	The initia	al value	e is "input."						
		•		orackets indi ked functions			•		•	01, MD0) in

RENESAS

PA9

PA8

PA6

PA5

PA4

**CKPO** 

WDTOVF O

Α

Α

Α

Α

Α

Α

I/O

I/O

I/O

I/O

I/O

0

Port

Port

WDT

Port

Port

Port

Port

STS0

PA7

**FTCI** 

FTI

**FTOA** 

**FTOB** 

STXD0

I/O

0

I/O

I

0

0

SIO0

SIO0

Port

FRT

**FRT** 

**FRT** 

**FRT** 

Port B control register	PBCR	R/W	H'0000	H'FFFFFC88
Port B I/O register	PBIOR	R/W	H'0000	H'FFFFFC8A
Port B control register 2	PBCR2	R/W	H'0000	H'FFFFFC8E

14

0

R

#### 18.3 **Register Descriptions**

Bit:

R/W:

Initial value:

#### 18.3.1 Port A Control Register (PACR)

15

0

R

Bit:	7	6	5	4	3	2	1
	PA7MD	PA6MD	PA5MD	PA4MD	PA3MD	PA2MD	PA1M
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

13

0

R/W

12

0

R/W

11

0

R/W

PA13MD PA12MD PA11MD PA10MD PA9N

10

0

R/W

14 multiplex pins in port A. PACR is initialized to H'0000 by a power-on reset. It is not initialized by a manual res

The port A control register (PACR) is a 16-bit read/write register that selects the func-

standby mode or sleep mode.

Bits 15 and 14—Reserved: These bits are always read as 0. The write value should always read as 0.

Rev. 2.00, 03/05, pag

٤

٤

9

0

R/W

0	General input/output (PA12)
1	SIO0 serial receive synchronous input (SRS0)
Rit 11 DA11 Mod	e Bit (PA11MD): Selects the function of pin PA11/SRX
DIL II—FAII MOU	e bit (FATTWID). Selects the function of pin FATT/SK2
Bit 11: PA11MD	Description
0	General input/output (PA11)
1	SIO0 serial receive data (SRXD0)
Bit 10—PA10 Mode	e Bit (PA10MD): Selects the function of pin PA10/STC
Bit 10—PA10 Mod	e Bit (PA10MD): Selects the function of pin PA10/STC  Description
	•
Bit 10: PA10MD	Description
<b>Bit 10: PA10MD</b>	Description General input/output (PA10)
<b>Bit 10: PA10MD</b> 0 1	Description General input/output (PA10)
<b>Bit 10: PA10MD</b> 0 1	Description  General input/output (PA10)  SIO0 serial transmit clock (STCK0)

(Ir

(Ir

(Ir

(Ir

(Ir

Bit 8—PA8 Mode Bit (PA8MD): Selects the function of pin PA8/STXD0.			
Bit 8: PA8MD	Description		
	General input/output (PA8)		

SIO0 serial transmit data output (STXD0)

SIO0 serial transmit synchronous input/output (STS0)

4 of 884 **₹ENES∆S** 

Bit 5: PA5MD	Description	
0	General input/output (PA5)	(
1	FRT input capture input (FTI)	
Bit 4—PA4 Mode	e Bit (PA4MD): Selects the function of pin PA4/FTO4.	
Bit 4: PA4MD	Description	
0	General input/output (PA4)	(
1	FRT output compare output (FTOA)	
Bit 3—PA3 Mode Bit 3: PA3MD	e Bit (PA3MD): Selects the function of pin CKPO/FTOB.  Description	
	•	(
Bit 3: PA3MD	Description	(
Bit 3: PA3MD 0 1	Description Peripheral module clock output (CKPO)	(
Bit 3: PA3MD  0  1  Bit 2—PA2 Mode	Description  Peripheral module clock output (CKPO)  FRT output compare output (FTOB)  e Bit (PA2MD): Selects the function of pin PA2/LNKSTA.	(
Bit 3: PA3MD  0  1  Bit 2—PA2 Mode  Bit 2: PA2MD	Description  Peripheral module clock output (CKPO)  FRT output compare output (FTOB)  e Bit (PA2MD): Selects the function of pin PA2/LNKSTA.  Description	(

RENESAS

Rev. 2.00, 03/05, pag

Description

General input/output (PA6)

FRT clock input (FTCI)

Bit 5—PA5 Mode Bit (PA5MD): Selects the function of pin PA5/FTI.

Bit 6: PA6MD

0

1

(11

## 18.3.2 Port A I/O Register (PAIOR)

Bit:

Initial value:

R/W:	R	R	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PA7IOR	PA6IOR	PA5IOR	PA4IOR	_	PA2IOR	PA1IOI
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R	R/W	R/W

PA13IOR PA12IOR PA11IOR PA10IOR PA9IO

correspond to individual pins in port A. PAIOR is enabled when port A pins function a input pins (PA13 to PA4 and PA2 to PA0), and disabled otherwise. When port A pins f PA13 to PA0, a pin becomes an output when the corresponding bit in PAIOR is set to 1 input when the bit is cleared to 0.

The port A I/O register (PAIOR) is a 16-bit read/write register that selects the input/out direction of the 14 multiplex pins in port A. Bits PA13IOR to PA4IOR and PA2IOR to

PAIOR is initialized to H'0000 by a power-on reset. It is not initialized by a manual restandby mode or sleep mode.

R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PB11 MD1	PB11 MD0	PB10 MD1	PB10 MD0	PB9 MD1	PB9 MD0	PB8 MD1
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bits 15 and 14—PB	15 Mode	Rite 1 and	0 (DD 15)	ID 1 DD 1	73 (DO) T	11 1	_
of pin PB15/SCK1.  Bit 15: PB15MD1		PB15MD			5MD0): 1	hese bits	select t
•			0 Desc	cription			select t
Bit 15: PB15MD1	Bit 14:		0 Desc				select t
Bit 15: PB15MD1	Bit 14:		O Desc Gene Rese	cription eral input/o	output (PE	315)	(

Bit:

Initial value:

15

PB15

MD1

0

14

PB15

MD0

0

13

PB14

MD1

0

12

PB14

MD0

0

11

PB13

MD1

0

10

PB13

MD0

0

Bits 13 and 12—PB of pin PB14/RXD1.		PB14MD1, PB14MD0): These bits se	lect
Bit 13: PB14MD1	Bit 12: PB14MD0	Description	
0	0	General input/output (PB14)	(
	1	Reserved	
1	0	SCIF1 serial data input (RXD1)	
	1	Reserved	



Rev. 2.00, 03/05, pag

9

PB1

MD. 0 Bits 9 and 8—PB12 Mode Bits 1 and 0 (PB12MD1, PB12MD0): These bits select the fi pin PB12/SRCK2/RTS/STATS1.

Bit 9: PB12MD1	Bit 8: PB12MD0	Description
0	0	General input/output (PB12) (I
	1	SIO2 serial receive clock input (SRCK2)
1	0	SCIF1 transmit request (RTS)
	1	BSC status 1 output (STATS1)

Bits 7 and 6—PB11 Mode Bits 1 and 0 (PB11MD1, PB11MD0): These bits select the fi pin PB11/SRS2/CTS/STATS0.

Bit 7: PB11MD1	Bit 6: PB11MD0	Description
0	0	General input/output (PB11) (I
	1	SIO2 serial receive synchronous input (SF
1	0	SCIF1 transmit permission (CTS)
	1	BSC status 0 output (STATS0)

Bits 5 and 4—PB10 Mode Bits 1 and 0 (PB10MD1, PB10MD0): These bits select the f pin PB10/SRXD2/TIOCA1.

Bit 5: PB10MD1	Bit 4: PB10MD0	Description			
0	0	General input/output (PB10)			
	1	SIO2 serial receive data input (SRXD2)			
1	0	TPU1 input capture input/output compare (TIOCA1)			
	1	Reserved			

Note:	*	Timer clock input C (TCLKC) is selected when the TPU phase counting m
		according to the setting of bits TPSC2 to TPSC0 in TCR.

Bits 1 and 0—PB8 Mode Bits 1 and 0 (PB8MD1, PB8MD0): These bits select the fun PB8/STS2/TIOCA2.

Bit 1: PB8MD1	Bit 0: PB8MD0	Description
0	0	General input/output (PB8) (
	1	SIO2 serial transmit synchronous input/o
1	0	TPU2 input capture input/output compare (TIOCA2)
	1	Reserved

# Port B Control Register 2 (PBCR2)

Bit:

15

PB7

MD1

14

PB7

MD0

Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	PB3	PB3	PB2	PB2	PB1	PB1	PB(
	MD1	MD0	MD1	MD0	MD1	MD0	MD ²
Initial value:	0	0	0	0	0	0	0
R/M·	R/M	R/M	RΛΛ	R/M	RΛΛ	RΛΛ	RΛΛ

13

PB6

MD1

12

PB6

MD0

11

PB5

MD1

10

PB5

MD0

9

PB₄

MD.

Note:	*	Timer clock input D (TCLKD) is selected when the TPU phase counting mode according to the setting of bits TPSC2 to TPSC0 in TCR.
		according to the setting of bits 17302 to 17300 in 10K.

Bits 13 and 12—PB6 Mode Bits 1 and 0 (PB6MD1, PB6MD0): These bits select the fupin PB6/SRCK1/SCK2.

Bit 13: PB6MD1	Bit 12: PB6MD0	Description
0	0	General input/output (PB6)
	1	SIO1 serial receive clock input (SRCK1)
1	0	SCIF2 serial clock input/output (SCK2)
	1	Reserved

Bits 11 and 10—PB5 Mode Bits 1 and 0 (PB5MD1, PB5MD0): These bits select the fupin PB5/SRS1/RXD2.

pm 1 20, 5115 1, 14 11		
Bit 11: PB5MD1	Bit 10: PB5MD0	Description
0	0	General input/output (PB5) (
	1	SIO1 serial receive synchronous input (S
1	0	SCIF2 serial data input (RXD2)
	1	Reserved

Bits 9 and 8—PB4 Mode Bits 1 and 0 (PB4MD1, PB4MD0): These bits select the func PB4/SRXD1/TXD2.

Bit 9: PB4MD1	Bit 8: PB4MD0	Description	
0	0	General input/output (PB4)	(1
	1	SIO1 serial receive data input (SRXD1)	)
1	0	SCIF2 serial data output (TXD2)	
	1	Reserved	
	•	-	

Rev. 2.00, 03/05, page 770 of 884



Bits 5 and 4—PB2 Mode Bits 1 and 0 (PB2MD1, PB2MD0): These bits select the fun PB2/STS1/TIOCB0.

Bit 5: PB2MD1	Bit 4: PB2MD0	Description		
0	0	General input/output (PB2)		
	1	SIO1 serial transmit synchronous input/o		
1	0	TPU0 input capture input/output compare (TIOCB0)		
	1	Reserved		

Bits 3 and 2—PB1 Mode Bits 1 and 0 (PB1MD1, PB1MD0): These bits select the fur PB1/STXD1/TIOCC0/TCLKA.

Bit 3: PB1MD1	Bit 2: PB1MD0	Description
0	0	General input/output (PB1)
	1	SIO1 serial transmit data output (STXD1
1	0	TPU0 input capture input/output compare (TIOCC0)*
	1	Reserved
		·

Note: * Timer clock input A (TCLKA) is selected when the TPU phase counting mo according to the setting of bits TPSC2 to TPSC0 in TCR.

Timer clock input B (TCLKB) is selected when the TPU phase counting mod Note:

14

PB14

according to the setting of bits TPSC2 to TPSC0 in TCR.

#### 18.3.4 Port B I/O Register (PBIOR)

15

PB15

Bit:

	IOR						
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						
Bit:	7	6	5	4	3	2	1
	PB7	PB6	PB5	PB4	PB3	PB2	PB1
	IOR						
Initial value:	0	0	0	0	0	0	0
R/W:	R/W						

13

PB13

12

PB12

11

PB11

10

PB10

9

PB9

The port B I/O register (PBIOR) is a 16-bit read/write register that selects the input/out direction of the 16 multiplex pins in port B. Bits PB15IOR to PB0IOR correspond to in pins in port B. PBIOR is enabled when port B pins function as general input pins (PB1) and disabled otherwise. When port B pins function as PB15 to PB0, a pin becomes an o the corresponding bit in PBIOR is set to 1, and an input when the bit is cleared to 0.

PBIOR is initialized to H'0000 by a power-on reset. It is not initialized by a manual res standby mode or sleep mode.

## 19.2 Port A

Port A is an input/output port with the 14 pins shown in figure 19.1. Of the 14 pins, the has no port data register bit, and is multiplexed as an internal clock pin.




Figure 19.1 Port A

Rev. 2.00, 03/05, pag

### 19.2.2 Port A Data Register (PADR)

15

14

Bit:

		1			1		
Initial value:	0	0	0	0	0	0	0
R/W:	R	R	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PA7DR	PA6DR	PA5DR	PA4DR	_	PA2DR	PA1DF
Initial value:	0	0	0	0	0	0	0
R/W·	R/M	RΜ	R/M	RΛM	R	R/M	R/M

13

12

11

PA13DR PA12DR PA11DR PA10DR PA9DF

10

9

The port A data register (PADR) is a 16-bit read/write register that stores port A data. It and 3 are reserved: they always read 0, and the write value should always be 0. Bits PAPAODR correspond to pins PA13 to PA0. When a pin functions as a general output, if a written to PADR, that value is output directly from the pin, and if PADR is read, the read is returned directly regardless of the pin state. When a pin functions as a general input, read the pin state, not the register value, is returned directly. If a value is written to PADR although that value is written into PADR it does not affect the pin state. Table 19.2 sun port A data register read/write operations.

PADR is initialized to H'0000 by a power-on reset. It is not initialized by a manual reset standby mode or sleep mode.

Rev. 2.00, 03/05, page 774 of 884

## 19.3 Port B

Port B is an input/output port with the 16 pins shown in figure 19.2.




Figure 19.2 Port B

## 19.3.2 Port B Data Register (PBDR)

15

14

Bit:

	PB15DR	PB14DR	PB13DR	PB12DR	PB11DR	PB10DR	PB9DF
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit:	7	6	5	4	3	2	1
	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DF
Initial value:	0	0	0	0	0	0	0
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W

13

12

11

10

9

The port B data register (PBDR) is a 16-bit read/write register that stores port B data. E PB15DR to PB0DR correspond to pins PB15 to PB0. When a pin functions as a general avalue is written to PBDR, that value is output directly from the pin, and if PBDR is register value is returned directly regardless of the pin state. When a pin functions as a input, if PBDR is read the pin state, not the register value, is returned directly. If a value to PBDR, although that value is written into PBDR it does not affect the pin state. Tableshows port B data register read/write operations.

PBDR is initialized to H'0000 by a power-on reset. It is not initialized by a manual resestandby mode or sleep mode.

Rev. 2.00, 03/05, page 776 of 884



## 20.1.1 Power-Down Modes

The following modes and function are provided as power-down modes:

- 1. Sleep mode
- 2. Standby mode
- 3. Module standby function (UBC, DMAC, DSP, FRT, SCIF1 to SCIF2, TPU, SIO0 to SIO2)

Table 20.1 shows the transition conditions for entering the modes from the program estate, as well as the CPU and peripheral module states in each mode and the procedure canceling each mode.

Rev. 2.00, 03/05, pag

instruction
executed
with SBY
bit set to 0
in SBYCR1

mode

20.1.2

Standby mode	SLEEP instruction executed with SBY bit set to 1 in SBYCR1	Halted	Halted	Halted	Halted, and register values held	UBC: Halted, and register values held Other than UBC: Halted	Held or high impedance
Module standby function	MSTP bit for relevant module is set to 1	Runs	Runs	When MSTP is 1, the clock supply is halted		When an MSTP bit is 1, the clock supply to the relevant module is halted	FRT, and SCIF1, 2 pins are initialized, and others operate

# Table 20.2 shows the register configuration.

Register

Standby control register 1

Table 20.2 Register Configuration

	8	<b>-</b>
Name		Abbreviation

Standby control register 2	SBYCR2	R/W	H'00	H'FFFFFE93

SBYCR1

R/W

R/W

**Initial Value** 

H'00

**Address** 

H'FFFFFE91

Ac

8

	R/W:	R/W	R/W	R/W	R/W	R/W	R	R/W
Standby commode. SBY	_	,			read/write	register th	at sets th	e powei
Bit 7—Star	ndby (SB)	Y): Speci	fies transi	tion to sta	ndby mod	e. To ente	r the stan	dby mo

Description

Bit 6: HIZ

WDT (set the TME bit in WTCSR to 0) and set the SBY bit.

Bit 7: SBY	Description	
0	Executing a SLEEP instruction puts the chip into sleep mode	(Ir
1	Executing a SLEEP instruction puts the chip into standby mode	

Bit 6—Port High Impedance (HIZ): Selects whether output pins are set to high imped retain the output state in standby mode. When HIZ = 0 (initial state), the specified pin output state. When HIZ = 1, the pin goes to the high-impedance state. See appendix B States during Resets, Power-Down States and Bus Release State, for which pins are co

0	Pin state retained in standby mode (I
1	Pin goes to high impedance in standby mode
Bit 5—N	odule Stop 5 (MSTP5): Specifies halting the clock supply to the user break

(UBC). When the MSTP5 bit is set to 1, the supply of the clock to the UBC is halted. clock halts, the UBC registers retain their pre-halt state. Do not set this bit while the U running.

Bit 5: MSTP5	Description	
0	UBC running	(1
1	Clock supply to UBC halted	

RENESAS

Bit 3—Module Stop 3 (MSTP3): Specifies halting the clock supply to the DSP unit. W MSTP3 bit is set to 1, the supply of the clock to the DSP unit is halted. When the clock operation result prior to the halt is retained. This bit should be set when the DSP unit is When the DSP unit is halted, no instructions with a DSP register, MACH, or MACL as

Bit 3: MSTP3	Description	
0	DSP running	(Init
1	Clock supply to DSP halted	

Bit 2—Reserved: This bit is always read as 0. The write value should always be 0.

Bit 1—Module Stop 1 (MSTP1): Specifies halting the clock supply to the 16-bit free-rutimer (FRT). When the MSTP1 bit is set to 1, the supply of the clock to the FRT is halt the clock halts, all FRT registers are initialized except the FRT interrupt vector register which holds its previous value. When MSTP1 is cleared to 0 and the FRT begins running starts operating from its initial state.

Bit 1: MSTP1	Description	
0	FRT running	(In
1	Clock supply to FRT halted	

Bit 0—Reserved: This bit is always read as 0. The write value should always be 0.

can be used.

mode state. SBYCR2 is initialized to H'00 by a reset.

Bits 7 and 6—Reserved: These bits are always read as 0. The write value should always

Bit 5—Module Stop 11 (MSTP11): Specifies halting the clock supply to the 16-bit tin unit (TPU). When the MSTP11 bit is set to 1, the supply of the clock to the TPU is ha the clock halts, the TPU retains its pre-halt state, and the TPU interrupt vector register retains its pre-halt value. Therefore, when MSTP11 is cleared to 0 and the clock supply is resumed, the TPU starts operating again.

# Bit 5: MSTP11 Description

BILS. WISTETT	Description	
0	TPU running	(1
1	Clock supply to TPU halted	

Bit 4—Module Stop 10 (MSTP10): Specifies halting the clock supply to SIO channel MSTP10 bit is set to 1, the supply of the clock to SIO channel 2 is halted. When the c SIO channel 2 retains its pre-halt state, and the SIO channel 2 interrupt vector register retains its pre-halt value. Therefore, when MSTP10 is cleared to 0 and the clock supple channel 2 is restarted, operation starts again.

## Bit 4: MSTP10 Description

-
SIO channel 2 running
Clock supply to SIO channel 2 halted

(In

Bit 2—Module Stop 8 (MSTP8): Specifies halting the clock supply to SIO channel 0. WMSTP8 bit is set to 1, the supply of the clock to SIO channel 0 is halted. When the clock SIO channel 0 retains its pre-halt state, and the SIO channel 0 interrupt vector register is retains its pre-halt value. Therefore, when MSTP8 is cleared to 0 and the clock supply to SIO channel 0.

channel 0 is restarted, operation starts again.

Bit 2: MSTP8	Description	
0	SIO channel 0 running	(Init
1	Clock supply to SIO channel 0 halted	

Bit 1—Module Stop 7 (MSTP7): Specifies halting the clock supply to SCIF2. When the bit is set to 1, the supply of the clock to SCIF2 is halted. When the clock halts, the SCIF are initialized, but the SCIF2 interrupt vector register in the INTC retains its pre-halt varieties, when MSTP7 is cleared to 0 and SCIF2 begins running again, it starts operates initial state.

Bit 1: MSTP7	Description	
0	SCIF2 running	(Ir
1	Clock supply to SCIF2 halted	
		<u> </u>

Bit 0—Module Stop 6 (MSTP6): Specifies halting the clock supply to SCIF1. When the bit is set to 1, the supply of the clock to SCIF1 is halted. When the clock halts, the SCIF are initialized, but the SCIF1 interrupt vector register in the INTC retains its pre-halt varieties are initially to the SCIF1 interrupt vector register in the INTC retains its pre-halt varieties, when MSTP6 is cleared to 0 and SCIF1 begins running again, it starts operates initial state.

Bit 0: MSTP6	Description	
0	SCIF1 running	(In
1	Clock supply to SCIF1 halted	



#### 20.3.2 **Canceling Sleep Mode**

Sleep mode is canceled by an interrupt, DMA address error, power-on reset, or manual **Cancellation by an Interrupt:** When an interrupt occurs, sleep mode is cancelled and

exception handling is executed. Sleep mode is not canceled if the interrupt cannot be because its priority level is equal to or less than the mask level set in the CPU's status

(SR) or if an interrupt by an on-chip peripheral module is disabled at the peripheral m

Cancellation by a DMA Address Error: If a DMA address error occurs, sleep mode and DMA address error exception handling is executed.

**Cancellation by a Power-On Reset:** A power-on reset cancels sleep mode.

**Cancellation by a Manual Reset:** A manual reset cancels sleep mode.

#### 20.4 **Standby Mode**

#### 20.4.1 **Transition to Standby Mode**

To enter standby mode, set the SBY bit to 1 in SBYCR1, then execute the SLEEP ins chip switches from the program execution state to standby mode. The NMI interrupt of accepted when the SLEEP instruction is executed, or for the following five cycles. In mode, the clock supply to all on-chip peripheral modules is halted as well as the CPU

register contents are held, and some on-chip peripheral modules are initialized.

Rev. 2.00, 03/05, pag

CONTROLLE (DIVIAC)	DMA operation register	<ul> <li>DMA destination address registers 0 and 1</li> <li>DMA transfer count registers 0 and 1</li> <li>DMA request/ response selection control registers 0 and 1</li> </ul>	
		<ul> <li>Vector number setting registers DMA0 and DMA1</li> </ul>	
Watchdog timer (WDT)	Bits 7 to 5 of the timer control/status register Reset control/status register	Bits 2 to 0 of the timer control/status register Timer counter	
16-bit free-running timer (FRT)	All registers	_	
Serial communication interface with FIFO (SCIF1 to SCIF2)	All registers	_	
Serial I/O (SIO0 to SIO2)	_	All registers	
High-performance user debugging interface (H-UDI)	_	All registers	
16-bit timer pulse unit (TPU)	_	All registers	_
Pin function controller (PFC)		All registers	_
Ethernet controller direct memory access controller (E-DMAC)	All registers	_	_
Ethernet controller (EtherC)	All registers	_	_
Others	_	Standby control registers 1 and 2	_
		Frequency modification register	

mode (when the clock starts after oscillation has stabilized). The low level at the NMI be held for at least 3 cycles after the start of clock signal output from the CKIO pin. W mode is canceled by a rising edge in the NMI signal, insure that the NMI pin goes low standby mode is entered (when the clock is halted), and goes high on recovering from mode (when the clock starts after oscillation has stabilized). The high level at the NM be held for at least 3 cycles after the start of clock signal output from the CKIO pin.

standby mode is entered (when the clock is naited), and goes low on recovering from

**Cancellation by a Power-On Reset:** A power-on reset cancels standby mode.

**Cancellation by a Manual Reset:** A manual reset cancels standby mode.

#### 20.4.3 Standby Mode Cancellation by NMI Interrupt

The following example describes moving to the standby mode upon the fall of the NM clearing the standby mode when the NMI signal rises. Figure 20.1 shows the timing.

interrupt control register (ICR) has been set to 0 (detect falling edge), an NMI interrupt accepted. When the NMIE bit is set to 1 (detect rising edge) by the NMI exception set the standby bit (SBY) of the standby control register 1 (SBYCR1) is set to 1 and a SL instruction is executed, the standby mode is entered. The standby mode is cleared the NMI pin level changes from low level to high level. The high level at the NMI pin sho

When the NMI pin level changes from high to low after the NMI edge select bit (NMI

for at least 3 cycles after the start of clock signal output from the CKIO pin.






Figure 20.1 Standby Mode Cancellation by NMI Interrupt

#### 20.4.4 Clock Pause Function

When the clock is input from the CKIO pin, the clock frequency can be modified or the stopped. The CKPREQ/CKM pin is provided for this purpose. Note that clock pauses a accepted while the watchdog timer (WDT) is operating (i.e. when the timer enable bit (the WDT's timer control/status register (WTCSR) is 1). When the clock pause request used, the standby bit (SBY) in the standby control register 1 (SBYCR1) must be set to inputting the request signal. The clock pause function is used as described below.

- 1. Set the TME bit in the watchdog timer's WTCSR register to 0, and set the SBY bit SBYCR1 to 1.
- 2. Apply a low level to the  $\overline{CKPREQ}/CKM$  pin.
- 3. When the chip enters the standby state internally, a low level is output from the  $\overline{\text{CK}}$
- 4. After confirming that the CKPACK pin has gone low, perform clock halting or frequenciation.
- To cancel the clock pause state (standby state), apply a high level to the CKPREQ/(Inside the chip, the standby state is canceled by detecting a rising edge at the CKP pin.)
- 6. When PLL circuit 1 is operational, the WDT starts counting up inside the chip. Who circuit 1 is halted, the WDT is not activated.

Rev. 2.00, 03/05, page 788 of 884




Figure 20.2 Clock Pause Function Timing Chart (PLL Circuit 1 Operator)

Figure 20.3 shows the clock pause function timing chart when the PLL circuit is halte




Figure 20.3 Clock Pause Function Timing Chart (PLL Circuit 1 Halte

RENESAS




Figure 20.4 Clock Pause Function Timing Chart (Cancellation by NMI In

## 20.4.5 Notes on Standby Mode

- When the chip enters standby mode during use of the cache, disable the cache before the mode transition. Initialize the cache beforehand when the cache is used after ret standby mode. The contents of the on-chip RAM are not retained in standby mode is used as on-chip RAM.
- If an on-chip peripheral register is written in the 10 clock cycles before the chip transtandby mode, read the register before executing the SLEEP instruction.
   When using clock mode 0, 1, or 2, the CKIO pin is the clock output pin. Note the formula of the clock output pin.
- when standby mode is used in these clock modes. When standby mode is canceled unstable clock is output from the CKIO pin during the oscillation settling time after input. This also applies to clock output in the case of cancellation by a power-on resmanual reset. Power-on reset and manual reset input should be continued for a period equal to for the oscillation settling time.
- 4. Before entering the standby mode, stop operation of the internal DMAC (E-DMAC DMAC).

Rev. 2.00, 03/05, page 790 of 884

With the module standby function, the external pins of the DMAC and SIO0 to SIO2 peripheral modules retain their states prior to halting, as do DMAC, DSP, and SIO0 to registers. The external pins of the FRT, SCIF1 to SCIF2, and TPU are reset and all the are initialized.

An on-chip peripheral module corresponding to a module standby bit must not be swi module standby state while it is running. Also, interrupts from a module placed in the state should be disabled.

## 20.5.2 Clearing the Module Standby Function

Clear the module standby function by clearing the MSTP11 to MSTP3, MSTP1 bits, opower-on reset or manual reset.

RENESAS

Power supply voltage (internal)	V _{CC}	-0.3 to +4.2
Power supply voltage (5 V I/O)	PV _{CC}	-0.3 to +7.0
Input voltage (excluding 5 V I/O)	$V_{in}$	-0.3 to V _{CC} +0.3
Input voltage (5 V I/O)	$V_{in}$	-0.3 to PV _{CC} +0.3
Operating temperature	T _{opr}	-20 to +75
Storage temperature	T _{stg}	-55 to +125

Notes: 1. Permanent damage to the chip may result if the maximum ratings are exce 2. When powering on, turn on the 5 V I/O power supply (PV_{CC}) after, or at the

as, the internal power supply (V_{CC}). When powering off, cut V_{CC} after, or at time as,  $PV_{CC}$ .

	EXTAL, CKIO	=	$V_{CC} \times 0.9$	_	V _{CC} + 0.3	V	
	Other input pins	=	$V_{CC} \times 0.7$	_	V _{CC} + 0.3	V	
voltage	RES, NMI, MD4 to MD0, TRST, CKPREQ/CKM	V _{IL}	-0.3	_	V _{CC} × 0.1	V	
	Other input pins	_	-0.3	_	0.8	V	
trigger	PB14/RXD1, PB5/SRS1/RXD2	V _T	_	_	0.8	V	
input voltage		V _T ⁺	4.0	_	_	V	PV _{CC} =
voltage		V _T ⁺	2.6	_	_	V	Other t
		$V_T^+ - V_T^-$	0.3	_	_	V	
leakage	All input pins	I _{in}	_	_	1.0	μA	$V_{in} = 0.$ $V_{CC} - 0.$
current							$V_{in} = 0.$ PV _{CC} –
leakage	All I/O and output pins (off status)	I _{TSI}	_	_	1.0	μA	$V_{in} = 0.$ $V_{CC} - 0$
current							$V_{in} = 0.$ $PV_{CC} -$
	Both 3.3 V and 5 V	V _{OH}	PV _{CC} - 0.7	_	_	V	$I_{OH} = -2$
voltage	Other output pins	_	V _{CC} - 0.5	_	_	V	$I_{OH} = -2$
			V _{CC} – 1.0	_	_	V	I _{OH} = -
•	Both 3.3 V and 5 V	$V_{OL}$	_	_	0.6	V	$I_{OL} = 1$ .
voltage	Other output pins		_	_	0.4	V	$I_{OL} = 1$ .

 $V_{\text{IH}}$ 

2.6

 $V_{CC} \times 0.9$  —  $V_{CC} + 0.3$  V

PV_{CC} + 0.3 V

Input high RES, NMI,

MD4 to MD0, TRST, CKPREQ/CKM Both 3.3 V and 5 V

voltage

						not us
	Sleep mode	_	_	250	mA	3.6 V,
						opera
						62.5 N
						periph
						modul
	Standby mode	_	_	990	μA	
Note:	Do not leave the PLLV _{CC} and	PLLV _{SS} pins o	pen wher	n the PL	L circuit is r	not use

the PLLV_{CC} pin to V_{CC} and the PLLV_{SS} pin to V_{SS}.

## **Table 21.3 Permissible Output Currents**

Conditions:  $V_{CC} = PLLV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V}$ 

$\mathbf{v}_{SS} = \mathbf{P}\mathbf{v}_{SS} = \mathbf{PLL}\mathbf{v}_{SS} = 0 \mathbf{v},$	1a = -20  to  +	/5°C		
Item	Symbol	Min	Тур	Max
Permissible output low current (per pin)	I _{OL}	_	_	2.0

Permissible output low current (total)

Permissible output high current (per pin)

 $\Sigma$ (-I_{OH}) Permissible output high current (total) 25

Note: To protect chip reliability, do not exceed the output current values in table 21.3.

 $\Sigma I_{\text{OL}}$ 

-l_{OH}

Rev. 2.00, 03/05, pag

62.5 N

80

2.0

Item		Symbol	Min	Тур	Max	Unit	N
Operating	CPU, DSP	f	1	_	62.5	MHz	tı
frequency	External bus (SDRAM not used)	_	1	_	31.25		t∈
	External bus (SDRAM used)	_	1	_	62.5	<del>_</del>	t _E
	Peripheral modules	_	1	_	31.25	<del></del>	t _F

t _{EXR}	_	4	ns
t _{EXF}	_	4	ns
f _{CKI}	1	31.25	MHz
t _{CKIcyc}	32	1000	ns
t _{CKIL}		_	ns
t _{CKIH}	8 ^{*3} , 12 ^{*4}	_	ns
t _{CKIR}	_	4	ns
t _{CKIF}	_	4	ns
f _{OP}	1 ^{*5} , 8 ^{*6}	62.5	MHz
t _{cyc}	16	1000 ^{*5} , 125 ^{*6}	ns
t _{CKOL}	3	_	ns
t _{CKOH}	3	_	ns
t _{CKOR}	_	5	ns
t _{CKOF}	_	5	ns
t _{CKPCYC}	32	1000	ns
t _{CKPOL}	11		ns
tcкрон	11		ns
t _{CKPOr}	_	5	ns
t _{CKPOf}	_	5	ns
t _{OSC1}	10	_	ms
t _{OSC2}	10	_	ms
t _{osc3}	10	_	ms
t _{PLL}	1	_	ms
		ev. 2.00, 03	/05. pad
	texf fcki tckicyc ttckil tckil	техе — fcкі 1 1 32 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	texf — 4 fcki 1 31.25 tckicyc 32 1000 tckil 8*3, 12*4 — tckih 8*3, 12*4 — tckih — 4 tckih — 4 tckif — 4 fop 1*5, 8*6 62.5 tckol 3 — tckol 3 — tckol 3 — tckol 3 — tckol 1000*5, 125*6 tckol 1 — tckor — 5 tckor — 5 tckor — 5 tckor — 5 tckpcyc 32 1000 tckpol 11 — tckpol 10 — tosc2 10 —

**L**EXcyc

 $t_{\mathsf{EXL}}$ 

 $t_{\mathsf{EXH}}$ 

1000

ns

ns

8*1, 12*2

8*1, 12*2

EXTAL Clock input cycle time

EXTAL clock input low-level pulse width

EXTAL clock input high-level pulse width




Figure 21.1 EXTAL Clock Input Timing




Figure 21.2 CKIO Clock Input Timing




Figure 21.3 CKIO Clock Output Timing

Rev. 2.00, 03/05, page 798 of 884

Figure 21.4 CKPO Clock Output Timing




Figure 21.5 Power-On Oscillation Stabilization Time at Power-On




Figure 21.6 Oscillation Stabilization Time after Standby Recovery (Recovery

RENESAS

Note: Oscillation stabilization time when using on-chip crystal oscillator

Figure 21.7 Oscillation Stabilization Time after Standby Recovery (Recovery




Figure 21.8 PLL Synchronization Stabilization Time

RES pulse width	t _{RESW}	20		t _{Pcvc}	
<u> </u>					
NMI reset setup time	t _{NMIRS}	t _{Pcyc} + 10		ns	
NMI reset hold time	$t_{NMIRH}$	$t_{Pcyc} + 10$	_	ns	
NMI rise and fall time	t _{NMIr} ,	_	200	ns	
	t _{NMIf}				
RES setup time*	t _{RESS}	3t _{Ecyc} + 40	_	ns	2
NMI setup time*	t _{NMIS}	40	_	ns	
IRL3 to IRL0 setup time*	t _{IRLS}	30	_	ns	
NMI hold time	t _{NMIH}	20	_	ns	
IRL3 to IRL0 hold time*	t _{IRLH}	20	_	ns	
BRLS setup time	t _{BLSS}	10	_	ns	:
BRLS hold time	t _{BLSH}	5	_	ns	
BGR delay time	t _{BGRD}	_	15	ns	
Bus tri-state delay time	t _{BOFF}	0	35	ns	
		_			

Bus buffer on time  $t_{BON} = 0$  35 ns

Note: * The RES, NMI, and RL3 to RL0 signals are asynchronous inputs. If the season shown here are observed, a transition is judged to have occurred at the fall if the setup times cannot be observed, recognition may be delayed until the

the clock.




Figure 21.9 Reset Input Timing

RENESAS




Figure 21.10 Interrupt Signal Input Timing




Figure 21.11 Bus Release Timing

					20, 01 10 00, 40, 42, 4
CS delay time 2	t _{CSD2}	_	14	ns	21.12, 13, 34, 35, 40,
Read/write delay time	t _{RWD}	1	14	ns	21.12, 13, 16, 17, 19, 26, 29 to 35, 40, 43 to
Read strobe delay time 1	t _{RSD1}	_	14	ns	21.12, 13, 16, 17, 23, 38, 40, 41, 43 to 45
Read data setup time 1	t _{RDS1}	8	_	ns	21.12, 34, 38, 43 to 45
Read data setup time 2 (EDO)	t _{RDS2}	8	_	ns	21.40, 41
Read data setup time 3 (SDRAM)	t _{RDS3}	6.5	_	ns	21.16, 17
Read data hold time 2	t _{RDH2}	0	_	ns	21.12, 43
Read data hold time 4 (SDRAM)	t _{RDH4}	2	_	ns	21.16, 17
Read data hold time 5 (DRAM)	t _{RDH5}	0	_	ns	21.34, 38
Read data hold time 6 (EDO)	t _{RDH6}	3	_	ns	21.40, 41
Read data hold time 7 (EDO)	t _{RDH7}	1	_	ns	21.40
Read data hold time 8 (interrupt vector)	t _{RDH8}	2	_	ns	21.44, 45
Write enable delay time 1	t _{WED1}	_	14	ns	21.12, 13
Write data delay time 1 (except t _{Ecyc} :t _{Pcyc} = 1:1)	t _{WDD1}	_	22	ns	21.13, 23, 25, 27, 35,
Write data delay time 2 (t _{Ecyc} :t _{Pcyc} = 1:1)	t _{WDD2}	_	12	ns	21.26, 28
Write data hold time 1	t _{WDH1}	2	_	ns	21.13, 23, 25 to 28, 3
Data buffer on time	$t_{\text{DON}}$	_	15	ns	21.13, 23, 25, 26, 35
Data buffer off time	t _{DOF}		15	ns	21.13, 23, 25, 26, 35

 $t_{\text{\footnotesize{BSD}}}$ 

 $t_{\text{CSD1}} \\$ 

1

BS delay time

CS delay time 1

15

14

ns

21.12, 13, 16, 17, 19,

26, 29, 31, 32, 34, 35,

21.12, 13, 16, 17, 19,

29, 31 to 35, 40, 42, 4

CAS delay time 1 (SDRAM)	t _{CASD1}	1	14	ns	21.16, 17, 18, 19, to 33, 43
CAS delay time 2 (DRAM)	t _{CASD2}	_	14	ns	21.34, 35, 38 to 42
DQM delay time	t _{DQMD}	1	14	ns	21.16, 17, 19 to 21 30
CKE delay time	t _{CKED}	1	14	ns	21.33
OE delay time 1	t _{OED1}	_	14	ns	21.40
OE delay time 2	t _{OED2}	_	14	ns	21.40
IVECF delay time	t _{IVD}	_	15	ns	21.44, 45
Row address setup time	t _{ASR}	0	_	ns	21.34, 35, 40
Column address setup time	t _{ASC}	0	_	ns	21.34, 35, 38, 39,
Data input setup time	t _{DS}	0	_	ns	21.35, 39
Read/write address setup time	t _{AS}	0	_	ns	21.12, 13
REFOUT delay time	t _{REFOD}		15	ns	21.47

 $t_{\mathsf{RASD3}}$ 

14

ns

21.40

RAS delay time 3 (EDO)

Read/write delay time	t _{RWD}	2.5	9.5	ns	21.16, 17, 19, 21, 2 29, 30, 31, 32, 33
DQM delay time	t _{DQMD}	2.5	9.5	ns	21.16, 17, 19, 20, 2 27, 28, 29, 30
RAS delay time 1 (SDRAM)	t _{RASD1}	2.5	9.5	ns	21.16, 17, 18, 21, 2 26, 29, 30, 31, 32, 3
CAS delay time 1 (SDRAM)	t _{CASD1}	2.5	9.5	ns	21.16, 17, 18, 19, 2 27, 28, 29, 31, 32, 3
CKE delay time	t _{CKED}	2.5	9.5	ns	21.33

2

4

2.5

 $t_{\text{WDD2}}$ 

 $t_{\text{WDH1}}$ 

 $t_{\mathsf{AD}}$ 

t_{CSD1}

9.5

11

9.5

ns

ns

ns

ns

21.26, 28

21.26, 28

21.16, 17, 19, 21, 23

21.16, 17, 19, 21, 23

Rev. 2.00, 03/05, pag

28, 29, 31, 32, 33

29, 31, 32, 33


Write data delay time 2

Write data hold time 1

Address delay time

CS delay time 1

 $(I\phi:E\phi=1:1)$ 



Notes: 1.  $t_{RDH2}$  is measured from the rise of  $\overline{CSn}$  or  $\overline{RD}$ , whichever comes first. 2. DACKn waveform when active-high is specified

Figure 21.12 Basic Read Cycle (No Wait)

Rev. 2.00, 03/05, page 806 of 884




Figure 21.13 Basic Write Cycle (No Wait)




Figure 21.14 Basic Bus Cycle (1 Wait Cycle)

Rev. 2.00, 03/05, page 808 of 884




Figure 21.15 Basic Bus Cycle (External Wait Input)




Figure 21.16 Synchronous DRAM Read Bus Cycle (RCD = 1 Cycle, CAS Latency = 1 Cycle, Burst = 4)

Rev. 2.00, 03/05, page 810 of 884




Figure 21.17 Synchronous DRAM Single Read Bus Cycle (RCD = 1 Cycle, CAS Latency = 1 Cycle, Burst = 4)

RENESAS




Figure 21.18 Synchronous DRAM Read Bus Cycle (RCD = 2 Cycles, CAS Latency = 2 Cycles, Burst = 4)

Rev. 2.00, 03/05, page 812 of 884




Figure 21.19 Synchronous DRAM Read Bus Cycle (Bank Active, Same Row Access, CAS Latency = 1 Cycle)




Figure 21.20 Synchronous DRAM Read Bus Cycle (Bank Active, Same Row Access, CAS Latency = 2 Cycles)




Figure 21.21 Synchronous DRAM Read Bus Cycle (Bank Active, Different Row Access, TRP = 1 Cycle, RCD = 1 Cycle, CAS Latence





Figure 21.22 Synchronous DRAM Read Bus Cycle (Bank Active, Different Roy TRP = 2 Cycles, RCD = 1 Cycle, CAS Latency = 1 Cycle)




Notes: 1. Dotted line shows the case where synchronous DRAM in a different CS spacessed.

2. DACKn waveform when active-high is specified

Figure 21.23 Synchronous DRAM Write Bus Cycle (RASD = 0, RCD = 1 Cycle, TRWL = 1 Cycle)

Rev. 2.00, 03/05, pag




accessed.

2. DACKn waveform when active-high is specified

Figure 21.24 Synchronous DRAM Write Bus Cycle (RASD = 0, RCD = 2 Cycles, TRWL = 2 Cycles)


Rev. 2.00, 03/05, page 818 of 884



Note: DACKn waveform when active-high is specified

Figure 21.25 Synchronous DRAM Write Bus Cycle (Bank Active, Same Row Access, Except t_{Ecyc}:t_{Pcyc} 1:1)


Rev. 2.00, 03/05, pag



Note: DACKn waveform when active-high is specified


Figure 21.26 Synchronous DRAM Write Cycle (Bank Active, Same Row Access, Iφ:Εφ = 1:1)

Rev. 2.00, 03/05, page 820 of 884



 $\label{eq:Figure 21.27} Figure 21.27 \quad Synchronous DRAM \ Continuous \ Write \ Cycle \\ (Bank \ Active, Same \ Row \ Access, Except \ t_{Ecyc} : t_{Pcyc} \ 1:1)$ 

RENESAS



Note: DACKn waveform when active-high is specified

Figure 21.28 Synchronous DRAM Continuous Write Cycle (Bank Active, Same Row Access, I\u00f3:E\u00e9 = 1:1)

Rev. 2.00, 03/05, page 822 of 884




Figure 21.29 Synchronous DRAM Write Bus Cycle (Bank Active, Different Row Access, TRP = 1 Cycle, RCD = 1 Cycle)

RENESAS





Figure 21.30 Synchronous DRAM Write Bus Cycle (Bank Active, Different Row Access, TRP = 2 Cycles, RCD = 2 Cycles)

Rev. 2.00, 03/05, page 824 of 884



between the two is determined by the number of cycles specified by TRP.

Figure 21.31 Synchronous DRAM Auto-Refresh Cycle (TRAS = 4 Cycles)

RENESAS




Figure 21.32 Synchronous DRAM Auto-Refresh Cycle (Shown from Precharge Cycle, TRP = 1 Cycle, TRAS = 4 Cycles)

Rev. 2.00, 03/05, page 826 of 884





Figure 21.33 Synchronous DRAM Self-Refresh Cycle (TRAS = 3)



Notes: 1.  $t_{RDH5}$  is measured from the rise of  $\overline{RD}$  or  $\overline{CASxx}$ , whichever comes first.

2. DACKn waveform when active-high is specified

Figure 21.34 DRAM Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

Rev. 2.00, 03/05, page 828 of 884




Figure 21.35 DRAM Write Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

RENESAS




Figure 21.36 DRAM Bus Cycle (TRP = 2 Cycles, RCD = 2 Cycles, 1 Wait)

Rev. 2.00, 03/05, page 830 of 884




Figure 21.37 DRAM Bus Cycle (TRP = 1 Cycle, RCD = 1 Cycle, External Wait Input)

RENESAS




Figure 21.38 DRAM Burst Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

Rev. 2.00, 03/05, page 832 of 884





Figure 21.39 DRAM Burst Write Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

RENESAS



Notes: DACKn waveform when active-high is specified

*  $t_{RDH7}$  is measured from the rise of  $\overline{RAS}$  or  $\overline{CAS} \cdot \overline{OE}$ , whichever comes first.

Figure 21.40 EDO Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

Rev. 2.00, 03/05, page 834 of 884




Figure 21.41 EDO Burst Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Wait)

RENESAS





Figure 21.42 DRAM  $\overline{CAS}$ -Before- $\overline{RAS}$  Refresh Cycle (TRP = 1 Cycle, TRAS = 2 Cycles)

Rev. 2.00, 03/05, page 836 of 884



Note: DACKn waveform when active-high is specified

Figure 21.43 Burst ROM Read Cycle (Wait = 1)

RENESAS




Figure 21.44 Interrupt Vector Fetch Cycle (No Wait,  $I\phi$ :  $E\phi = 1:1$ )




Figure 21.45 Interrupt Vector Fetch Cycle (No Wait, Except  $t_{Ecyc}$ : $t_{Pcyc}$  1:1)




Figure 21.46 Interrupt Vector Fetch Cycle (External Wait Input, Except  $t_{Ecyc}$ : $t_{Pcyc}$  1:1)





Figure 21.47 REFOUT Delay Time

Rev. 2.00, 03/05, page 840 of 884



**L**DRQH

DREQU, DREQT HOLD LITTLE

Figure 21.48 DREQ0, DREQ1 Input Timing

(t _{Ecyc} :t _{Pcyc} = 1:1)	LFICS	50	_	ns	Z
Input capture input setup time (t _{Ecyc} :t _{Pcyc} = 1:2)	t _{FICS}	t _{cyc} + 50	_	ns	2
Input capture input setup time (t _{Ecyc} :t _{Pcyc} = 1:4)	t _{FICS}	3t _{cyc} + 50	_	ns	2
Input capture input hold time	t _{FICH}	50	_	ns	2
Timer clock input setup time (t _{Ecyc} :t _{Pcyc} = 1:1)	t _{FCKS}	50	_	ns	2
Timer clock input setup time (t _{Ecyc} :t _{Pcyc} = 1:2)	t _{FCKS}	t _{cyc} + 50	_	ns	2
Timer clock input setup time (t _{Ecyc} :t _{Pcyc} = 1:4)	t _{FCKS}	3t _{cyc} + 50	_	ns	2
Timer clock pulse width (single edge specified)	t _{FCKWH}	4.5	_	t _{Pcyc}	2
Timer clock pulse width (both edges specified)	t _{FCKWL}	8.5	_	t _{Pcyc}	_




Figure 21.49 FRT Input/Output Timing ( $t_{Ecyc}$ : $t_{Pcyc} = 1:1$ )

CKIO

TRI Input/Output Timing (Except t_{Ecyc}:t_{Pcyc} 1:1)

 $t_{\mathsf{FCKWL}}$ 

FTCI

Figure 21.51 FRT Clock Input Timing ( $t_{Ecyc}$ : $t_{Pcyc} = 1:1$ )

 $t_{\mathsf{FCKWH}}$ 




Figure 21.52 FRT Clock Input Timing (Except t_{Ecyc}:t_{Pcyc} 1:1)

input clock cycle (synchronous mode)	<b>l</b> scyc	О	_	<b>l</b> Pcyc	
Input clock pulse width	t _{SCKW}	0.4	0.6	t _{scyc}	2
Transmit data delay time (synchronous mode)	t _{TXD}	_	100	ns	2
Receive data setup time (synchronous mode)	t _{RXS}	100	_	ns	
Receive data hold time (synchronous mode)	t _{RXH}	100	_	ns	
RTS delay time	t _{RTSD}	_	100	ns	2
CTS setup time (synchronous mode)	t _{CTSS}	100	_	ns	
CTS hold time (synchronous mode)	t _{CTSH}	100	_	ns	




Figure 21.53 Input Clock Input/Output Timing




Figure 21.54 SCI Input/Output Timing (Synchronous Mode)

Rev. 2.00, 03/05, page 844 of 884

# Figure 21.55 RTS and CTS Input/Output Timing

## Table 21.11 16-Bit Timer-Pulse Unit

Conditions:  $V_{CC} = PLLV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V}/3.3 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}/3.3 \text{ V}/$ 

Item		Symbol	Min	Max	Unit
Timer output delay t	ime	t _{TOCD}	_	100	ns
Timer input setup tir $(t_{Ecyc}:t_{Pcyc} = 1:1)$	ne	t _{TICS}	50	_	ns
Timer input setup tir $(t_{Ecyc}:t_{Pcyc} = 1:2)$	ne	t _{TICS}	t _{cyc} + 50	_	ns
Timer input setup tir $(t_{Ecyc}:t_{Pcyc} = 1:4)$	ne	t _{TICS}	3t _{cyc} + 50	_	ns
Timer clock input set $(t_{Ecyc}:t_{Pcyc} = 1:1)$	t _{TCKS}	50	_	ns	
Timer clock input set $(t_{Ecyc}:t_{Pcyc} = 1:2)$	t _{TCKS}	t _{cyc} + 50	_	ns	
Timer clock input setup time (t _{Ecyc} :t _{Pcyc} = 1:4)		t _{TCKS}	3t _{cyc} + 50	_	ns
Timer clock pulse width	Single edge specified	t _{TCKWH}	1.5	_	t _{cyc}
	Both edges specified	t _{TCKWL}	2.5	_	

Figure 21.56 TPU Input/Output Timing ( $t_{Ecyc}$ : $t_{Pcyc}$  = 1:1)




Figure 21.57 TPU Input/Output Timing (Except t_{Ecyc}:t_{Pcyc} 1:1)




Figure 21.58 TPU Clock Input Timing




Figure 21.59 Watchdog Timer Output Timing  $(t_{Ecyc}:t_{Pcyc}=1:1)$ 




Figure 21.60 Watchdog Timer Output Timing (Except  $t_{Ecyc}$ : $t_{Pcyc}$  1:1)

SRCK, STCK clock input low-level width	t _{WL}	$0.4  imes t_{ ext{slcyc}}$	_	ns
SRCK, STCK clock input high-level width	t _{WH}	$0.4  imes t_{ ext{slcyc}}$	_	ns
SRS input setup time	t _{RSS}	15	_	ns
SRS input hold time	t _{RSH}	10	_	ns
SRXD input setup time	t _{SRDS}	15	_	ns
SRXD input hold time	t _{SRDH}	10	_	ns
STS input setup time	t _{TSS}	15	_	ns
STS input hold time	t _{TSH}	10	_	ns
STS output delay time	t _{TSD}	0	20	ns
STXD output delay time	t _{TDD}	0	20	ns

Note: * Specified as tPcyc or 66.7, whichever is greater.




Figure 21.61 SIO Input Clock Timing

# Figure 21.62 SIO Receive Timing




Figure 21.63 SIO Transmit Timing (TMn = 0 Mode)




Figure 21.64 SIO Transmit Timing (TMn = 1 Mode)

RENESAS

TCK clock input high-level width	$t_{TCKH}$	0.4	0.6	$t_{tcyc}$	
TCK clock input low-level width	t _{TCKL}	0.4	0.6	t _{tcyc}	
TRST pulse width	t _{TRSW}	20	_	t _{tcyc}	21
TRST setup time	t _{TRSS}	40	_	ns	
TMS setup time	t _{TMSS}	30	_	ns	21
TMS hold time	t _{TMSH}	10	_	ns	
TDI setup time	t _{TDIS}	30	_	ns	
TDI hold time	t _{TDIH}	10	_	ns	
TDO delay time	t _{TDOD}	0	30	ns	

Note: * Specified as tPcyc or 66.7, whichever is greater.




Figure 21.65 H-UDI Clock Timing




Figure 21.66 H-UDI  $\overline{TRST}$  Timing

Rev. 2.00, 03/05, page 850 of 884




Figure 21.67 H-UDI Input/Output Timing

## 21.3.10 I/O Port Timing

# Table 21.15 I/O Port Timing

Conditions:  $V_{CC} = PLLV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}, PV_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}/3.3 \text{ V} \pm 0.3 \text{ V}$ 

 $V_{SS} = PV_{SS} = PLLV_{SS} = 0 \text{ V}, \text{ Ta} = -20 \text{ to } +75^{\circ}\text{C}$ 

Item	Symbol	Min	Max	Unit	F
Port output data delay time	t _{PWD}	_	50	ns	2
Port input data setup time (t _{Ecyc} :t _{Pcyc} = 1:1)	t _{PRS}	50	_	ns	2
Port input data setup time (t _{Ecyc} :t _{Pcyc} = 1:2)	t _{PRS}	t _{cyc} + 50	_	ns	2
Port input data setup time (t _{Ecyc} :t _{Pcyc} = 1:4)	t _{PRS}	3t _{cyc} + 50	_	ns	
Port input data hold time	t _{PRH}	50	_	ns	2

Rev. 2.00, 03/05, pag



Figure 21.68 I/O Port Input/Output Timing ( $t_{Ecyc}$ : $t_{Pcyc} = 1:1$ )




Figure 21.69 I/O Port Input/Output Timing (Except t_{Ecyc}:t_{Pcyc} 1:1)

	$t_{RDVh}$	3	_	_	ns
ERXD[3:0] setup time	t _{ERDs}	10	_	_	ns
ERXD[3:0] hold time	t _{ERDh}	3	_	_	ns
RX-ER setup time	t _{RERs}	10	_	_	ns
RX-ER hold time	t _{RERh}	3	_	_	ns
MDIO setup time	t _{MDIOs}	10	_	_	ns
MDIO hold time	t _{MDIOh}	10	_	_	ns
MDIO output data hold time*	t _{MDIOdh}	5	_	18	ns
WOL output delay time	$t_{WOLd}$	1	_	14	ns
EXOUT output delay time	t _{EXOUTd}	1	_	25	ns

^LTENd

 $t_{\text{ETDd}}$ 

 $t_{\text{CRSs}}$ 

 $t_{\text{CRSh}}$ 

 $t_{\text{COLs}} \\$ 

 $t_{COLh}$ 

 $t_{\mathsf{Rcyc}}$ 

 $t_{\text{RDVs}}$ 

J

10

10

10

10

40

10

20

20

HS

ns

ns

ns

ns

ns

ns

ns

1 A-EIN Output delay time

CRS setup time

CRS hold time

COL setup time

COL hold time

RX-CLK cycle time

RX-DV setup time

ETXD[3:0] output delay time

Rev. 2.00, 03/05, pag




Figure 21.70 MII Transmit Timing (Normal Operation)




Figure 21.71 MII Transmit Timing (Case of Conflict)




Figure 21.72 MII Receive Timing (Normal Operation)

Rev. 2.00, 03/05, page 854 of 884





Figure 21.77 EXOUT Output Timing







Figure 21.79 BH Output Timing

Figure 21.80 BUSHIZ Bus Timing

Rev. 2.00, 03/05, pag

The output load circuit is shown in figure 21.80.



CL is the total value, including the capacitance of the test jig, etc. The capacitance of eas follows:

30 pF: CKIO, A24-A0, D31-D0, BS, RD, CS4-CS0, DQMUU/WE3-DQMLL/WE0, CARAS, CAS/OE, DACK1, DACK0

50 pF: All other pins

IOL and IOH values are as shown in table 21.3, Permissible Output Currents.

Figure 21.81 Output Load Circuit

Rev. 2.00, 03/05, page 858 of 884

H'FFFFFC04	SICTR0	_	_	_	_	_	_	_	_
H'FFFFFC05	_	_	TM	SE	DL	TIE	RIE	TE	RE
H'FFFFFC06	SISTR0	_	_	_	_	_	_	_	_
H'FFFFFC07	_	_	_	_	_	TERR	RERR	TDRE	RDR
H'FFFFFC08 to H'FFFFFC0F		_	_	_	_	_	_	_	_
H'FFFFFC10	SIRDR1								
H'FFFFFC11	_								
H'FFFFFC12	SITDR1								
H'FFFFFC13	<del>_</del>								
H'FFFFFC14	SICTR1	_	_	_	_	_	_	_	_
H'FFFFFC15	<del>_</del>	_	TM	SE	DL	TIE	RIE	TE	RE
H'FFFFFC16	SISTR1	_	_	_	_	_	_	_	_
H'FFFFFC17	_	_	_	_	_	TERR	RERR	TDRE	RDR
H'FFFFFC18 to H'FFFFFC1F	_	_	_	_	_	_	_	_	_
H'FFFFFC20	SIRDR2								
H'FFFFFC21	_								
H'FFFFFC22	SITDR2								
H'FFFFFC23	<del>_</del>								
H'FFFFFC24	SICTR2	_	_	_	_	_	_	_	_
H'FFFFFC25		_	TM	SE	DL	TIE	RIE	TE	RE
H'FFFFFC26	SISTR2	_	_	_	_	_	_	_	_
H'FFFFFC27	_	_	_	_	_	TERR	RERR	TDRE	RDR

Address

H'FFFFC00 H'FFFFC01 H'FFFFC02

H'FFFFC03

Name

SIRDR0

SITDR0

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Rev. 2.00, 03/05, pag

Bit 0

H'FFFFFC51	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1	MD0
H'FFFFFC52	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
H'FFFFFC53	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
H'FFFFFC54	TIER0	_	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
H'FFFFFC55	TSR0	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
H'FFFFFC56	TCNT0								
H'FFFFFC57	_								
H'FFFFFC58	TGR0A								
H'FFFFFC59	<del></del>								
H'FFFFFC5A	TGR0B								
H'FFFFFC5B	_								
H'FFFFFC5C	TGR0C								
H'FFFFFC5D	_								
H'FFFFFC5E	TGR0D								
H'FFFFFC5F	<del></del>								
H'FFFFFC60	TCR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC
H'FFFFFC61	TMDR1	_	_	_	_	MD3	MD2	MD1	MD0
H'FFFFFC62	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
H'FFFFFC63	_	_	_	_	_	_	_	_	_
H'FFFFFC64	TIER1	_	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
H'FFFFFC65	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
H'FFFFFC66	TCNT1								
H'FFFFFC67	_								
H'FFFFFC68	TGR1A								

H'FFFFC50 TCR0

H'FFFFC69

H'FFFFFC6B H'FFFFC6C — H'FFFFC6F

H'FFFFC6A TGR1B

Rev. 2.00, 03/05, page 860 of 884

CCLR2

CCLR1

CCLR0

CKEG1

CKEG0

TPSC2

TPSC0

TPSC1

H'FFFFFC7A	TGR2B								
H'FFFFFC7B	_								
H'FFFFFC7C to H'FFFFFC7F	_	_	_	_	_	_	_	_	_
H'FFFFFC80	PACR	_	_	PA13MD	PA12MD	PA11MD	PA10MD	PA9MD	PA8M
H'FFFFFC81	_	PA7MD	PA6MD	PA5MD	PA4MD	PA3MD	PA2MD	PA1MD	PAON
H'FFFFFC82	PAIOR	_	_	PA13IOR	PA12IOR	PA11IOR	PA10IOR	PA9IOR	PA8I0
H'FFFFFC83	_	PA7IOR	PA6IOR	PA5IOR	PA4IOR	_	PA2IOR	PA1IOR	PAOI
H'FFFFFC84	PADR	_	_	PA13DR	PA12DR	PA11DR	PA10DR	PA9DR	PA8D
H'FFFFFC85	_	PA7DR	PA6DR	PA5DR	PA4DR	_	PA2DR	PA1DR	PA0D
H'FFFFFC86 to H'FFFFFC87	_	_	_	_	_	_	_	_	_
H'FFFFFC88	PBCR	PB15MD1	PB15MD0	PB14MD1	PB14MD0	PB13MD1	PB13MD0	PB12MD1	PB12
H'FFFFFC89	<del>=</del> -	PB11MD1	PB11MD0	PB10MD1	PB10MD0	PB9MD1	PB9MD0	PB8MD1	PB8N
H'FFFFFC8A	PBIOR	PB15IOR	PB14IOR	PB13IOR	PB12IOR	PB11IOR	PB10IOR	PB9IOR	PB8I
H'FFFFFC8B	_	PB7IOR	PB6IOR	PB5IOR	PB4IOR	PB3IOR	PB2IOR	PB1IOR	PB0I
H'FFFFFC8C	PBDR	PB15DR	PB14DR	PB13DR	PB12DR	PB11DR	PB10DR	PB9DR	PB8E
H'FFFFFC8D	_	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0E
H'FFFFFC8E	PBCR2	PB7MD1	PB7MD0	PB6MD1	PB6MD0	PB5MD1	PB5MD0	PB4MD1	PB4N
H'FFFFFC8F	_	PB3MD1	PB3MD0	PB2MD1	PB2MD0	PB1MD1	PB1MD0	PB0MD1	PB0N
H'FFFFFC90 to H'FFFFFCAF	_	_	_	_	_	_	_	_	_
H'FFFFFCB0	SDIR	TS3	TS2	TS1	TS0	_	_	_	_
H'FFFFFCB1	_	_	_	_	_	_	_	_	_
H'FFFFFCB2	SDSR	_	_	_	_	_	_	_	_
H'FFFFFCB3	<del></del>	_	_	_	_	_	_	_	SDTF

H'FFFFFC77

H'FFFFC79

H'FFFFC78 TGR2A



H'FFFFCC3	_	_	_	_	_	_
H'FFFFCC4	SCSCR1	TIE	RIE	TE	RE	MPIE
H'FFFFCC5	_	_	_	_	_	_
H'FFFFCC6	SCFTDR1					
H'FFFFCC7	_	_	_	_	_	_
H'FFFFCC8	SC1SSR1	PER3	PER2	PER1	PER0	FER3
H'FFFFCC9		ER	TEND	TDFE	BRK	FER
H'FFFFCCA	SC2SSR1	TLM	RLM	N1	N0	MPB
H'FFFFFCCB	_	_	_	_	_	_
H'FFFFFCCC	SCFRDR1					
H'FFFFCCD	_	_	_	_	_	_
H'FFFFCCE	SCFCR1	RTRG1	RTRG0	TTRG1	TTRG0	MCE
H'FFFFFCCF	_	_	_	_	_	_
H'FFFFCD0	SCFDR1	_	_	_	T4	T3
H'FFFFCD1	_	_	_	_	R4	R3
H'FFFFCD2	SCFER1	ED15	ED14	ED13	ED12	ED11
H'FFFFCD3	_	ED7	ED6	ED5	ED4	ED3
H'FFFFCD4	SCIMR1	IRMOD	PSEL	RIVS	_	_
H'FFFFCD5 to H'FFFFCDF	_	_	_	_	_	_
H'FFFFCE0	SCSMR2	C/Ā	CHR/ICK3	PE/ICK2	O/E/ICK1	STOP/ ICK0
H'FFFFCE1	_	_	_	_	_	_
H'FFFFCE2	SCBRR2					
H'FFFFCE3	_		_			

H'FFFFCC0 SCSMR1 C/A

SCBRR1

H'FFFFCC1 — H'FFFFFCC2



CHR/ICK3 PE/ICK2 O/E/ICK1 STOP/

MΡ

FER2

PER

**MPBT** 

**TFRST** 

T2

R2

ED10

ED2

MP

ICK0

CKS1

CKE1

FER1

RDF

RFRST

T1

R1

ED9

ED1

CKS1

ΕI

CKS0

CKE0

FER0

**ORER** 

LOOP

T0

R0

ED8

ED0

CKS0

DR

H'FFFFFCEE	SCFCR2	RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOOF
H'FFFFFCEF	_	_	_	_	_	_	_	_	_
H'FFFFFCF0	SCFDR2	_	_	_	T4	T3	T2	T1	T0
H'FFFFFCF1	<del>_</del>	_	_	_	R4	R3	R2	R1	R0
H'FFFFFCF2	SCFER2	ED15	ED14	ED13	ED12	ED11	ED10	ED9	ED8
H'FFFFFCF3	<del>_</del>	ED7	ED6	ED5	ED4	ED3	ED2	ED1	ED0
H'FFFFFCF4	SCIMR2	IRMOD	PSEL	RIVS	_	_	_	_	_
H'FFFFFCF5 to H'FFFFFCFF	_	_	_	_	_	_	_	_	_
H'FFFFFD00	EDMR	_	_	_	_	_	_	_	_
H'FFFFFD01	<del>_</del>	_	_	_	_	_	_	_	_
H'FFFFFD02	<del>_</del>	_	_	_	_	_	_	_	_
H'FFFFFD03	<del>_</del>	_	_	DL1	DL0	_	_	_	SWR
H'FFFFFD04	EDTRR	_	_	_	_	_	_	_	_
H'FFFFFD05	_	_	_	_	_	_	_	_	_
H'FFFFFD06	_	_	_	_	_	_	_	_	_
H'FFFFFD07	_	_	_	_	_	_	_	_	TR
H'FFFFFD08	EDRRR	_	_	_	_	_	_	_	_
H'FFFFFD09	<del>_</del>	_	_	_	_	_	_	_	_
H'FFFFFD0A	<del>_</del>	_	_	_	_	_	_	_	_
H'FFFFFD0B	_	_	_	_	_	_	_	_	RR

H'FFFFCEA SC2SSR2 TLM

H'FFFFCEB — H'FFFFCEC SCFRDR2 H'FFFFCED —

RLM

N1

N0

MPB

**MPBT** 



Rev. 2.00, 03/05, pag

OREF

H'FFFFFD1B	_	RMAFIP	_	_	RRFIP	RTLFIP
H'FFFFFD1C	TRSCER	_	_	_	_	_
H'FFFFFD1D	_	_	_	_	_	_
H'FFFFFD1E	_	_	_	_	_	_
H'FFFFFD1F	_	RMAFCE	_	_	_	_
H'FFFFFD20	RMFCR	_	_	_	_	_
H'FFFFFD21	_	_	_	_	_	_
H'FFFFFD22	_	MFC15	MFC14	MFC13	MFC12	MFC11
H'FFFFFD23	_	MFC7	MFC6	MFC5	MFC4	MFC3
H'FFFFD24	TFTR	_	_	_	_	_
H'FFFFD25	_	_	_	_	_	_
H'FFFFD26		_	_	_	_	_
H'FFFFFD27		TFT7	TFT6	TFT5	TFT4	TFT3
H'FFFFD28	FDR	_	_	_	_	_
H'FFFFD29	_	_	_	_	_	_
H'FFFFFD2A	_	_	_	_	_	_
H'FFFFFD2B	_	_	_	_	_	_

RDLA7

**RMAF** 

RDLA6

ECI

**ECIIP** 

RDLA5

TC

**TCIP** 

H'FFFFFD12

H'FFFFFD13

H'FFFFFD15

H'FFFFFD16

H'FFFFFD17

H'FFFFD19

H'FFFFFD1A

H'FFFFD14 EESR

H'FFFFD18 EESIPR



RDLA15 RDLA14 RDLA13 RDLA12 RDLA11 RDLA10 RDLA9

RDLA4

TDE

ITF

RRF

**TDEIP** 

ITFIP

RDLA3

TFUF

CND

RTLF

**TFUFIP** 

**CNDIP** 

RDLA2

TABT

FR

DLC

**RTSF** 

FRIP

DLCIP

**RTSFIP** 

MFC10

MFC2

TFT10

TFT2

RDLA1

RABT

RDE

CD

PRE

**RDEIP** 

CDIP

**PREIP** 

MFC9

MFC1

TFT9

TFT1

RDLA8

RDLA0

**RFCOF** 

RFOF

TRO

CERF

RFCOF

**RFOFII** 

**TROIP** 

**CERFIF** 

MFC8

MFC0

TFT8

TFT0

TFD RFD

H'FFFFFD3F									
H'FFFFFD40	RBWAR	RBWA31	RBWA30	RBWA29	RBWA28	RBWA27	RBWA26	RBWA25	RBW
H'FFFFFD41	=	RBWA23	RBWA22	RBWA21	RBWA20	RBWA19	RBWA18	RBWA17	RBW
H'FFFFFD42	=	RBWA15	RBWA14	RBWA13	RBWA12	RBWA11	RBWA10	RBWA9	RBW
H'FFFFFD43	_	RBWA7	RBWA6	RBWA5	RBWA4	RBWA3	RBWA2	RBWA1	RBW
H'FFFFFD44	RDFAR	RDFA31	RDFA30	RDFA29	RDFA28	RDFA27	RDFA26	RDFA25	RDF
H'FFFFFD45	_	RDFA23	RDFA22	RDFA21	RDFA20	RDFA19	RDFA18	RDFA17	RDF
H'FFFFFD46	_	RDFA15	RDFA14	RDFA13	RDFA12	RDFA11	RDFA10	RDFA9	RDF
H'FFFFFD47	_	RDFA7	RDFA6	RDFA5	RDFA4	RDFA3	RDFA2	RDFA1	RDF
H'FFFFFD48	_	_	_	_	_	_	_	_	_
to H'FFFFFD4B									
H'FFFFFD4C	TBRAR	TBRA31	TBRA30	TBRA29	TBRA28	TBRA27	TBRA26	TBRA25	TBRA
H'FFFFFD4D	=	TBRA23	TBRA22	TBRA21	TBRA20	TBRA19	TBRA18	TBRA17	TBRA
H'FFFFFD4E	_	TBRA15	TBRA14	TBRA13	TBRA12	TBRA11	TBRA10	TBRA9	TBR
H'FFFFFD4F	_	TBRA7	TBRA6	TBRA5	TBRA4	TBRA3	TBRA2	TBRA1	TBR
H'FFFFFD50	TDFAR	TDFA31	TDFA30	TDFA29	TDFA28	TDFA27	TDFA26	TDFA25	TDF
H'FFFFFD51	_	TDFA23	TDFA22	TDFA21	TDFA20	TDFA19	TDFA18	TDFA17	TDF
H'FFFFFD52	_	TDFA15	TDFA14	TDFA13	TDFA12	TDFA11	TDFA10	TDFA9	TDF
H'FFFFFD53	_	TDFA7	TDFA6	TDFA5	TDFA4	TDFA3	TDFA2	TDFA1	TDF
H'FFFFFD54 to H'FFFFFD5F	_	_	_	_	_	_	_	_	_

H'FFFFFD32 H'FFFFFD33

to

H'FFFFFD34 —



FEC

AEC

EDH

H'FFFFD69	_	_	_	_	_	_
H'FFFFFD6A	=	_	_	_	_	_
H'FFFFFD6B	_	_	_	_	_	_
H'FFFFD6C	PIR	_	_	_	_	_
H'FFFFD6D	_	_	_	_	_	_
H'FFFFD6E	_	_	_	_	_	_
H'FFFFD6F	_	_	_	_	_	MDI
H'FFFFD70	MAHR	MA47	MA46	MA45	MA44	MA43
H'FFFFFD71	_	MA39	MA38	MA37	MA36	MA35
H'FFFFD72	_	MA31	MA30	MA29	MA28	MA27
H'FFFFD73	_	MA23	MA22	MA21	MA20	MA19
H'FFFFD74	MALR	_	_	_	_	_
H'FFFFD75	_	_	_	_	_	_
H'FFFFFD76	_	MA15	MA14	MA13	MA12	MA11
H'FFFFFD77	_	MA7	MA6	MA5	MA4	MA3
H'FFFFD78	RFLR	_	_	_	_	_
H'FFFFD79	_	_	_	_	_	_
H'FFFFD7A	_	_	_	_	_	RFL11
H'FFFFFD7B	_	RFL7	RFL6	RFL5	RFL4	RFL3
H'FFFFFD7C	PSR	_	_	_	_	_
H'FFFFFD7D	_	_	_	_	_	_
H'FFFFD7E	_	_	_	_	_	_
H'FFFFD7F	_	_	_	_	_	_

H'FFFFFD66 H'FFFFD67

H'FFFFD68 ECSIPR



**LCHNG** 

MDO

MA42

MA34

MA26

MA18

MA10

MA2

RFL10

RFL2

MPD

MMD

MA41

MA33

MA25

MA17

MA9

MA1

RFL9

RFL1

LCHNGIP MPDIP

ICD

**ICDIP** 

MDC

MA40

MA32

MA24

MA16

MA8

MA0

RFL8

RFL0

**LMON** 

	_								
H'FFFFFD89		_	_		_	_	_	_	_
H'FFFFFD8A	=	LCC15	LCC14	LCC13	LCC12	LCC11	LCC10	LCC9	LCC8
H'FFFFFD8B	_	LCC7	LCC6	LCC5	LCC4	LCC3	LCC2	LCC1	LCC0
H'FFFFFD8C	CNDCR	_	_	_	_	_	_	_	_
H'FFFFFD8D	_	_	_	_	_	_	_	_	_
H'FFFFFD8E	=	CNDC15	CNDC14	CNDC13	CNDC12	CNDC11	CNDC10	CNDC9	CNDC
H'FFFFFD8F	_	CNDC7	CNDC6	CNDC5	CNDC4	CNDC3	CNDC2	CNDC1	CNDC
H'FFFFFD90	IFLCR	_	_	_	_	_	_	_	_
H'FFFFFD91	=	_	_	_	_	_	_	_	_
H'FFFFFD92	_	IFLC15	IFLC14	IFLC13	IFLC12	IFLC11	IFLC10	IFLC9	IFLC8
H'FFFFFD93	=	IFLC7	IFLC6	IFLC5	IFLC4	IFLC3	IFLC2	IFLC1	IFLC0
H'FFFFFD94	CEFCR	_	_	_	_	_	_	_	_
H'FFFFFD95	=	_	_	_	_	_	_	_	_
H'FFFFFD96	_	CEFC15	CEFC14	CEFC13	CEFC12	CEFC11	CEFC10	CEFC9	CEFC
H'FFFFFD97	=	CEFC7	CEFC6	CEFC5	CEFC4	CEFC3	CEFC2	CEFC1	CEFC
H'FFFFFD98	FRECR	_	_	_	_	_	_	_	_
H'FFFFFD99	_	_	_	_	_	_	_	_	_
H'FFFFFD9A	_	FREC15	FREC14	FREC13	FREC12	FREC11	FREC10	FREC9	FREC
H'FFFFFD9B	_	FREC7	FREC6	FREC5	FREC4	FREC3	FREC2	FREC1	FREC
H'FFFFFD9C	TSFRCR	_	_	_	_	_	_	_	_
H'FFFFFD9D	_	_	_	_	_	_	_	_	_
H'FFFFFD9E		TSFC15	TSFC14	TSFC13	TSFC12	TSFC11	TSFC10	TSFC9	TSFC
H'FFFFFD9F	_	TSFC7	TSFC6	TSFC5	TSFC4	TSFC3	TSFC2	TSFC1	TSFC
							Rev 2	.00, 03/0	5 na

| COLDC1 | COLDC1 | COLDC1 | COLDC1 | COLDC1 | COLDC1 | COLDC2 | COLDC3 | COLDC3 | COLDC3 | COLDC3 | COLDC4 | COLDC3 | COLDC4 | COLDC5 | COLDC4 | COLDC4 | COLDC5 | COLDC4 | COLDC5 | C

H'FFFFFE0F									
H'FFFFFE10	TIER	ICIE	_	_	_	OCIAE	OCIBE	OVIE	_
H'FFFFFE11	FTCSR	ICF	_	_	_	OCFA	OCFB	OVF	CCLRA
H'FFFFFE12	FRCH								
H'FFFFFE13	FRCL								
H'FFFFFE14	OCRAH								
	OCRBH								
H'FFFFFE15	OCRAL								
	OCRBL								
H'FFFFFE16	TCR	IEDG	_	_	_	_	_	CKS1	CKS0
H'FFFFFE17	TOCR	_	_	_	OCRS	_	_	OLVLA	OLVLB
H'FFFFFE18	FICRH								
H'FFFFFE19	FICRL								
H'FFFFFE1A	_	_	_	_	_	_	_	_	_
to H'FFFFFE3F									
H'FFFFFE40	IPRD	TPU0IP3	TPU0IP2	TPU0IP1	TPU0IP0	TPU1IP3	TPU1IP2	TPU1IP1	TPU1IF
H'FFFFFE41	_	TPU2IP3	TPU2IP2	TPU2IP1	TPU2IP0	SCF1IP3	SCF1IP2	SCF1IP1	SCF1IF
H'FFFFFE42	VCRE	_	TG0AV6	TG0AV5	TG0AV4	TG0AV3	TG0AV2	TG0AV1	TG0AV
H'FFFFFE43	_	_	TG0BV6	TG0BV5	TG0BV4	TG0BV3	TG0BV2	TG0BV1	TG0BV
H'FFFFFE44	VCRF	_	TG0CV6	TG0CV5	TG0CV4	TG0CV3	TG0CV2	TG0CV1	TG0C\
H'FFFFFE45	_	_	TG0DV6	TG0DV5	TG0DV4	TG0DV3	TG0DV2	TG0DV1	TG0D\

RFC15

RFC7

RFC14

RFC6

MAFC7 MAFC6 MAFC5

H'FFFFFDA6

H'FFFFFDA7

H'FFFFDA9 H'FFFFFDAA

H'FFFFFDAB

to

H'FFFFDAC —

H'FFFFDA8 MAFCR

RFC13

RFC5

RFC12

RFC4

MAFC15 MAFC14 MAFC13 MAFC12 MAFC11 MAFC10 MAFC9

MAFC4

RFC11

RFC3

MAFC3

RFC10

RFC2

MAFC2

RFC9

RFC1

MAFC1

RFC8

RFC0

MAFC8

MAFCO



	_								
H'FFFFFE51		_	SRX1V6	SRX1V5	SRX1V4	SRX1V3	SRX1V2	SRX1V1	SER1
H'FFFFFE52	VCRM	_	SBR1V6	SBR1V5	SBR1V4	SBR1V3	SBR1V2	SBR1V1	SBR
H'FFFFFE53	=	_	STX1V6	STX1V5	STX1V4	STX1V3	STX1V2	STX1V1	STX1
H'FFFFE54	VCRN	_	SER2V6	SER2V5	SER2V4	SER2V3	SER2V2	SER2V1	SER2
H'FFFFE55	_	_	SRX2V6	SRX2V5	SRX2V4	SRX2V3	SRX2V2	SRX2V1	SRX2
H'FFFFE56	VCRO	_	SBR2V6	SBR2V5	SBR2V4	SBR2V3	SBR2V2	SBR2V1	SBR2
H'FFFFFE57	=	_	STX2V6	STX2V5	STX2V4	STX2V3	STX2V2	STX2V1	STX2
H'FFFFFE58 to H'FFFFFE5F	_	_	_	_	_	_	_	_	_
H'FFFFFE60	IPRB	E- DMACIP3	E- DMACIP2				FRTIP2	FRTIP1	FRTII
H'FFFFFE61	=	_	_	_	_	_	_	_	_
H'FFFFFE62	VCRA	_	EINV6	EINV5	EINV4	EINV3	EINV2	EINV1	EINV
H'FFFFE63	=	_	_	_	_	_	_	_	_
H'FFFFE64	VCRB	_	_	_	_	_	_	_	_
H'FFFFE65	=	_	_	_	_	_	_	_	_
H'FFFFFE66	VCRC	_	FICV6	FICV5	FICV4	FICV3	FICV2	FICV1	FICV
H'FFFFFE67	=	_	FOCV6	FOCV5	FOCV4	FOCV3	FOCV2	FOCV1	FOC
H'FFFFFE68	VCRD	_	FOVV6	FOVV5	FOVV4	FOVV3	FOVV2	FOVV1	FOV
H'FFFFFE69	_	_	_	_	_	_	_	_	_
H'FFFFFE6A to H'FFFFFE70	_	_	_	_	_	_	_	_	_
H'FFFFFE71	DRCR0	_	_	_	RS4	RS3	RS2	RS1	RS0
H'FFFFFE72	DRCR1	_	_	_	RS4	RS3	RS2	RS1	RS0

H'FFFFFE4D

H'FFFFE4F

H'FFFFE4E VCRK —

RENESAS

TG2BV6 TG2BV5 TG2BV4 TG2BV3 TG2BV2 TG2BV1 TG2B

H'FFFFFE50 VCRL — SER1V6 SER1V5 SER1V4 SER1V3 SER1V2 SER1V1 SER1

TC2VV6 TC2VV5 TC2VV4 TC2VV3 TC2VV2 TC2VV1 TC2V
TC2UV6 TC2UV 5 TC2UV4 TC2UV3 TC2UV2 TC2UV1 TC2U

H'FFFFE91	SBYCR1	SBY	HIZ	MSTP5	MSTP4	MSTP3	_	MSTP1	_
H'FFFFFE92	CCR	W1	W0	WB	CP	TW	OD	ID	CE
H'FFFFE93	SBYCR2	_	_	MSTP11	MSTP10	MSTP9	MSTP8	MSTP7	MSTP6
H'FFFFE94 to H'FFFFEBF	_	_	_	_	_	_	_	_	_
H'FFFFFEC0	IPRE	SCF2IP3	SCF2IP2	SCF2IP1	SCF2IP0	SIO0IP3	SIO0IP2	SIO0IP1	SIO0IP
H'FFFFFEC1		SIO1IP3	SIO1P2	SIO2P1	SIO1IP0	SIO2IP3	SIO2IP2	SIO2IP1	SIO2IP
H'FFFFFEC2	VCRP	_	RER0V6	RER0V5	RER0V4	RER0V3	RER0V2	RER0V1	RER0V
H'FFFFEC3	_	_	TER0V6	TER0V5	TER0V4	TER0V3	TER0V2	TER0V1	TER0V
H'FFFFFEC4	VCRQ	_	RDF0V6	RDF0V5	RDF0V4	RDF0V3	RDF0V2	RDF0V1	RDF0V
H'FFFFEC5	_	_	TDE0V6	TDE0V5	TDE0V4	TDE0V3	TDE0V2	TDE0V1	TDE0V
H'FFFFEC6	VCRR	_	RER1V6	RER1V5	RER1V4	RER1V3	RER1V2	RER1V1	RER1V
H'FFFFEC7	_	_	TER1V6	TER1V5	TER1V4	TER1V3	TER1V2	TER1V1	TER1V
H'FFFFFEC8	VCRS	_	RDF1V6	RDF1V5	RDF1V4	RDF1V3	RDF1V2	RDF1V1	RDF1V
H'FFFFEC9	_	_	TDE1V6	TDE1V5	TDE1V4	TDE1V3	TDE1V2	TDE1V1	TDE1V
H'FFFFFECA	VCRT	_	RER2V6	RER2V5	RER2V4	RER2V3	RER2V2	RER2V1	RER2V
H'FFFFECB	_	_	TER2V6	TER2V5	TER2V4	TER2V3	TER2V2	TER2V1	TER2V
H'FFFFFECC	VCRU	_	RDF2V6	RDF2V5	RDF2V4	RDF2V3	RDF2V2	RDF2V1	RDF2V
H'FFFFFECD	_	_	TDE2V6	TDE2V5	TDE2V4	TDE2V3	TDE2V2	TDE2V1	TDE2V
H'FFFFFECE to H'FFFFFEDF	_	_	_	_	_	_	_	_	
H'FFFFFEE0	ICR	NMIL	_	_	_	_	_	_	NMIE
H'FFFFFEE1	_	_	_	_	_	_	_	EXIMD	VECM
H'FFFFFEE2	IPRA	_	_	_	_	DMACIP3	DMACIP2	DMACIP1	DMACI
H'FFFFEE3	_	WDTIP3	WDTIP2	WDTIP1	WDTIP0	_	_	_	_

PLL2ST PLL1ST CKIOST —

FR3

FR2

FR1

FR0

H'FFFFFE84 H'FFFFFE8F H'FFFFFE90 FMR

	_								
H'FFFFFF01		BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA1
H'FFFFFF02	BARAL	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8
H'FFFFFF03		BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0
H'FFFFF04	BAMRAH	BAMA31	BAMA30	BAMA29	BAMA28	BAMA27	BAMA26	BAMA25	BAMA
H'FFFFFF05		BAMA23	BAMA22	BAMA21	BAMA20	BAMA19	BAMA18	BAMA17	BAMA
H'FFFFF66	BAMRAL	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMA9	BAMA
H'FFFFF07		BAMA7	BAMA6	BAMA5	BAMA4	BAMA3	BAMA2	BAMA1	BAMA
H'FFFFFF08	BBRA	_	_	_	_	_	_	_	_
H'FFFFFF09		CPA1	CPA0	IDA1	IDA0	RWA1	RWA0	SZA1	SZA0
H'FFFFFOA to H'FFFFFFOF	_	_	_	_	_	_	_	_	_
H'FFFFFF10	BRFR	SVF	PID2	PID1	PID0				
H'FFFFFF11	_	DVF	_	_	_	_	_	_	_
H'FFFFFF12 to H'FFFFFF13	_	_	_	_	_	_	_	_	_
H'FFFFFF14	BRSRH	BSA31	BSA30	BSA29	BSA28	BSA27	BSA26	BSA25	BSA2
H'FFFFFF15	<del>-</del> 	BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17	BSA1
H'FFFFFF16	BRSRL	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9	BSA8
H'FFFFFF17	<del>-</del> 	BSA7	BSA6	BSA5	BSA4	BSA3	BSA2	BSA1	BSA0
H'FFFFFF18	BRDRH	BDA31	BDA30	BDA29	DA28	BDA27	BDA26	BDA25	BDA2
H'FFFFFF19		BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA1
H'FFFFFF1A	BRDRL	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8
H'FFFFFF1B	_	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0

H'FFFFF00 BARAH BAA31 BAA30 BAA29 BAA28 BAA27 BAA26 BAA25

BAA2

H'FFFFFEFF



to H'FFFFFF2F									
H'FFFFFF30	BRCRH	CMFCA	CMFPA	_	_	PCTE	PCBA	_	-
H'FFFFFF31	=	CMFCB	CMFPB	_	SEQ1	SEQ0	PCBB	_	
H'FFFFFF32	BRCRL	CMFCC	CMFPC	ETBEC	_	DBEC	PCBC	_	-
H'FFFFFF33	_	CMFCD	CMFPD	ETBED	_	DBED	PCBD	_	
H'FFFFFF34 to H'FFFFFF3F	_	_	_	_	_	_	_	_	-
H'FFFFFF40	BARCH	BAC31	BAC30	BAC29	BAC28	BAC27	BAC26	BAC25	Ī
H'FFFFFF41	_	BAC23	BAC22	BAC21	BAC20	BAC19	BAC18	BAC17	
H'FFFFFF42	BARCL	BAC15	BAC14	BAC13	BAC12	BAC11	BAC10	BAC9	
H'FFFFFF43	=	BAC7	BAC6	BAC5	BAC4	BAC3	BAC2	BAC1	
H'FFFFFF44	BAMRCH	BAMC31	BAMC30	BAMC29	BAMC28	BAMC27	BAMC26	BAMC25	
H'FFFFFF45	_	BAMC23	BAMC22	BAMC21	BAMC20	BAMC19	BAMC18	BAMC17	
H'FFFFFF46	BAMRCL	BAMC15	BAMC14	BAMC13	BAMC12	BAMC11	BAMC10	BAMC9	
H'FFFFFF47	_	BAMC7	BAMC6	BAMC5	BAMC4	BAMC3	BAMC2	BAMC1	
H'FFFFFF48	BBRC	_	_	_	_	_	_	XYEC	
H'FFFFFF49	_	CPC1	CPC0	IDC1	IDC0	RWC1	RWC0	SZC1	
H'FFFFFF4A to H'FFFFFF4F	_	_	_	_	_	_	_	_	

Rev. 2.00, 03/05, page 872 of 884

BAB7

BAMB7

CPB1

**BAMRBL** 

**BBRB** 

BAB6

BAMB6

CPB0

BAB5

BAMB5

IDB1

BAB4

BAMB23 BAMB22 BAMB21 BAMB20 BAMB19 BAMB18 BAMB17

BAMB15 BAMB14 BAMB13 BAMB12 BAMB11 BAMB10 BAMB9

BAMB4

IDB0

BAMRBH BAMB31 BAMB30 BAMB29 BAMB28 BAMB27 BAMB26 BAMB25

BAB3

BAMB3

RWB1

BAB2

BAMB2

RWB0

BAB1

BAMB1

SZB1

BAB0 BAMB2

BAMB1

BAMB8

BAMBO

SZB0

BAC24

BAC16

BAC8

BAC0

BAMC2

BAMC1

BAMC8

BAMCO XYSC

SZC0

H'FFFFFF23

H'FFFFFF24

H'FFFFF25

H'FFFFFF26

H'FFFFFF27

H'FFFFFF28

H'FFFFFF29

H'FFFFFF2A



H'FFFFFF59		ETRC7	ETRC6	ETRC5	ETRC4	ETRC3	ETRC2	ETRC1	ETRO
H'FFFFF5A to H'FFFFFF5F	_	_	_	_	_	_	_	_	_
H'FFFFFF60	BARDH	BAD31	BAD30	BAD29	BAD28	BAD27	BAD26	BAD25	BAD
H'FFFFFF61	_	BAD23	BAD22	BAD21	BAD20	BAD19	BAD18	BAD17	BAD ²
H'FFFFFF62	BARDL	BAD15	BAD14	BAD13	BAD12	BAD11	BAD10	BAD9	BAD
H'FFFFFF63	_	BAD7	BAD6	BAD5	BAD4	BAD3	BAD2	BAD1	BADO
H'FFFFFF64	BAMRDH	BAMD31	BAMD30	BAMD29	BAMD28	BAMD27	BAMD26	BAMD25	BAMI
H'FFFFFF65		BAMD23	BAMD22	BAMD21	BAMD20	BAMD19	BAMD18	BAMD17	BAMI
H'FFFFFF66	BAMRDL	BAMD15	BAMD14	BAMD13	BAMD12	BAMD11	BAMD10	BAMD9	BAMI
H'FFFFFF67	_	BAMD7	BAMD6	BAMD5	BAMD4	BAMD3	BAMD2	BAMD1	BAM
H'FFFFFF68	BBRD	_	_	_	_	_	_	XYED	XYSI
H'FFFFFF69	_	CPD1	CPD0	IDD1	IDD0	RWD1	RWD0	SZD1	SZDO
H'FFFFF6A to H'FFFFFF6F	_	_	_	_	_	_	_	_	_
H'FFFFFF70	BDRDH	BDD31	BDD30	BDD29	BDD28	BDD27	BDD26	BDD25	BDD2
H'FFFFFF71	=	BDD23	BDD22	BDD21	BDD20	BDD19	BDD18	BDD17	BDD.
H'FFFFFF72	BDRDL	BDD15	BDD14	BDD13	BDD12	BDD11	BDD10	BDD9	BDD
H'FFFFFF73	_	BDD7	BDD6	BDD5	BDD4	BDD3	BDD2	BDD1	BDD
H'FFFFFF74	BDMRDH	BDMD31	BDMD30	BDMD29	BDMD28	BDMD27	BDMD26	BDMD25	BDM
	_	BDMD23	BDMD22	BDMD21	BDMD20	BDMD19	BDMD18	BDMD17	BDM

H'FFFFF56 BDMRCL BDMC15 BDMC14 BDMC13 BDMC12 BDMC11 BDMC10 BDMC9

BDMC7 BDMC6 BDMC5 BDMC4 BDMC3 BDMC2 BDMC1

H'FFFFF57

H'FFFFF58

BETRC

BDM

BDM

ETRO

ETRC11 ETRC10 ETRC9



H'FFFFF80	SAR0								-
H'FFFFF81	=								
H'FFFFF82	=								
H'FFFFF83	_								
H'FFFFF84	DAR0								
H'FFFFF85	_								
H'FFFFF86	_								
H'FFFFF87									
H'FFFFF88	TCR0	_	_	_	_	_	_	_	_
H'FFFFFF89									
H'FFFFF8A									
H'FFFFF8B									
H'FFFFF8C	CHCR0	_	_	_	_	_	_	_	_
H'FFFFF8D		_	_	_	_	_	_	_	_
H'FFFFF8E		DM1	DM0	SM1	SM0	TS1	TS0	AR	AM
H'FFFFFF8F		AL	DS	DL	TB	TA	ΙE	TE	DE
H'FFFFFF90	SAR1								
H'FFFFFF91									
H'FFFFFF92									
H'FFFFFF93									
H'FFFFFF94	DAR1								
H'FFFFFF95									
H'FFFFF96	_								
H'FFFFFF97									
H'FFFFFF98	TCR1	_	_	_	_	_	_	_	_
H'FFFFFF99	_								
H'FFFFF9A	_								

H'FFFFF9B

H'FFFFFF7F

to H'FFFFFFA7									
H'FFFFFFA8	VCRDMA1	_	_	_	_	_	_	_	_
H'FFFFFFA9	<del>_</del>	_	_	_	_	_	_	_	_
H'FFFFFAA	=	_	_	_	_	_	_	_	_
H'FFFFFAB	=	VC7	VC6	VC5	VC4	VC3	VC2	VC1	VC
H'FFFFFAC	_	_	_	_	_	_	_	_	_
to H'FFFFFFAF									
H'FFFFFB0	DMAOR	_	_	_	_	_	_	_	_
H'FFFFFB1	_	_	_	_	_	_	_	_	_
H'FFFFFB2	_	_	_	_	_	_	_	_	_
H'FFFFFB3	_	_	_	_	_	PR	AE	NMIF	DM
H'FFFFFFB4 to H'FFFFFFBF	_	_	_	_	_	_	_	_	_
H'FFFFFC0	WCR2	A4WD1	A4WD0	_	A4WM	A3WM	A2WM	A1WM	A0\
H'FFFFFFC1	_	_	_	_	_	IW41	IW40	W41	W4
H'FFFFFFC2	_	_	_	_	_	_	_	_	_
to H'FFFFFFC3									
H'FFFFFC4	WCR3	_	_	A4SW2	A4SW1	A4SW0	_	A4HW1	A4H
H'FFFFFC5	_	A3SHW1	A3SHW0	A2SHW1	A2SHW0	A1SHW1	A1SHW0	A0SHW1	A08
H'FFFFFFC6	_	_	_	_	_	_	_	_	_
to H'FFFFFFDF									
H'FFFFFE0	BCR1	_	A4LW1	A4LW0	A2ENDIA N	BSTROM	_	AHLW1	AH
H'FFFFFFE1	_	A1LW1	A1LW0	A0LW1	A0LW0	A4ENDIA N	DRAM2	DRAM1	DR
H'FFFFFFE2 to H'FFFFFFE3	_	_	_	_	_	_	_	_	_

H'FFFFFFA3

H'FFFFFA4 —

VC7

VC6

VC5

VC4

VC3

VC2

VC1

VC0

to H'FFFFFEB	_	_	_	_	_	_	_	_	_
H'FFFFFEC	MCR	TRP0	RCD0	TRWL0	TRAS1	TRAS0	BE	RASD	TRWL1
H'FFFFFED	=	AMX2	SZ	AMX1	AMX0	RFSH	RMODE	TRP1	RCD1
H'FFFFFEE to H'FFFFFEF	_	_	_	_	_	_	_	_	_
H'FFFFFFF0	RTCSR	_	_	_	_	_	_	_	_
H'FFFFFFF1		CMF	CMIE	CKS2	CKS1	CKS0	RRC2	RRC1	RRC0
H'FFFFFFF2 to H'FFFFFFF3	_	_	_	_	_	_	_	_	_
H'FFFFFF4	RTCNT	_	_	_	_	_	_	_	_
H'FFFFFF5	_								
H'FFFFFF6 to H'FFFFFF7	_	_	_	_	_	_	_	_	_
H'FFFFFF8	RTCOR	_	_	_	_	_	_	_	_
H'FFFFFF9	=								
H'FFFFFFA to H'FFFFFFB	_	_	_	_	_	_	_	_	_
H'FFFFFFC	BCR3	_	_	_	_	A4LW2	AHLW2	A1LW2	A0LW2
H'FFFFFFD	=	DSWW1	DSWW0	_	_	_	BASEL	EDO	BWE
H'FFFFFFE	_	_	_	_	_	_	_	_	_

H'FFFFFFF

WAIT	Z	I	Z	Z	Z	I
BS	Н	0	Z	Н	Н	Н
RD	Н	0	Z	Н	Н	Н
BGR	Н	0	0	Н	Н	0
BRLS	Z	I	I	Z	Z	I
CKE	Н	0	Н	0	0	0
DQMUU/WE3	Н	0	Z	Н	Н	Н
DQMUL/WE2	Н	0	Z	Н	Н	Н
DQMLU/WE1	Н	0	Z	Н	Н	Н
DQMLL/WE0	Н	0	Z	Н	Н	Н
REFOUT	L	0	0	L	Z	0
CAS3 to CAS0	Н	0	Z	Н	Н	Н
BH	Н	0	Z	Н	Н	Н
BUSHiZ	Z	I	Z	Z	Z	1

I

Ζ

Н

I

Ζ

Н

I

ı

Н

I

ı

Ζ

I

ı

Н

Reset

0

Ю

0

0

0

О

0

Ζ

Н

Н

Н

Н

1

Ζ

Н

Acquired Released (HIZ = 0) (HIZ = 1) Mode

Ζ

Ζ

Н

Н

Н

Н

Ζ

Ζ

Н

Н

Н

Н

0

Ю

Н

Н

Н

Н

Ζ

Ζ

Ζ

Ζ

Z

Ζ

Pin Type

Interrupt

NMI

**IVECF** 

ĪRL3 to ĪRL0

Pin Name

D31 to D0

CS4 to CS0

RD/WR

CAS/OE

RAS

Bus control A24 to A0

RENESAS

DMAC   DREQ1, DREQ0   Z   Z   Z   Z   Z   Z   DACK1, DACK0   H   H   H   K   K   K   System control   MD4 to MD0   I   I   I   I   I   I   I   I   I		1 220711 2, 1 220711 1	10	10	10	10
System control   RES	DMAC	DREQ1, DREQ0	Z	Z	Z	Z
control         MD4 to MD0         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I         I		DACK1, DACK0	Н	Н	Н	K
Port, Internal peripheral module	•	RES	I	I	I	I
PB14/RXD1	control	MD4 to MD0	I	1	I	1
PB14/RXD1	•	PB15/SCK1	Z	IO/Z	IO/Z	K
PB13/TXD1		PB14/RXD1	Z	IO/Z	IO/Z	K
STATS1           PB11/SRS2/CTS/ STATS0         Z         IO/Z/Z/O         IO/Z/Z/O         K/K/K/O           PB10/SRXD2/TIOCA1         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB9/STCK2/TIOCB1, TCLKC         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB8/STS2/TIOCA2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB7/STXD2/TIOCB2, TCLKD         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB6/SRCK1/SCK2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB5/SRS1/RXD2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB4/SRXD1/TXD2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB3/STCK1/TIOCA0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB1/STXD1/TIOCCO,         Z         IO/Z/Z         IO/Z/Z         K/K/K		PB13/TXD1	Z	IO/Z	IO/Z	K
STATS0           PB10/SRXD2/TIOCA1 Z         IO/Z/Z         IO/Z/Z         K/K/K           PB9/STCK2/TIOCB1, Z         IO/Z/Z         IO/Z/Z         K/K/K           TCLKC         PB8/STS2/TIOCA2 Z         IO/Z/Z         IO/Z/Z         K/K/K           PB7/STXD2/TIOCB2, Z         IO/Z/Z         IO/Z/Z         K/K/K           TCLKD         PB6/SRCK1/SCK2 Z         IO/Z/Z         IO/Z/Z         K/K/K           PB5/SRS1/RXD2 Z         IO/Z/Z         IO/Z/Z         K/K/K           PB4/SRXD1/TXD2 Z         IO/Z/Z         IO/Z/Z         K/K/K           PB3/STCK1/TIOCA0 Z         IO/Z/Z         IO/Z/Z         K/K/K           PB2/STS1/TIOCB0 Z         IO/Z/Z         IO/Z/Z         K/K/K           PB1/STXD1/TIOCCO, Z         IO/Z/Z         IO/Z/Z         K/K/K			Z	IO/Z/Z/O	IO/Z/Z/O	K/K/K/O
PB9/STCK2/TIOCB1, Z TCLKC         Z IO/Z/Z IO/Z/Z K/K/K           PB8/STS2/TIOCA2 Z IO/Z/Z IO/Z/Z K/K/K         Z IO/Z/Z IO/Z/Z K/K/K           PB7/STXD2/TIOCB2, Z TCLKD         Z IO/Z/Z IO/Z/Z K/K/K           PB6/SRCK1/SCK2 Z IO/Z/Z IO/Z/Z K/K/K         Z IO/Z/Z IO/Z/Z K/K/K           PB5/SRS1/RXD2 Z IO/Z/Z IO/Z/Z K/K/K         Z IO/Z/Z IO/Z/Z K/K/K           PB3/STCK1/TIOCA0 Z IO/Z/Z IO/Z/Z K/K/K         Z IO/Z/Z IO/Z/Z K/K/K           PB2/STS1/TIOCB0 Z IO/Z/Z IO/Z/Z K/K/K         Z IO/Z/Z IO/Z/Z K/K/K			Z	IO/Z/Z/O	IO/Z/Z/O	K/K/K/O
TCLKC  PB8/STS2/TIOCA2 Z IO/Z/Z IO/Z/Z K/K/K  PB7/STXD2/TIOCB2, Z IO/Z/Z IO/Z/Z K/K/K  TCLKD  PB6/SRCK1/SCK2 Z IO/Z/Z IO/Z/Z K/K/K  PB5/SRS1/RXD2 Z IO/Z/Z IO/Z/Z K/K/K  PB4/SRXD1/TXD2 Z IO/Z/Z IO/Z/Z K/K/K  PB3/STCK1/TIOCA0 Z IO/Z/Z IO/Z/Z K/K/K  PB2/STS1/TIOCB0 Z IO/Z/Z IO/Z/Z K/K/K  PB1/STXD1/TIOCCO, Z IO/Z/Z IO/Z/Z K/K/K		PB10/SRXD2/TIOCA1	Z	IO/Z/Z	IO/Z/Z	K/K/K
PB7/STXD2/TIOCB2,         Z         IO/Z/Z         IO/Z/Z         K/K/K           TCLKD         PB6/SRCK1/SCK2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB6/SRS1/RXD2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB4/SRXD1/TXD2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB3/STCK1/TIOCA0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB2/STS1/TIOCB0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB1/STXD1/TIOCC0,         Z         IO/Z/Z         IO/Z/Z         K/K/K		•	Z	IO/Z/Z	IO/Z/Z	K/K/K
TCLKD         PB6/SRCK1/SCK2       Z       IO/Z/Z       IO/Z/Z       K/K/K         PB5/SRS1/RXD2       Z       IO/Z/Z       IO/Z/Z       K/K/K         PB4/SRXD1/TXD2       Z       IO/Z/Z       IO/Z/Z       K/K/K         PB3/STCK1/TIOCA0       Z       IO/Z/Z       IO/Z/Z       K/K/K         PB2/STS1/TIOCB0       Z       IO/Z/Z       IO/Z/Z       K/K/K         PB1/STXD1/TIOCC0,       Z       IO/Z/Z       IO/Z/Z       K/K/K		PB8/STS2/TIOCA2	Z	IO/Z/Z	IO/Z/Z	K/K/K
PB5/SRS1/RXD2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB4/SRXD1/TXD2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB3/STCK1/TIOCA0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB2/STS1/TIOCB0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB1/STXD1/TIOCC0,         Z         IO/Z/Z         IO/Z/Z         K/K/K		,	Z	IO/Z/Z	IO/Z/Z	K/K/K
PB4/SRXD1/TXD2         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB3/STCK1/TIOCA0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB2/STS1/TIOCB0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB1/STXD1/TIOCC0,         Z         IO/Z/Z         IO/Z/Z         K/K/K		PB6/SRCK1/SCK2	Z	IO/Z/Z	IO/Z/Z	K/K/K
PB3/STCK1/TIOCA0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB2/STS1/TIOCB0         Z         IO/Z/Z         IO/Z/Z         K/K/K           PB1/STXD1/TIOCC0,         Z         IO/Z/Z         IO/Z/Z         K/K/K		PB5/SRS1/RXD2	Z	IO/Z/Z	IO/Z/Z	K/K/K
PB2/STS1/TIOCB0 Z IO/Z/Z IO/Z/Z K/K/K PB1/STXD1/TIOCC0, Z IO/Z/Z IO/Z/Z K/K/K		PB4/SRXD1/TXD2	Z	IO/Z/Z	IO/Z/Z	K/K/K
PB1/STXD1/TIOCC0, Z IO/Z/Z IO/Z/Z K/K/K		PB3/STCK1/TIOCA0	Z	IO/Z/Z	IO/Z/Z	K/K/K
•		PB2/STS1/TIOCB0	Z	IO/Z/Z	IO/Z/Z	K/K/K
		,	Z	IO/Z/Z	IO/Z/Z	K/K/K

Η

I

Ю

Н

I

Ю

Η

ı

Ю

Н

I

Ю

Н

I

Ю

Ζ

Ζ

ı

ı

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Ζ

Z

Ζ

Η

I

Ю

I

0

I

ı

Ю

IO/I

IO/O

10/1/0/0

IO/I/I/O

IO/I/IO

IO/I/IO

10/10/10

IO/O/IO

IO/I/IO

IO/I/I

IO/I/O

IO/I/IO

10/10/10

IO/O/IO

CKPACK

CKPREQ/CKM

PLLCAP2, PLLCAP1

	PA9/STS0	Z	IO/Z	IO/Z	
	PA8/STXD0	Z	IO/Z	IO/Z	
	WDTOVF/PA7	Н	H/IO	H/IO	
	PA6/FTCI	Z	IO/Z	IO/Z	
	PA5/FTI	Z	IO/Z	IO/Z	
	PA4/FTOA	Z	IO/L	IO/L	
	CKPO/FTOB	Н	H/L	H/L	
	PA2/LNKSTA	Z	IO/I	IO/I	
	PA1/EXOUT	Z	IO/O	IO/O	
	PA0	Z	Ю	Ю	
H-UDI	TRST	1	I	I	
	TCK	1	I	I	
	TMS	I	I	I	
	TDI	I	I	I	
	TDO	0	0	0	
	ASEMODE	I	I	I	

10/2

IO/Z

IO/Z

Ζ

Z

10/2

IO/Z

IO/Z

Z

Z

Z

Z

O/Z

Z

Z

Z

Ζ

Z

Z

Ζ

I

ı

ı

ı

0

I

Rev. 2.00, 03/05, pag

IO/I

IO/I

IO/IO

IO/O

O/IO

IO/I

IO/I

IO/O

O/O

IO/I

IO/O

Ю

I

I

I

ı

О

I

K/K

K/K

K/K

K/K

O/K

Κ

Κ

Κ

Κ

Κ

Κ

Κ

I

I ı

ı

О

I

1 7 12/31/30

PA11/SRXD0

PA10/STCK0

ETXD3 to ETXD0	0	0	0	0	0	0
CRS	I	I	I	I	I	I
COL	I	I	I	I	I	I
MDC	0	0	0	0	0	0
MDIO	Ю	Ю	Ю	Ю	Ю	Ю
RX-CLK	I	I	I	1	I	I
RX-DV	I	I	I	I	I	I
RX-ER	I	I	I	I	I	I
ERXD3 to ERXD0	ı	ı		ı	ı	ı

I: Input

O: Output

H: High-level output

L: Low-level output

Z: High-impedance state

K: Input pins are in the high-impedance state; output pins maintain their previous state.

Notes: In sleep mode, if the DMAC is operating the address/data bus and bus control s according to the operation of the DMAC. (The same applies when refreshing is

Depends on the clock mode (CKPREQN, MD2 to MD0 setting).

ВΓ

BP





Figure D.1 Package Dimensions (FP-208C, FP-208CV)



Reference	Dir
Symbol	Min
D	_
E	_
v	_
w	_
Α	_
A 1	0.28
е	
b	0.35
х	_
у	_
У ₁	_
S _D	_
SE	_
ΖD	_
ΖE	

Figure D.2 Package Dimensions (BP-240A, BP-240AV)

Rev. 2.00, 03/05, pag

RENESAS

## Renesas 32-Bit RISC Microcomputer Hardware Manual SH7615 Group

Publication Date: 1st Edition, September 2000

Rev.2.00, March 17, 2005

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Technical Documentation & Information Department

Renesas Kodaira Semiconductor Co., Ltd.

 $\ensuremath{\mathbb{O}}$  2005. Renesas Technology Corp. All rights reserved. Printed in Japan.



http://www.

## **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <445 (1628) 585-100, Fax: <445 (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: -852-> 2265-688, Fax: -852-> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Buliding, No.205 Maoming Road (S), Shanghai 200020, China Tel: -886 (21) 6472-1001, Fax: -865 (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: -655-6213-0200, Fax: -655-6278-8001

## SH7615 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600_USB_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF