Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8/3847R Group, H8/3847S Group, H8/38347 Group, H8/38447 Group

Hardware Manual

Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series

H8/3847R Group	H8/3843R H8/3844R H8/3845R H8/3846R H8/3847R		·	H8/38342 H8/38343 H8/38344 H8/38345 H8/38346 H8/38347
H8/3847S Group	H8/3844S H8/3845S H8/3846S H8/3847S	H8/38447	Group	H8/38442 H8/38443 H8/38444 H8/38445 H8/38446 H8/38447

Renesas Electronics

www.renesas.com

Rev.6.00 2006.08

- These materials are intended as a reference to assist our customers in the selection of the F Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of ar party's rights, originating in the use of any product data, diagrams, charts, programs, algorith circuit application examples contained in these materials.
 - circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp. without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology C

an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.cc

4. When using any or all of the information contained in these materials, including product data

- diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a casystem that is used under circumstances in which human life is potentially at stake. Please
- system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce whole or in part these materials
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduct whole or in part these materials.7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a control than the control destination.
 - other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/o country of destination is prohibited.
 - 8. Please contact Renesas Technology Corp. for further details on these materials or the producentained therein.





€ENESAS

an ideal configuration as a microcomputer for embedding in sophisticated control syst (ZTAT^{TM*1}), Flash memory (F-ZTAT^{TM*2}) and mask ROM are available as on-chip F enabling users to respond quickly and flexibly to changing application specifications a

- Notes: 1. ZTAT is a trademark of Renesas Technology Corp.
 - 2. F-ZTAT is a trademark of Renesas Technology Corp.

demands of the transition from initial to full-fledged volume production.

2. F-Z1A1 is a trademark of Renesas Technology Corp

Intended Readership: This manual is intended for users undertaking the design of an a system using the H8/3847R Group, H8/3847S Group, H8/38347 H8/38447 Group. Readers using this manual require a basic kno electrical circuits, logic circuits, and microcomputers.

Purpose: The purpose of this manual is to give users an understanding of functions and electrical characteristics of the H8/3847R Group, Group, H8/38347 Group, and H8/38447 Group. Details of execu instructions can be found in the H8/300L Series Programming N

Using this Manual:

- For an overall understanding of the H8/3847R Group, H8/3847S Group, H8/3834'
 H8/38447 Group's functions
 Follow the Table of Contents. This manual is broadly divided into sections on the
- control functions, peripheral functions, and electrical characteristics.
 For a detailed understanding of CPU functions
- Refer to the separate publication H8/300L Series Programming Manual.

Note on bit notation: Bits are shown in high-to-low order from left to right.

Rev. 6.00 Aug 04, 2006 pa

which should be read in conjunction with the present manual.



- cannot be accessed by the user. 4. The address area from H'F300 to H'F6FF must not be accessed under any circumstances.
- 5. When the on-chip emulator is used, pin P24 functions as an I/O pin, pins P2
 - function as input pins, and pin P27 functions as an output pin. 6. During a break, the watchdog timer continues to operate. Therefore, an inter-
 - generated if an overflow occurs during the break.

Related Material: The latest information is available at our Web Site. Please make you have the most up-to-date information available. (http://www.renesas.com/)

(map.// www.renesus.com/)					
User's Manuals on the H8/3847:					
Manual Title	Document				
H8/3847R Group, H8/3847S Group, H8/38347 Group, H8/38447 Group Hardware Manual	This manu				
H8/300L Series Programming Manual	REJ09B02				

User's manuals for development tools:

Manual Title

H8S, H8/300 Series Simulator/Debugger User's Manual

High-Performance Embedded Workshop User's Manual

High-Performance Debugging Interface User's Manual

H8S, H8/300 Series High-Performance Embedded Workshop.

C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual

Rev. 6.00 Aug 04, 2006 page iv of xxxvi



Documen

REJ10B01

REJ10B02

ADE-702-2

ADE-702-2

Rev. 6.00 Aug 04, 2006 pa

RENESAS

Rev. 6.00 Aug 04, 2006 page vi of xxxvi

RENESAS

			ore, an ir the breal	iternal re	set is ge	enerated	if an ov	erflov
1.3.2 Pin Functions	33	Table a	mended					
Table 1.6 Pin				Pin No.		<u>—</u>		
Tunctions		Type System control	Symbol TEST	TFP-100B TFP-100G	FP-100A 17	I/O Intput	Name and Test pin: cannot be connected	This pin used. I
8.3.1 Overview	213	Descrip	tion ame	ended				
				it I/O por	t. Figure	8.2 sho	ws its p	in cor
		after the hardwa	e reset is re; it car be consi /. Note th	period. I s cleared not be m dered wh nat the m	. The punanipulation	II-up MC ted by a ing conr	OS is coluser pro nections	ntrolle ogran to ex
8.3.4 Pin States	218	Table a	ind notes	amende	ed			
Table 8.7 Port 2 Pin		Pins	Reset	Sleep	Subsleep	Standby	Watch	Suba
States		P2 ₇ to P2 ₅	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functi
		P2 ₄ *1	Pull-up MOS on	_ olato	ciaio		olato	
		P2 ₄ *2 P2 ₃	High- impedance					
		P2 ₂ /SO ₁ P2 ₁ /SI ₁ P2 ₀ /SCK ₁	High- impedance					
		Notes: 1. 2.	Applies to F	ne F-ZTAT ve 18/3847R Gro ne H8/38347	oup and H8/3	8847S Group	o. Also appli	



Rev. 6.00 Aug 04, 2006 pa

		Vs	ss with an	external resistor	of approximately 1	
15.8.2 DC Characteristics	519, 525	Table and notes amended				
Table 15.26 DC		Item	Symbol	Applicable Pins	1 1 1	
Characteristics		Pull-up MOS current	—I _p	P1 ₀ to P1 ₇ , P2 ₄ *6, P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇		
		Notes:				
		4. Except	current w	hich flows to the	pull-up MOS or ou	
		5. Voltage maintained in standby mode				
			s to the F-2 ce values		e specified values	
C.2 Block Diagrams of Port 2	634	Figure titl	e amende	d		
Figure C.2 (a-1) Port 2 Block Diagram (Pins P2 ₇ to P2 ₃ , Not Including P2 ₄ in the F- ZTAT Version of the H8/38347 Group and H8/38447 Group)						

Newly added

Rev. 6.00 Aug 04, 2006 page viii of xxxvi

635

Figure C.2 (a-2)

Version of the H8/38347 Group and H8/38447 Group)

Port 2 Block Diagram (Pin P2₄ in the F-ZTAT



3. On-chip pull-up MOS turns on for pin P24 only (F-Z of the H8/38347 Group and H8/38447 Group).

Rev. 6.00 Aug 04, 2006 pa

RENESAS

Rev. 6.00 Aug 04, 2006 page x of xxxvi

RENESAS

	2.2.2	Control Registers					
	2.2.3	Initial Register Values					
2.3	Data F	Data Formats					
	2.3.1	Data Formats in General Registers					
	2.3.2	Memory Data Formats					
2.4	Addres	ssing Modes					
	2.4.1	Addressing Modes					
	2.4.2	Effective Address Calculation					
2.5	Instruc	tion Set					
	2.5.1	Data Transfer Instructions					
	2.5.2	Arithmetic Operations					
	2.5.3	Logic Operations					
	2.5.4	Shift Operations					
	2.5.5	Bit Manipulations					
	2.5.6	Branching Instructions					
	2.5.7	System Control Instructions					
	2.5.8	Block Data Transfer Instruction					
2.6	Basic (Operational Timing					
	2.6.1	Access to On-Chip Memory (RAM, ROM)					
	2.6.2	Access to On-Chip Peripheral Modules					
2.7	CPU S	tates					

Pin Functions

Features

Address Space

Register Configuration

General Registers

Section 2 CPU

Overview.....

Register Descriptions

2.1

2.2

2.7.1

2.7.2

2.1.2

2.1.3

2.2.1



Overview..... Program Execution State

Rev. 6.00 Aug 04, 2006 pa

Section 3		Exception Handling					
3.1	Overv	Overview					
3.2	Reset	Reset					
		Overview					
	3.2.2	Reset Sequence					
	3.2.3	Interrupt Immediately after Reset					
3.3	Interr	upts					
	3.3.1	Overview					
	3.3.2	Interrupt Control Registers					
	3.3.3	External Interrupts					
	3.3.4	Internal Interrupts					
	3.3.5	Interrupt Operations					
	3.3.6	Interrupt Response Time					
3.4	Appli	cation Notes					
		Notes on Stack Area Use					

3.4.2 Notes on Rewriting Port Mode Registers.3.4.3 Method for Clearing Interrupt Request Flags

4.1.1 Block Diagram
4.1.2 System Clock and Subclock
4.2 System Clock Generator
4.3 Subclock Generator

4.3 Subclock Generator4.4 Prescalers4.5 Note on Oscillators

Rev. 6.00 Aug 04, 2006 page xii of xxxvi

RENESAS

Element)....

5.4	water	i Mode
	5.4.1	Transition to Watch Mode
	5.4.2	Clearing Watch Mode
	5.4.3	Oscillator Settling Time after Watch Mode is Cleared
	5.4.4	Notes on External Input Signal Changes before/after Watch Mode
5.5	Subsle	eep Mode
	5.5.1	Transition to Subsleep Mode
	5.5.2	Clearing Subsleep Mode
5.6	Subac	tive Mode
	5.6.1	Transition to Subactive Mode
	5.6.2	Clearing Subactive Mode
	5.6.3	Operating Frequency in Subactive Mode
5.7	Active	e (Medium-Speed) Mode
	5.7.1	Transition to Active (Medium-Speed) Mode
	5.7.2	Clearing Active (Medium-Speed) Mode
	5.7.3	Operating Frequency in Active (Medium-Speed) Mode
5.8	Direct	Transfer
	5.8.1	Overview of Direct Transfer
	5.8.2	Direct Transition Times
	5.8.3	Notes on External Input Signal Changes before/after Direct Transition
5.9		le Standby Mode
	5.9.1	Setting Module Standby Mode
	5.9.2	Clearing Module Standby Mode
	5.9.3	Usage Note
Sec	ction 6	ROM
6.1		iew
		Rev. 6.00 Aug 04, 2006 pa
		110v. 0.00 Aug 04, 2000 pa
		RENESAS

Transition to Standby Mode.....

Clearing Standby Mode

Notes on External Input Signal Changes before/after Standby Mode.....

3.3.1

5.3.2

5.3.3

5.3.4 5.3.5

	6.7.2	Programming/Erasing in User Program Mode
6.8	Flash N	Memory Programming/Erasing
	6.8.1	Program/Program-Verify
	6.8.2	Erase/Erase-Verify
	6.8.3	Interrupt Handling when Programming/Erasing Flash Memory
6.9	Prograi	m/Erase Protection
	6.9.1	Hardware Protection
	6.9.2	Software Protection
	6.9.3	Error Protection
6.10	Prograi	mmer Mode
	6.10.1	Socket Adapter
	6.10.2	Programmer Mode Commands
	6.10.3	Memory Read Mode
	6.10.4	Auto-Program Mode
	6.10.5	Auto-Erase Mode
	6.10.6	Status Read Mode
	6.10.7	Status Polling
	6.10.8	Programmer Mode Transition Time
	6.10.9	Notes on Memory Programming
Rev.	6.00 Au	g 04, 2006 page xiv of xxxvi
		•
		RENESAS

Features

Block Diagram

Flash Memory Control Register 1 (FLMCR1)....

Flash Memory Control Register 2 (FLMCR2).....

Flash Memory Enable Register (FENR)

Boot Mode

Descriptions of Registers of the Flash Memory....

On-Board Programming Modes

6.5.1

6.5.2

6.5.3

6.5.4

6.6.1

6.6.2

6.6.3

6.6.4

6.6.5

6.7.1

6.6

6.7

8.2.5	MOS Input Pull-Up
8.3 Port 2.	
8.3.1	Overview
8.3.2	Register Configuration and Description
8.3.3	Pin Function
8.3.4	Pin States
0.01	
8.4.1	Overview
8.4.2	Register Configuration and Description
8.4.3	Pin Functions
8.4.4	Pin States
8.4.5	MOS Input Pull-Up
	1100 input i dii Op
8.5.1	Overview
8.5.2	Register Configuration and Description
8.5.3	Pin Functions
8.5.4	Pin States
****	1 iii Suites
8.6.1	Overview
8.6.2	Register Configuration and Description
8.6.3	Pin Functions
8.6.4	Pin States
8.6.5	MOS Input Pull-Up
	MOS Input I un-Op
8.7.1	Overview
8.7.2	Register Configuration and Description
8.7.3	Pin Functions
0.1.3	Pin Functions
	Rev. 6.00 Aug 04, 2006 page
	RENESAS

8.2.1

8.2.2 8.2.3

8.2.4

Pin Functions

Pin States.

	8.10.2 Register Configuration and Description
	8.10.3 Pin Functions
	8.10.4 Pin States
8.11	Port A
	8.11.1 Overview
	8.11.2 Register Configuration and Description
	8.11.3 Pin Functions
	8.11.4 Pin States
8.12	Port B
	8.12.1 Overview
	8.12.2 Register Configuration and Description
8.13	
	8.13.1 Overview
	8.13.2 Register Configuration and Description
8.14	
	8.14.1 Overview
	8.14.2 Register Configuration and Descriptions
	8.14.3 Note on Modification of Serial Port Control Register
8.15	_
	8.15.1 The Management of the Un-Use Terminal
	•
Sec	tion 9 Timers
9.1	Overview
9.2	Timer A
	9.2.1 Overview
	9.2.2 Register Descriptions
	-6

Rev. 6.00 Aug 04, 2006 page xvi of xxxvi

8.9.2

8.9.3

8.9.4

RENESAS

Register Configuration and Description.

.....

.....

.....

.....

.....

.....

.....

	,	- T F
9.	.5 Timer	G
	9.5.1	Overview
	9.5.2	Register Descriptions
	9.5.3	Noise Canceler
	9.5.4	Operation
	9.5.5	Application Notes
	9.5.6	Timer G Application Example
9.	.6 Watch	dog Timer
	9.6.1	Overview
	9.6.2	Register Descriptions
	9.6.3	Timer Operation
	9.6.4	Watchdog Timer Operation States
9.	.7 Async	hronous Event Counter (AEC)
	9.7.1	Overview
	9.7.2	Register Descriptions
	9.7.3	Operation
	9.7.4	Asynchronous Event Counter Operation Modes
	9.7.5	Application Notes
S	ection 10	Serial Communication Interface
		iew
10		
		Overview
		Register Descriptions
		Operation
		- r
		Rev. 6.00 Aug 04, 2006 pag
		RENESAS

9.4

9.4.1 9.4.2

9.4.3

9.4.4

945

Timer F.

Overview.....

Register Descriptions

CPU Interface

Operation

Application Notes

Sect	ion 11	14-Bit PWM
11.1		ew
	11.1.1	Features
	11.1.2	Block Diagram
		Pin Configuration
		Register Configuration
11.2		er Descriptions
		PWM Control Register (PWCR)
		PWM Data Registers U and L (PWDRU, PWDRL)
	11.2.3	Clock Stop Register 2 (CKSTPR2)
11.3	Operat ⁱ	ion
		Operation
		PWM Operation Modes
Sect	ion 12	A/D Converter
		ew
		Features
		Block Diagram
		Pin Configuration
		Register Configuration
12.2		er Descriptions
	_	A/D Result Registers (ADRRH, ADRRL)
		, ,

10.5.5 Application Notes

Rev. 6.00 Aug 04, 2006 page xviii of xxxvi

12.3

12.4

RENESAS

12.2.2 A/D Mode Register (AMR)12.2.3 A/D Start Register (ADSR)12.2.4 Clock Stop Register 1 (CKSTPR1)

Interrupts

	13.2.3 LCD Control Register 2 (LCR2)
	13.2.4 Clock Stop Register 2 (CKSTPR2)
13.3	
	13.3.1 Settings up to LCD Display
	13.3.2 Relationship between LCD RAM and Display
	13.3.3 Luminance Adjustment Function (V ₀ Pin)
	13.3.4 Low-Power-Consumption LCD Drive System
	13.3.5 Operation in Power-Down Modes
	13.3.6 Boosting the LCD Drive Power Supply
	13.3.7 Connection to HD66100
Sect	ion 14 Power Supply Circuit
14.1	Overview
14.2	When Using Internal Power Supply Step-Down Circuit
14.3	When Not Using Internal Power Supply Step-Down Circuit
14.4	H8/3847S Group
14.5	Notes on Switching from the H8/3847R to the H8/38347 or H8/38447
Sect	ion 15 Electrical Characteristics
15.1	H8/3847R Group Absolute Maximum Ratings (Regular Specifications)
15.2	H8/3847R Electrical Characteristics (Regular Specifications)
	15.2.1 Power Supply Voltage and Operating Range
	15.2.2 DC Characteristics
	15.2.3 AC Characteristics
	15.2.4 A/D Converter Characteristics
	Rev. 6.00 Aug 04, 2006 pa

RENESAS

13.1.1 Features

13.1.2 Block Diagram

13.1.3 Pin Configuration

13.1.4 Register Configuration

13.2 Register Descriptions

13.2.1 LCD Port Control Register (LPCR)

13.2.2 LCD Control Register (LCR)

15.6.1 Power Supply Voltage and Operating Range
15.6.2 DC Characteristics
15.6.3 AC Characteristics
15.6.4 A/D Converter Characteristics
15.6.5 LCD Characteristics
15.7 Absolute Maximum Ratings of H8/38347 Group and H8/38447 Group
15.8 Electrical Characteristics of H8/38347 Group and H8/38447 Group
15.8.1 Power Supply Voltage and Operating Ranges
15.8.2 DC Characteristics
15.8.3 AC Characteristics
15.8.4 A/D Converter Characteristics
15.8.5 LCD Characteristics
15.8.6 Flash Memory Characteristics
15.9 Operation Timing
15.10 Output Load Circuit
15.11 Resonator
15.12 Usage Note
Appendix A CPU Instruction Set
A.1 Instructions
A.2 Operation Code Map
A.3 Number of Execution States
Appendix B Internal I/O Registers
B.1 Addresses

15.6 H8/3847S Group Electrical Characteristics

Rev. 6.00 Aug 04, 2006 page xx of xxxvi

B.2

C.1

C.2

Functions

Appendix C I/O Port Block Diagrams.....

Appendix D	Port States in the Different Processing States
Appendix E	List of Product Codes
Appendix F	Package Dimensions
Appendix G	Specifications of Chip Form

C.12 Block Diagram of Port C

Appendix I Specifications of Chip Tray

Appe

Rev. 6.00 Aug 04, 2006 pag

RENESAS

	(10p view)
Figure 1.6	Bonding Pad Location Diagram of HCD64F38347 and HCD64F38447
	(Top View)
Figure 1.7	Bonding Pad Location Diagram of H8/38347 Group (Mask ROM Vers
	and H8/38447 Group (Mask ROM Version) (Top View)
Section 2 CI	PU
Figure 2.1	CPU Registers
Figure 2.2	Stack Pointer
Figure 2.3	Register Data Formats
Figure 2.4	Memory Data Formats
Figure 2.5	Data Transfer Instruction Codes
Figure 2.6	Arithmetic, Logic, and Shift Instruction Codes
Figure 2.7	Bit Manipulation Instruction Codes
Figure 2.8	Branching Instruction Codes
Figure 2.9	System Control Instruction Codes
Figure 2.10	Block Data Transfer Instruction Code
Figure 2.11	On-Chip Memory Access Cycle

Bonding Pad Location Diagram of H8/3847R Group (Mask ROM Ver

(Top View)

Bonding Pad Location Diagram of H8/3847S Group (Mask ROM Vers (Top View)

Rev. 6.00 Aug 04, 2006 page xxii of xxxvi

Figure 1.4

Figure 1.5

Figure 2.12

Figure 2.13

Figure 2.14 Figure 2.15

On-Chip Peripheral Module Access Cycle (2-State Access).....

On-Chip Peripheral Module Access Cycle (3-State Access).....

CPU Operation States

State Transitions

Figure 3.7	Port Mode Register Setting and Interrupt Request Flag Clearing Proc
Section 4 Clo	ock Pulse Generators
Figure 4.1	Block Diagram of Clock Pulse Generators
Figure 4.2	Typical Connection to Crystal Oscillator
Figure 4.3	Typical Connection to Ceramic Oscillator
Figure 4.4	Board Design of Oscillator Circuit
Figure 4.5	External Clock Input (Example)
Figure 4.6	Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subc
Figure 4.7	Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator
Figure 4.8	Pin Connection when not Using Subclock
Figure 4.9 (a)	Pin Connection when Inputting External Clock
	(H8/38347R Group and H8/3847S Group)
Figure 4.9 (b)	Pin Connection when Inputting External Clock
	(H8/38347 Group and H8/38447 Group)
Figure 4.10	Example of Crystal and Ceramic Oscillator Element Arrangement
Figure 4.11	Negative Resistance Measurement and Circuit Modification Suggesti
Figure 4.12	Oscillation Stabilization Wait Time

Stack State after Completion of Interrupt Exception Handling

Interrupt Sequence Operation when Odd Address is Set in SP

ROM Block Diagram (H8/3844R, H8/3844S, H8/38344 and H8/3844

Socket Adapter Pin Correspondence (with HN27C101) H8/3847R Memory Map in PROM Mode.....

RENESAS

Rev. 6.00 Aug 04, 2006 page

Figure 5.1

rigule 3.4

Figure 3.5

Figure 3.6

Section 6 ROM Figure 6.1

Figure 6.2

Figure 6.3

Standby Mode Transition and Pin States..... Figure 5.2 Figure 5.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode.....

Mode Transition Diagram.

rigule 0.12	Socket Adapter Fin Correspondence Diagram
Figure 6.13	Timing Waveforms for Memory Read after Memory Write
Figure 6.14	Timing Waveforms in Transition from Memory Read Mode to Anothe
	Mode
Figure 6.15	CE and OE Enable State Read Timing Waveforms
Figure 6.16	CE and OE Clock System Read Timing Waveforms
Figure 6.17	Auto-Program Mode Timing Waveforms
Figure 6.18	Auto-Erase Mode Timing Waveforms
Figure 6.19	Status Read Mode Timing Waveforms
Figure 6.20	Oscillation Stabilization Time, Boot Program Transfer Time,
	and Power-Down Sequence
Section 7 R	AM
Figure 7.1	RAM Block Diagram (H8/3844R, H8/3844S, H8/38344 and H8/38444
Section 8 I/O	
Figure 8.1	Port 1 Pin Configuration
Figure 8.2	Port 2 Pin Configuration
Figure 8.3	Port 3 Pin Configuration
Figure 8.4	Port 4 Pin Configuration
Figure 8.5	Port 5 Pin Configuration
Figure 8.6	Port 6 Pin Configuration
Figure 8.7	Port 7 Pin Configuration
Figure 8.8	Port 8 Pin Configuration
Figure 8.9	Port 9 Pin Configuration
_	
Figure 8.9	Port A Pin Configuration
Figure 8.9 Figure 8.10	

Block Diagram of Timer A.... Figure 9.1

Figure 8.13

Section 9 Timers

Rev. 6.00 Aug 04, 2006 page xxiv of xxxvi

RENESAS

Input/Output Data Inversion Function.....

		Procedure
Fig	gure 9.16	Timer G Application Example
Fig	gure 9.17	Block Diagram of Watchdog Timer
Fig	gure 9.18	Typical Watchdog Timer Operations (Example)
Fig	gure 9.19	Block Diagram of Asynchronous Event Counter
Fig	gure 9.20	Example of Software Processing when Using ECH and ECL as 16-Bi
		Event Counter
Fig	gure 9.21	Example of Software Processing when Using ECH and ECL as 8-Bit
		Counters
Se	ction 10 Ser	ial Communication Interface
Fig	gure 10.1	SCI1 Block Diagram
Fig	gure 10.2	Transfer Format
Fig	gure 10.3	Example of SSB Connections.
Fig	gure 10.4	Transfer Format (When $SNC1 = 0$, $SNC0 = 1$, $MRKON = 1$)
Fig	gure 10.5	HOLD TAIL and LATCH TAIL Output Waveforms
Fig	gure 10.6	SCI3 Block Diagram
Fig	gure 10.7 (a)	RDRF Setting and RXI Interrupt
		TDRE Setting and TXI Interrupt
Fig	gure 10.7 (c)	TEND Setting and TEI Interrupt

riguie 9.9

Figure 9.10

Figure 9.11

Figure 9.12

Figure 9.13

Figure 9.14

Figure 9.15

Figure 10.8

Figure 10.9

Figure 10.10

Figure 10.11



Rev. 6.00 Aug 04, 2006 pag

Data Format in Asynchronous Communication

(Asynchronous Mode) (8-bit data, parity, 2 stop bits).....

Example of SCI3 Initialization Flowchart.....

Example of Data Transmission Flowchart (Asynchronous Mode).....

Phase Relationship between Output Clock and Transfer Data

Noise Cancelei Diock Diagram

Noise Canceler Timing (Example)

Input Capture Input Timing (without Noise Cancellation Function)....

Input Capture Input Timing (with Noise Cancellation Function).......

Timing of Input Capture by Input Capture Input.....

TCG Clear Timing

Port Mode Register Manipulation and Interrupt Enable Flag Clearing

riguie 10.16	Example of Data Reception Flowchaft (Synchronous Mode)
Figure 10.19	Example of Operation when Receiving in Synchronous Mode
Figure 10.20	Example of Simultaneous Data Transmission/Reception Flowchart
	(Synchronous Mode)
Figure 10.21	Example of Inter-Processor Communication Using Multiprocessor For
	(Sending data H'AA to receiver A)
Figure 10.22	Example of Multiprocessor Data Transmission Flowchart
Figure 10.23	Example of Operation when Transmitting Using Multiprocessor Forma
	(8-bit data, multiprocessor bit, 1 stop bit)
Figure 10.24	Example of Multiprocessor Data Reception Flowchart
Figure 10.25	Example of Operation when Receiving Using Multiprocessor Format
	(8-bit data, multiprocessor bit, 1 stop bit)
Figure 10.26	Receive Data Sampling Timing in Asynchronous Mode
Figure 10.27	Relation between RDR Read Timing and Data
Section 11 14	-Bit PWM
Figure 11.1	Block Diagram of the 14 bit PWM
Figure 11.2	PWM Output Waveform
Section 12 A/	D Converter

Flow Chart of Procedure for Using A/D Converter (Interrupts Used)....

Analog Input Circuit Example

Block Diagram of LCD Controller/Driver.....

Example of A Waveform with 1/2 Duty and 1/2 Bias.....

Handling of LCD Drive Power Supply when Using 1/2 Duty.....

Examples of LCD Power Supply Pin Connections.....

RENESAS

Figure 12.1

Block Diagram of the A/D Converter....

External Trigger Input Timing. Typical A/D Converter Operation Timing..... Figure 12.3 Flow Chart of Procedure for Using A/D Converter (Polling by Softwar

Section 13 LCD Controller/Driver

Rev. 6.00 Aug 04, 2006 page xxvi of xxxvi

Figure 12.2

Figure 12.4 Figure 12.5

Figure 12.6

Figure 13.1

Figure 13.2

Figure 13.3

Figure 13.4

C	1 1
Figure 13.15	Output Waveforms for Each Duty Cycle (A Waveform)
Figure 13.16	Output Waveforms for Each Duty Cycle (B Waveform)
Figure 13.17	Connection of External Split-Resistance
Figure 13.18	Connection to HD66100
Section 14 Po	ower Supply Circuit
Figure 14.1	Power Supply Connection when Internal Step-Down Circuit is Used
Figure 14.2	Power Supply Connection when Internal Step-Down Circuit is Not U
Section 15 El	ectrical Characteristics
Figure 15.1	Clock Input Timing
Figure 15.2	RES Low Width
Figure 15.3	Input Timing
Figure 15.4	UD Pin Minimum Modulation Width Timing
Figure 15.5	SCI1 Input/Output Timing.
Figure 15.6	SCK3 Input Clock Timing
Figure 15.7	SCI3 Synchronous Mode Input/Output Timing
Figure 15.8	Segment Expansion Signal Timing
Figure 15.9	Output Load Condition
Figure 15.10	Resonator Equivalent Circuit
Figure 15.11	Recommended Resonators
Appendix C	I/O Port Block Diagrams
Figure C.1 (a)	Port 1 Block Diagram (Pins P1 ₇ to P1 ₄)
Figure C.1 (b)	Port 1 Block Diagram (Pin P1 ₃)
Figure C.1 (c)	Port 1 Block Diagram (Pin P1 ₂ , P1 ₁)

LCD KAM Map with Segment Externally Expanded

LCD RAM Map with Segment Externally Expanded

(SGX = "1", SGS3 to SGS0 = "0000" 1/2 duty).....

(SGX = "1", SGS3 to SGS0 = "0000" static).....

LCD Drive Power Supply Unit.....

Example of Low-Power-Consumption LCD Drive Operation

RENESAS

Rev. 6.00 Aug 04, 2006 page

rigule 13.11

Figure 13.12

Figure 13.13

Figure 13.14

	•	S ()
]	Figure C.3 (c)	Port 3 Block Diagram (Pin P3 ₄)
]	Figure C.3 (d)	Port 3 Block Diagram (Pin P3 ₃)
]	Figure C.3 (e-1)	Port 3 Block Diagram (Pin P32, H8/3847R Group and H8/3847S Group
]	Figure C.3 (e-2)	Port 3 Block Diagram (Pin P32, H8/38347 Group and H8/38447 Group
]	Figure C.3 (f-1)	Port 3 Block Diagram (Pin P3 ₁ , H8/3847R Group and H8/3847S Group
	• • •	Port 3 Block Diagram (Pin P3 ₁ , H8/38347 Group and H8/38447 Group
	• , ,	Port 3 Block Diagram (Pin P3 ₀)
		Port 4 Block Diagram (Pin P4 ₃)
	•	Port 4 Block Diagram (Pin P4 ₂)
	• , ,	Port 4 Block Diagram (Pin P4 ₁)
	• , ,	Port 4 Block Diagram (Pin P4 ₀)
		Port 5 Block Diagram
	· ·	Port 6 Block Diagram
	•	Port 7 Block Diagram
	•	Port 8 Block Diagram
	•	Port 9 Block Diagram
		Port A Block Diagram
	•	Port B Block Diagram
	· ·	Port C Block Diagram
•	1 15410 0.12	Toll C Block Diagram
,	Annendix F P	ackage Dimensions
-	-pponum -	

Rev. 6.00 Aug 04, 2006 page xxviii of xxxvi

Specifications of Chip Form

Figure F.1

Figure F.2

Figure F.3

Figure F.4

Appendix G

Figure G.1



FP-100A Package Dimensions

FP-100B Package Dimensions

TFP-100B Package Dimensions

TFP-100G Package Dimensions

Chip Sectional Figure

Figure I.2 Specifications of Chip Tray.

Figure I.3 Specifications of Chip Tray.

Figure I.4 Specifications of Chip Tray.

Specifications of Chip Tray.

Section 2	CPU
Table 2.1	Addressing Modes
Table 2.2	Effective Address Calculation
Table 2.3	Instruction Set
Table 2.4	Data Transfer Instructions
Table 2.5	Arithmetic Instructions
Table 2.6	Logic Operation Instructions
Table 2.7	Shift Instructions
Table 2.8	Bit-Manipulation Instructions
Table 2.9	Branching Instructions
Table 2.10	-
Table 2.11	-
Table 2.12	
Table 2.13	-
1 4010 2.13	100 min 1110 on j Dio

Bonding Pad Coordinates of H8/38347 Group (Mask ROM Version)

and H8/38447 Group (Mask ROM Version).....

Table 3.2 Interrupt Sources and Their Priorities Table 3.3 Interrupt Control Registers

Table 3.1

Table 3.4

Section 3 Exception Handling

Table 1.5

Table 1.6

Pin Functions

Interrupt Wait States..... Table 3.5 Conditions Under which Interrupt Request Flag is Set to 1

Section 5	Power-	Down Mo	de

Section 5	Power-Down Modes
Table 5.1	Operating Modes

Internal State in Each Operating Mode Table 5.2 Table 5.3 System Control Registers

Table 5.4 Clock Frequency and Settling Time (Times are in ms).....

Setting and Clearing Module Standby Mode by Clock Stop Register..... Table 5.5

Rev. 6.00 Aug 04, 2006 page xxx of xxxvi

RENESAS

Exception Handling Types and Priorities.....

14010 0.15	1 Togramming 1 mile
Table 6.14	Command Sequence in Programmer Mode
Table 6.15	AC Characteristics in Transition to Memory Read Mode
Table 6.16	AC Characteristics in Transition from Memory Read Mode to Another
Table 6.17	AC Characteristics in Memory Read Mode
Table 6.18	AC Characteristics in Auto-Program Mode
Table 6.19	AC Characteristics in Auto-Erase Mode
Table 6.20	AC Characteristics in Status Read Mode
Table 6.21	Status Read Mode Return Codes
Table 6.22	Status Polling Output Truth Table
Table 6.23	Stipulated Transition Times to Command Wait State
Table 6.24	Flash Memory Operating States
Section 8 I	I/O Ports
Table 8.1	Port Functions
Table 8.2	Port 1 Registers
Table 8.3	Port 1 Pin Functions
Table 8.4	Port 1 Pin States
Table 8.5	Port 2 Registers
Table 8.6	Port 2 Pin Functions
Table 8.7	Port 2 Pin States
Table 8.7 Table 8.8	Port 2 Pin States
	Port 3 Registers
Table 8.8	
Table 8.8 Table 8.9	Port 3 Registers

Table 0.8

Table 6.9

Table 6.10

Table 6.11 Table 6.12

Table 6.13



Setting Flogramming Wodes.....

Additional-Program Data Computation Table

Programming Time.

Table 8.23	Port 8 Registers
Table 8.24	Port 8 Pin Functions
Table 8.25	Port 8 Pin States
Table 8.26	Port 9 Registers
Table 8.27	Port 9 Pin Functions
Table 8.28	Port 9 Pin States
Table 8.29	Port A Registers
Table 8.30	Port A Pin Functions
Table 8.31	Port A Pin States
Table 8.32	Port B Register
Table 8.33	Port C Register
Table 8.34	Register Configuration
Section 9	Timers
Table 9.1	Timer Functions
Table 9.2	Pin Configuration
Table 9.3	Timer A Registers
Table 9.4	Timer A Operation States
Table 9.5	Pin Configuration
Table 9.6	Timer C Registers
Table 9.7	Timer C Operation States
Table 9.8	Pin Configuration
Table 9.9	Timer F Registers
Table 9.10	Timer F Operation Modes

Table 8.22 Port 7 Pin States

Rev. 6.00 Aug 04, 2006 page xxxii of xxxvi

Table 9.11 Table 9.12

Table 9.13

Table 9.14 Table 9.15

RENESAS

Pin Configuration

Internal Clock Switching and TCG Operation

Input Capture Input Signal Input Edges Due to Input Capture Input Pin Stand Conditions for Their Occurrence

1 abic 10.2	Seri i ili collinguration
Table 10.3	Registers
Table 10.4	Pin Configuration
Table 10.5	Registers
Table 10.6	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)
Table 10.6	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)
Table 10.7	Relation between n and Clock
Table 10.8	Maximum Bit Rate for Each Frequency (Asynchronous Mode)
Table 10.9	Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (
Table 10.9	Examples of BRR Settings for Various Bit Rates (Synchronous Mode) (
Table 10.10	Relation between n and Clock
Table 10.11	SMR Settings and Corresponding Data Transfer Formats
Table 10.12	SMR and SCR3 Settings and Clock Source Selection
Table 10.13	Transmit/Receive Interrupts

Overview of SCI Functions

Table 10.16 SCI3 Interrupt Requests Table 10.17 SSR Status Flag States and Receive Data Transfer

Section 11 14-Bit PWM Table 11.1

Table 11.2

Table 12.2 Table 12.3

Table 11.3

Section 12 A/D Converter

Table 12.1 Pin Configuration

Section to Serial Communication interface

SCI1 Pin Configuration

Table 10.1 Table 10.2

Table 10.14 Data Transfer Formats (Asynchronous Mode) Table 10.15 Receive Error Detection Conditions and Receive Data Processing.......

Register Configuration

Pin Configuration

PWM Operation Modes.

Register Configuration A/D Converter Operation Modes

Rev. 6.00 Aug 04, 2006 page



Table 15.5	Serial Interface (SCI3-1, SCI3-2) Timing
Table 15.6	A/D Converter Characteristics
Table 15.7	LCD Characteristics
Table 15.8	Segment External Expansion AC Characteristics
Table 15.9	Absolute Maximum Ratings
Table 15.10	DC Characteristics
Table 15.11	Control Signal Timing
Table 15.12	Serial Interface (SCI1) Timing
Table 15.13	Serial Interface (SCI3-1, SCI3-2) Timing
Table 15.14	A/D Converter Characteristics
Table 15.15	LCD Characteristics
Table 15.16	Segment External Expansion AC Characteristics
Table 15.17	Absolute Maximum Ratings
Table 15.18	DC Characteristics
Table 15.19	Control Signal Timing
Table 15.20	Serial Interface (SCI1) Timing
Table 15.21	Serial Interface (SCI3-1, SCI3-2) Timing
Table 15.22	A/D Converter Characteristics
Table 15.23	LCD Characteristics
Table 15.24	Segment External Expansion AC Characteristics
Table 15.25	Absolute Maximum Ratings
Table 15.26	DC Characteristics
Table 15.27	Control Signal Timing

Table 13.2 DC Characteristics.....

Control Signal Timing

Serial Interface (SCI1) Timing

Rev. 6.00 Aug 04, 2006 page xxxiv of xxxvi

Table 15.3

Table 15.4

RENESAS

Table 15.28 Serial Interface (SCI1) Timing

Table 15.29 Serial Interface (SCI3) Timing

Table 15.30 A/D Converter Characteristics

Table 15.31 LCD Characteristics

Table 15.32 Flash Memory Characteristics

Rev. 6.00 Aug 04, 2006 page

Rev. 6.00 Aug 04, 2006 page xxxvi of xxxvi

H8/38447 Group comprise single-chip microcomputers equipped with an LCD (liquid display) controller/driver. Other on-chip peripheral functions include six types of tim pulse width modulator (PWM), three serial communication interface channels, and an converter. Together, these functions make the H8/3847R Group, H8/3847S Group, H Group, and H8/38447 Group ideally suited for embedded applications in systems requ

power consumption and LCD display. Also available are models incorporating 16 Kb

The H8/3847R is also available in a ZTATTM*1 version with on-chip PROM which ca programmed as required by the user.

Kbytes of ROM and 1 Kbyte to 2 Kbytes of RAM on-chip.

The H8/38347 and H8/38447 are available in a F-ZTAT^{TM*2} version with on-chip flas that can be programmed on-board.

Table 1.1 summarizes the features of the H8/3847R Group, H8/3847S Group, H8/383 and H8/38447 Group.

Notes: 1. ZTAT (Zero Turn Around Time) is a trademark of Renesas Technology Co

2. F-ZTAT is a trademark of Renesas Technology Corp.

	. • • •
	 — Add/subtract: 0.25 μs (operating at 8 MHz)
	 — Multiply/divide: 1.75 μs (operating at 8 MHz)
	 Can run on 32.768 kHz or 38.4 kHz subclock
	 Instruction set compatible with H8/300 CPU
	 Instruction length of 2 bytes or 4 bytes
	 Basic arithmetic operations between registers
	 MOV instruction for data transfer between memory and regis
	Typical instructions
	— Multiply (8 bits × 8 bits)
	— Divide (16 bits ÷ 8 bits)
	 Bit accumulator
	 Register-indirect designation of bit position
Interrupts	37 interrupt sources
	 13 external interrupt sources (IRQ₄ to IRQ₀, WKP₇ to WKP₀)
	24 internal interrupt sources
Clock pulse	Two on-chip clock pulse generators
generators	System clock pulse generator:
	 Maximum 16 MHz (H8/3847R Group, H8/38347 Group, and H Group)
	— Maximum 10 MHz (H8/3847S Group)
	Subclock pulse generator: 32.768 kHz, 38.4 kHz

Max. operating speed: 8 MHz

Rev. 6.00 Aug 04, 2006 page 2 of 680

	 H8/3844R, H8/3844S, H8/38344, H8/38444: 32-Kbyte ROM, 2-
	 H8/3845R, H8/3845S, H8/38345, H8/38445: 40-Kbyte ROM, 2-
	 H8/3846R, H8/3846S, H8/38346, H8/38446: 48-Kbyte ROM, 2-
	 H8/3847R, H8/3847S, H8/38347, H8/38447: 60-Kbyte ROM, 2-
I/O ports	84 pins
	 71 I/O pins
	13 input pins

H8/3842R, H8/38342, H8/38442: 16-Kbyte ROM, 1-Kbyte RAM H8/3843R, H8/38343, H8/38443: 24-Kbyte ROM, 1-Kbyte RAM

Subactive mode

Large on-chip memory

Memory

Active (medium-speed) mode

Rev. 6.00 Aug 04, 2006 p

•	Timer C: 8-bit timer
	 Count-up/down timer with selection of seven internal clock sevent input from external pin
	 Auto-reloading
•	Timer F: 16-bit timer
	 Can be used as two independent 8-bit timers
	 Count-up timer with selection of four internal clock signals or input from external pin
	 Provision for toggle output by means of compare-match fund
•	Timer G: 8-bit timer
	 Count-up timer with selection of four internal clock signals
	 Incorporates input capture function (built-in noise canceler)
•	Watchdog timer
	 Reset signal generated by overflow of 8-bit counter
Serial Th	nree serial communication interface channels on chip

SCI1: Synchronous serial interface

Choice of 8-bit or 16-bit transfer data

Pulse-division PWM output for reduced ripple

 SCI3-1: 8-bit synchronous/asynchronous serial interface Incorporates multiprocessor communication function
 SCI3-2: 8-bit synchronous/asynchronous serial interface Incorporates multiprocessor communication function

REJ09B0145-0600

Rev. 6.00 Aug 04, 2006 page 4 of 680

pass filter.

communication

interface

14-bit PWM

RENESAS

Can be used as a 14-bit D/A converter by connecting to an exterior

eginent pins can be switched to general purpose port function

RENESAS

Rev. 6.00 Aug 04, 2006 p REJ0

		Die (Mask ROM vers only)
HD6433843R		FP-100A (H8/3843R
HD64338343		FP-100B
HD64338443		TFP-100B
		TFP-100G
		Die
HD6433842R		FP-100A (H8/3842R
HD64338342		FP-100B
HD64338442		TFP-100B
		TFP-100G
		Die
See appendi	x E for a list of product co	des.
Note: * See section 4, Clock	Pulse Generators, for the	e definition of φ and φw.

HD6433846S

HD64338346

HD64338446

HD64338345

HD64338445

HD6433844S

HD64338344

HD64338444

HD6433845R — HD6433845S

HD6433844R —

REJ09B0145-0600 RENESAS

Rev. 6.00 Aug 04, 2006 page 6 of 680

FP-100B TFP-100B

TFP-100G

FP-100B

TFP-100B TFP-100G

HD64F38344 FP-100A (H8/3844R only)

FP-100B

TFP-100B

TFP-100G

Die

HD64F38444

FP-100A (H8/3845R only)

Die (Mask ROM version

FP-100A (H8/3843R only)

FP-100A (H8/3842R only)




Figure 1.1 (1) Block Diagram (H8/3847R Group and H8/3847S Group

Rev. 6.00 Aug 04, 2006 pREJ09






Figure 1.1 (2) Block Diagram (H8/38347 Group and H8/38447 Group)

Rev. 6.00 Aug 04, 2006 page 8 of 680

REJ09B0145-0600



1.2. The bonding pad location diagram of the H8/3847S Group (Mask ROM version) figure 1.5. The bonding pad coordinates of the H8/3847S Group (Mask ROM version) table 1.3.

The bonding pad location diagram of the HCD64F38347 and HCD64F38447 is shown 1.6. The bonding pad coordinates of the HCD64F38347 and HCD64F38447 are given

The bonding pad location diagram of the H8/38347 Group (Mask ROM version) and Group (Mask ROM version) is shown in figure 1.7. The bonding pad coordinates of the Group (Mask ROM version) and H8/38447 Group (Mask ROM version) are given in




Figure 1.2 Pin Arrangement (FP-100B, TFP-100B and TFP-100G: Top V

Rev. 6.00 Aug 04, 2006 page 10 of 680 REJ09B0145-0600




Figure 1.3 Pin Arrangement (FP-100A: Top View)




Figure 1.4 Bonding Pad Location Diagram of H8/3847R Group (Mask ROM (Top View)

Rev. 6.00 Aug 04, 2006 page 12 of 680 REJ09B0145-0600

. •	, · <u>z</u>	_000
11	V _{SS}	-2866
12	OSC ₂	-2866
13	OSC ₁	-2866
14	TEST	-2866
15	RES	-2866
16	P2 ₀ /SCK ₁	-2866
17	P2 ₁ /SI ₁	-2866
18	P2 ₂ /SO ₁	-2866
19	P2 ₃	-2866
20	P2 ₄	-2866
21	P2 ₅	-2866
22	P2 ₆	-2866
23	P2 ₇	-2866
24	P3 ₀ /PWM	-2866
25	P3 ₁ /UD	-2866
26	P3 ₂ /RESO	-2866
27	P3 ₃ /SCK ₃₁	-2669
28	P3 ₄ /RXD ₃₁	-2142
29	P3 ₅ /TXD ₃₁	-1971
30	P3 ₆ /AEVH	-1798
		Rev. 6.00

P1₄/IRQ₄/ADTRG

P1₅/IRQ₁/TMIC

P1₇/IRQ₃/TMIF

 $P1_6/\overline{IRQ}_2$

 X_1

 X_2

5

6

7

8

9

10

-2866

-2866

-2866

-2866

-2866

-2866

984

810

636

462

288

116

-56 -228 -402 -576 -749 -920 -1094 -1266 -1440 -1612 -1785 -1969 -2153 -2327 -2503 -293 -293 -2931 -293 -293

REJ0

42	PA ₀ /COM ₁	
43	P5 ₀ /WKP ₀ /SEG ₁	
44	P5 ₁ /WKP ₁ /SEG ₂	
45	P5 ₂ /WKP ₂ /SEG ₃	
46	P5 ₃ /WKP ₃ /SEG ₄	
47	P5 ₄ /WKP ₄ /SEG ₅	
48	P5 ₅ /WKP ₅ /SEG ₆	
49	P5 ₆ /WKP ₆ /SEG ₇	
50	P57/WKP7/SEG8	
51	P6 ₀ /SEG ₉	
52	P6 ₁ /SEG ₁₀	
53	P6 ₂ /SEG ₁₁	
54	P6 ₃ /SEG ₁₂	
55	P6 ₄ /SEG ₁₃	
56	P6 ₅ /SEG ₁₄	
57	P6 ₆ /SEG ₁₅	
58	P6 ₇ /SEG ₁₆	
59	P7 ₀ /SEG ₁₇	
60	P7 ₁ /SEG ₁₈	
61	P7 ₂ /SEG ₁₉	
	P7 ₃ /SEG ₂₀	

37

38

39

40

41

V1

V0

 V_{CC}

PA₃/COM₄

PA₂/COM₃

PA₁/COM₂

RENESAS

-672

-496

-320

-112

76

320

-2931

-2931

-2931

-2931

-2931

-2931

-2931 -2931 -2931 -2931 -2931 -2931 -2931 -2931 -2931 -2484 -2296 -2061 -1846 -1658 -1430 -1244 -1056 -828 -640 -452 -264

76	P9 ₁ /SEG ₃₄	2866	2931
77	P9 ₂ /SEG ₃₅	2654	2931
78	P9 ₃ /SEG ₃₆	1998	2931
79	P9 ₄ /SEG ₃₇ /M	1803	2931
80	P9 ₅ /SEG ₃₈ /DO	1396	2931
81	P9 ₆ /SEG ₃₉ /CL ₂	1209	2931
82	P97/SEG40/CL1	977	2931
33	P4 ₀ /SCK ₃₂	631	2931
84	P4 ₁ /RXD ₃₂	456	2931
85	P4 ₂ /TXD ₃₂	284	2931
86	P4 ₃ /IRQ ₀	109	2931
37	AV _{CC}	-64	2931
88	PB ₀ /AN ₀	-236	2931
39	PB ₁ /AN ₁	-409	2931
90	PB ₂ /AN ₂	-581	2931
91	PB ₃ /AN ₃	-753	2931
92	PB ₄ /AN ₄	-925	2931
93	PB ₅ /AN ₅	-1097	2931
94	PB ₆ /AN ₆	-1268	293
		Rev. 6.00 Au	ıg 04, 2006 REJ
	7	ENESAS	NEJ

P8₁/SEG₂₆

P8₂/SEG₂₇

P8₃/SEG₂₈

P8₄/SEG₂₉

P85/SEG30

P8₆/SEG₃₁

P87/SEG32

P9₀/SEG₃₃

100		AV_{SS}		-2866	2931
Note:	*	These values s	sition is the chip's	-2866 ates of the centers of pads center and the center is l ads and left and right pads	The accuracy is a




Figure 1.5 Bonding Pad Location Diagram of H8/3847S Group (Mask ROM (Top View)

Rev. 6.00 Aug 04, 2006 pa

REJ0

10	X_2	-1
11	V _{SS}	-1
12	OSC ₂	-1
13	OSC ₁	-1
14	TEST	-1
15	RES	-1
16	P2 ₀ /SCK ₁	-1
17	P2 ₁ /SI ₁	-1
18	P2 ₂ /SO ₁	-1
19	P2 ₃	-1
20	P2 ₄	-1
21	P2 ₅	-1
22	P2 ₆	-1
23	P2 ₇	-1
24	P3 ₀ /PWM	-1
25	P3 ₁ /UD	-1
26	P3 ₂ /RESO	-1
27	P3 ₃ /SCK ₃₁	-1
28	P3 ₄ /RXD ₃₁	-1
29	P3 ₅ /TXD ₃₁	-1
30	P3 ₆ /AEVH	-9

P1₄/IRQ₄/ADTRG

P1₅/IRQ₁/TMIC

P1₇/IRQ₃/TMIF

 $P1_6/\overline{IRQ}_2$

 X_1

5

6

7

8

9

-1655

-1655

-1655

-1655

-1655

451

334

226

122

37

-48

-138

-223

-308

-393

-478

-563

-648

-733

-818

-903

-988

-1073

-1158

-1243

-1480

-1605

-1605

-1605

-1605

-1605

38	V _{CC}	-310	-1605
39	PA ₃ /COM ₄	-215	-1605
40	PA ₂ /COM ₂	-85	-1605
41	PA ₁ /COM ₁	64	-1605
42	PA ₀ /COM ₀	197	-1605
43	P5 ₀ /WKP ₀ /SEG ₁	421	-1605
44	P5 ₁ /WKP ₁ /SEG ₂	528	-1605
45	P5 ₂ /WKP ₂ /SEG ₃	635	-1605
46	P5 ₃ /WKP ₃ /SEG ₄	742	-1605
47	P5 ₄ /WKP ₄ /SEG ₅	849	-1605
48	P5 ₅ /WKP ₅ /SEG ₆	957	-1605
49	P5 ₆ /WKP ₆ /SEG ₇	1154	-1605
50	P5 ₇ /WKP ₇ /SEG ₈	1570	-1605
51	P6 ₀ /SEG ₉	1655	-1527
52	P6 ₁ /SEG ₁₀	1655	-1294
53	P6 ₂ /SEG ₁₁	1655	-1209
54	P6 ₃ /SEG ₁₂	1655	-1117
55	P6 ₄ /SEG ₁₃	1655	-1010
56	P6 ₅ /SEG ₁₄	1655	-903
57	P6 ₆ /SEG ₁₅	1655	-796
58	P6 ₇ /SEG ₁₆	1655	-689
59	P7 ₀ /SEG ₁₇	1655	-559
60	P7 ₁ /SEG ₁₈	1655	-452
61	P7 ₂ /SEG ₁₉	1655	-345
62	P7 ₃ /SEG ₂₀	1655	-237
		Rev. 6.00 Au	ug 04, 2006 p REJ0

-481

-396

-1605 -1605

36

37

V1

V0

75	P9 ₀ /SEG ₃₃	1655
76	P9 ₁ /SEG ₃₄	1466
77	P9 ₂ /SEG ₃₅	1230
78	P9 ₃ /SEG ₃₆	114
79	P9 ₄ /SEG ₃₇ /M	1060
80	P9 ₅ /SEG ₃₈ /DO	854
81	P9 ₆ /SEG ₃₉ /CL ₂	747
82	P9 ₇ /SEG ₄₀ /CL ₁	640
83	P4 ₀ /SCK ₃₂	524
84	P4 ₁ /RXD ₃₂	439
85	P4 ₂ /TXD ₃₂	354
86	P4 ₃ /IRQ ₀	269
87	AV _{CC}	101
88	PB ₀ /AN ₀	16
89	PB ₁ /AN ₁	-92
90	PB ₂ /AN ₂	-207
91	PB ₃ /AN ₃	-319
92	PB ₄ /AN ₄	-431
93	PB ₅ /AN ₅	-543
94	PB ₆ /AN ₆	-655
Rev. 6.00	O Aug 04, 2006 page 20 of 680	
	0145-0600	ENESAS

P8₁/SEG₂₆

P82/SEG27

P8₃/SEG₂₈

P8₄/SEG₂₉

P85/SEG30

P8₆/SEG₃₁

P87/SEG32

100		AV_{SS}		-1523	1605
Note:	*	home-point positio	n is the chip's cent	of the centers of pads. Her and the center is lo and left and right pads.	•




Figure 1.6 Bonding Pad Location Diagram of HCD64F38347 and HCD64F3 (Top View)

Rev. 6.00 Aug 04, 2006 page 22 of 680 REJ09B0145-0600

		2CNICE AS	NL
		Rev. 6.00 Au	g 04, 2006 RE
J1	F36/AEVII	-11/0	-2
31	P3 ₆ /AEVH	-1260	-2 -2
30	P3 ₄ /RXD ₃₁ P3 ₅ /TXD ₃₁	-1362 -1280	-2 -2
29	P3 ₄ /RXD ₃₁	-1382	-2 -2
28	P3 ₃ /SCK ₃₁	-1530	-2
27	P3 ₂	-1777	-2
26	P3 ₁ /UD/EXCL	-2056	-1 -1
25	P3 ₀ /PWM	-2056	-1 1-
24	P2 ₇	-2056	<u></u> -1
23	P2 ₆	-2056	 -1
22	P2 ₅	-2056	 -1
21	P2 ₄	-2056	-1
20	P2 ₃	-2056	
19	P2 ₂ /SO ₁	-2056	-7
18	P2 ₁ /SI ₁	-2056	-5
17	P2 ₀ /SCK ₁	-2056	-4
16	RES	-2056	-2
15	TEST	-2056	-6
14	OSC ₁	-2056	2
13	OSC ₂	-2056	1
12	V _{SS}	-2056	1
11	V _{SS}	-2056	3
10	X ₂	-2056	4
9	X ₁	-2056	5

6

7

8

P1₄/IRQ₄/ADTRG

P1₅/IRQ₁/TMIC

P1₇/IRQ₃/TMIF

P1₆/IRQ₂

-2056

-2056

-2056

-2056

941

839

737

635

43	PA_0/COM_1	44
44	P5 ₀ /WKP ₀ /SEG1	60
45	P5 ₁ /WKP ₁ /SEG2	7
46	P5 ₂ /WKP ₂ /SEG3	88
47	P5 ₃ /WKP ₃ /SEG4	10
48	P5 ₄ /WKP ₄ /SEG5	1
49	P5 ₅ /WKP ₅ /SEG6	1;
50	P5 ₆ /WKP ₆ /SEG7	15
51	P5 ₇ /WKP ₇ /SEG8	17
52	P6 ₀ /SEG9	20
53	P6 ₁ /SEG10	20
54	P6 ₂ /SEG11	20
55	P6 ₃ /SEG12	20
56	P6₄/SEG13	20
57	P6 ₅ /SEG14	20
58	P6 ₆ /SEG15	20
59	P6 ₇ /SEG16	20
60	P7 ₀ /SEG17	20
61	P7 ₁ /SEG18	20
62	P7 ₂ /SEG19	20

38

39

40

41

42

V1

V0

 V_{CC}

PA₃/COM₄

PA₂/COM₃

PA₁/COM₂

-382

-281

-145

51

176

301

-2295

-2295

-2295

-2295

-2295

-2295 -2295 -2295 -2295 -2295

-2295

-2295

-2295

-2295

-2295

-1955

-1830

-1651

-1481

-1300

-1111

-879

-671

-505

-380

-255

G32	2056	1627
EG33	2056	1840
:G34	1777	2295
G35	1530	2295
G36	1302	2295
G37	1147	2295
:G38	901	2295
:G39	728	2295
:G40	603	2295
K ₃₂	451	2295
(D ₃₂	350	2295
	175	2295
\overline{Q}_0	73	2295
	-155	2295
1 0	-290	2295
J ₁	-440	2295
$\sqrt{1}$	-588	2295
J ₃	-695	2295
1 ₄	-801	2295
- N ₅	-890	2295
	Rev. 6.00 A	ug 04, 2006 pa REJ09
	EG34 EG35 EG36 EG37 EG38 EG39 EG40 CK ₃₂ KD ₃₂ CD ₃₂ CD ₀ N ₀ N ₁ N ₂ N ₃ N ₄ N ₅	EG34 1777 EG35 1530 EG36 1302 EG37 1147 EG38 901 EG39 728 EG40 603 CK ₃₂ 451 KD ₃₂ 350 KD ₃₂ 175 \overline{Q}_0 73 \overline{-155} N ₀ -290 N ₁ -440 N ₂ -588 N ₃ -695 N ₄ -801 N ₅ -890

P8₀/SEG25

P8₁/SEG26

P8₂/SEG27

P8₃/SEG28

P8₄/SEG29

P8₅/SEG30

P8₆/SEG31

101	AV _{SS}	-1777	2295
Note: *	These values show the coordinat home-point position is the chip's between the upper and lower padare power supply (Vss) pads and number 15 (TEST) must be connected by the pads are not co	center and the center is loc ds and left and right pads. F I must be connected. They ected to the Vss position. T	ated at half the or Pad numbers 11, should not be lef

-1530

2295

Rev. 6.00 Aug 04, 2006 page 26 of 680 REJ09B0145-0600

100

PC₃/AN₁₁




Figure 1.7 Bonding Pad Location Diagram of H8/38347 Group (Mask ROM and H8/38447 Group (Mask ROM Version) (Top View)

Rev. 6.00 Aug 04, 2006 pa

REJ09

9	X ₁	-16
10	X ₂	-16
11	V _{SS}	-16
12	OSC ₂	-16
13	OSC ₁	-16
14	TEST	-16
15	RES	-16
16	P2 ₀ /SCK ₁	-16
17	P2 ₁ /SI ₁	-16
18	P2 ₂ /SO ₁	-16
19	P2 ₃	-16
20	P2 ₄	-16
21	P2 ₅	-16
22	P2 ₆	-16
23	P2 ₇	-16
24	P3 ₀ /PWM	-16
25	P3 ₁ /UD/EXCL	-16
26	P3 ₂	-16
27	P3 ₃ /SCK ₃₁	-13
28	P3 ₄ /RXD ₃₁	-12
29	P3 ₅ /TXD ₃₁	-11
	P3 ₆ /AEVH	-10

5

6

7

8

P₁₃/TMIG

P1₆/IRQ₂

P1₄/IRQ₄/ADTRG

P1₅/IRQ₁/TMIC

P1₇/IRQ₃/TMIF

-1658

-1658

-1658

-1658

-1658

1006

907

751

653

555

456

358

232

88

-11

-113

-212

-393

-491

-590

-688 -786

-884

-983

-1081

-1168

-1337

-1767

-1767 -1767

-1767

-1767

38	Vcc	-21	-1767
39	PA ₃ /COM ₄	107	-1767
40	PA ₂ /COM ₃	232	-1767
41	PA ₁ /COM ₂	356	-1767
42	PA ₀ /COM ₁	481	-1767
43	P5 ₀ /WKP ₀ /SEG1	637	-1767
44	P5 ₁ /WKP ₁ /SEG2	762	-1767
45	P5 ₂ /WKP ₂ /SEG3	887	-1767
46	P5 ₃ /WKP ₃ /SEG4	1012	-1767
47	P5 ₄ /WKP ₄ /SEG5	1158	-1767
48	P5 ₅ /WKP ₅ /SEG6	1245	-1767
49	P5 ₆ /WKP ₆ /SEG7	1332	-1767
50	P5 ₇ /WKP ₇ /SEG8	1483	-1767
51	P6 ₀ /SEG9	1658	-1483
52	P6₁/SEG10	1658	-1335
53	P6₂/SEG11	1658	-1210
54	P6 ₃ /SEG12	1658	-1085
55	P6 ₄ /SEG13	1658	-960
56	P6₅/SEG14	1658	-836
57	P6 ₆ /SEG15	1658	-711
58	P6 ₇ /SEG16	1658	-586
59	P7 ₀ /SEG17	1658	-459
60	P7 ₁ /SEG18	1658	-334
61	P7 ₂ /SEG19	1658	-209
62	P7 ₃ /SEG20	1658	-85
	ર	Rev. 6.00 Au	ug 04, 2006 pa REJ09

37

V1

V0

-324

-207

-1767

-1767

76 77 78 79	P9 ₁ /SEG34 P9 ₂ /SEG35 P9 ₃ /SEG36 P9 ₄ /SEG37	1500 1290 1202
78	P9 ₃ /SEG36	
		1202
79	P94/SFG37	
	1 04/02/01	1066
80	P9 ₅ /SEG38	941
81	P9 ₆ /SEG39	816
82	P97/SEG40	692
83	P4 ₀ /SCK ₃₂	574
84	P4 ₁ /RXD ₃₂	476
85	P4 ₂ /TXD ₃₂	377
86	P4 ₃ /IRQ ₀	279
87	AV _{CC}	126
88	PB ₀ /AN ₀	-25
89	PB ₁ /AN ₁	-131
90	PB ₂ /AN ₂	-237
91	PB ₃ /AN ₃	-343
92	PB ₄ /AN ₄	-449
93	PB ₅ /AN ₅	-554
94	PB ₆ /AN ₆	-660
	Aug 04, 2006 page 30 of 680	
REJ09B0		ENESAS

P8₁/SEG26

P8₂/SEG27

P8₃/SEG28

P8₄/SEG29

P8₅/SEG30

P8₆/SEG31

P87/SEG32

100		AV_{SS}	-1629	1767
Note:	*	home-point position between the upper 100 are power su Pad number 14 (7	ow the coordinates of the centers of pads. The on is the chip's center and the center is locateder and lower pads and left and right pads. Pad upply (V _{SS}) pads and must be connected. They TEST) must be connected to the Vss position. If the pads are not connected as indicated.	d at half the numbers 1 ² should not

AV _{SS}	100	3	Input
V_0	37	40	Output
V ₁ V ₂ V ₃	36 35 34	39 38 37	Input

TFP-100B

TFP-100G

38

32

11

33

87

FP-100A

41

35

14

36

90

I/O

Input

Input

Input

Name and Functions

Power supply: All V_{CC} pi

be connected to the syste

supply. See section 14, P Supply Circuit, for a CV_{cc} in the H8/3847S Group).

Ground: All V_{SS} pins show

connected to the system |

Analog power supply: T power supply pin for the Aconverter. When the A/D is not used, connect this paystem power supply.

Analog ground: This is the converter ground pin. It is connected to the system

LCD power supply: These power supply pins for the controller/driver. They incopower supply split-resistate are normally used with V₀

supply (0 V).

supply (0V).

shorted.

Type

Power

source

pins

Symbol

 V_{CC}

 V_{SS}

 AV_CC

 CV_{CC}

REJ09B0145-0600 **₹ENES∆S**

Rev. 6.00 Aug 04, 2006 page 32 of 680

System control	RES	15	18	Input
	RESO	26	29	Output
	TEST	14	17	Intput
Interrupt	\overline{IRQ}_0	86	89	Input
pins	ĪRQ₁	6	9	
	\overline{IRQ}_2	7	10	
	ĪRQ ₃	8	11	
	\overline{IRQ}_{4}	5	8	
	WKP ₇ to	50 to 43	53 to 46	Input

 X_1

 X_2

EXCL

9

10

25

12

13

Input

Input

These pins connect to a or 38.4 kHz crystal oscill

See section 4, Clock Pul Generators, for a typical

These pins are used to i 32.768 kHz or 38.4 kHz clock. See section 4, Clo Generators, for a connection example. This function is available on the H8/3834 and H8/38447 Group. Reset: When this pin is the chip is reset

Reset output: Outputs t internal reset signal. This function is not imple the H8/38347 Group and

Test pin: This pin is rese cannot be used. It should connected to Vss.

IRQ interrupt request 0

are input pins for edge-s external interrupts, with of rising or falling edge.

Wakeup interrupt requ These are input pins for falling- edge-sensitive ex

diagram.

Group.



interrupts.

	TMOFL	2	5	Output	
	TMOFH	3	6	Output	
	TMIG	4	7	Input	
14-bit PWM pin	PWM	24	27	Output	
I/O ports	PB ₇ to PB ₀	95 to 88	98 to 91	Input	
	PC ₃ to PC ₀	99 to 96	2, 1, 100, 99	Input	
	P4 ₃	86	89	Input	
	P4 ₂ to P4 ₀	85 to 83	88 to 86	I/O	
Rev. 6.00 Aug 04, 2006 page 34 of 680 REJ09B0145-0600					

TMIC

UD

TMIF

6

25

8

9

28

11

Input

Input

Input

pin for input to the asynch

Timer C event input: Thi event input pin for input to

Timer C up/down select selects up- or down-countimer C counter. The counterates as a down-counthis pin is high, and as an

Timer F event input: Thi event input pin for input to

Timer FL output: This is pin for waveforms genera timer FL output compare. Timer FH output: This is pin for waveforms genera timer FH output compare. Timer G capture input: Tinput pin for timer G input 14-bit PWM output: This output pin for waveforms by the 14-bit PWM

Port B: This is an 8-bit in **Port C:** This is a 4-bit inp

Port 4 (bit 3): This is a 1-

Port 4 (bits 2 to 0): This I/O port. Input or output of designated for each bit by port control register 4 (PC

port.

RENESAS

event counter.

C counter.

when low.

F counter.

				each bit by means of por register 3 (PCR3).
P5 ₇ to P5 ₀	50 to 43	53 to 46	I/O	Port 5: This is an 8-bit I/ Input or output can be de each bit by means of por register 5 (PCR5).
P6 ₇ to P6 ₀	58 to 51	61 to 54	I/O	Port 6: This is an 8-bit I/ Input or output can be de each bit by means of por register 6 (PCR6).
P7 ₇ to P7 ₀	66 to 59	69 to 62	I/O	Port 7: This is an 8-bit I/ Input or output can be de each bit by means of por register 7 (PCR7).
				Rev. 6.00 Aug 04, 2006 pa

P2₇ to P2₀ 23 to 16

P3₇ to P3₀ 31 to 24

26 to 19

34 to 27

I/O

I/O

REJ09

Input or output can be de each bit by means of por register 1 (PCR1).

Port 2: This is an 8-bit I/ or output can be designated bit by means of port con

When the on-chip emula pins P24, P25, P26, and reserved for use exclusive emulator and therefore of accessed by the user. W ZTAT version, pull up pii high level to cancel a res

Port 3: This is an 8-bit I/

Input or output can be de each bit by means of por register 3 (PCR3). Port 5: This is an 8-bit I/ Input or output can be de each bit by means of por register 5 (PCR5). Port 6: This is an 8-bit I/ Input or output can be de each bit by means of por register 6 (PCR6). Port 7: This is an 8-bit I/ Input or output can be de

2 (PCR2).

the user mode.

	SCK ₃₁	27	30	I/O	SCI3-1 clock I/O: This is clock I/O pin.
	RXD ₃₂	84	87	Input	SCI3-2 receive data inputhe SCI32 data input pin.
	TXD ₃₂	85	88	Output	SCI3-2 transmit data out is the SCI32 data output p
	SCK ₃₂	83	86	I/O	SCI3-2 clock I/O: This is clock I/O pin.
A/D converter	AN ₁₁ to An ₀	99 to 88	2,1 100 to 91	Input	Analog input channels of These are analog data input channels to the A/D converse.
	ADTRG	5	8	Input	A/D converter trigger in the external trigger input pa/D converter

Serial

cation

(SCI)

communi-

interface

SI₁

SO₁

SCK₁

RXD₃₁

TXD₃₁

17

18

16

28

29

20

21

19

31

32

Input

Output

I/O

Input

Output

REJ09B0145-0600 RENESAS

Rev. 6.00 Aug 04, 2006 page 36 of 680

or output can be designat bit by means of port contr

SCI1 receive data input:

SCI1 transmit data outp

the SCI1 data output pin.

SCI1 clock I/O: This is th

SCI3-1 receive data inpu the SCI31 data input pin.

SCI3-1 transmit data ou

is the SCI31 data output p

SCI1 data input pin.

9 (PCR9).

clock I/O pin.

	M	79	82	Output
				•

 CL_1

 CL_2

DO

82

81

80

85

84

83

Output

Output

Output

data latch clock: This is data latch clock output p external expansion of the This function is not imple the H8/38347 Group and

LCD shift clock: This is data shift clock output pi external expansion of the This function is not imple the H8/38347 Group and

LCD serial data output serial display data output external expansion of the This function is not imple the H8/38347 Group and

LCD alternating signal LCD alternating signal o external expansion of the This function is not imple the H8/38347 Group and

Group.

Group.

Group.

Group.

Rev. 6.00 Aug 04, 2006 page 38 of 680 REJ09B0145-0600

2.1.1 Features


Features of the H8/300L CPU are listed below.

• General-register architecture

Sixteen 8-bit general registers, also usable as eight 16-bit general registers

- Instruction set with 55 basic instructions, including:
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct
 - Register indirect
 - Register indirect with displacement
 - Register indirect with post-increment or pre-decrement
 - Absolute address
 - Immediate
 - Program-counter relative
 - Memory indirect
- 64-Kbyte address space
- High-speed operation
 - All frequently used instructions are executed in two to four states
 - High-speed arithmetic and logic operations
 - 8- or 16-bit register-register add or subtract: 0.25 μs*
 - 8×8 -bit multiply: 1.75 μ s*
 - $16 \div 8$ -bit divide: $1.75 \ \mu s^*$

Rev. 6.00 Aug 04, 2006 pa



Rev. 6.00 Aug 04, 2006 page 40 of 680 REJ09B0145-0600



R0H	R0L
R1H	R1L
R2H	R2L
R3H	R3L
R4H	R4L
R5H	R5L
R6H	R6L
R7H (S	P) R7L

SP: Stack pointer

Control registers (CR)




Figure 2.1 CPU Registers

When used as address registers, the general registers are accessed as 16-bit registers (R

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception prand subroutine calls. When it functions as the stack pointer, as indicated in figure 2.2, 5 points to the top of the stack.




Figure 2.2 Stack Pointer

2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition register (CCR).

Program Counter (PC): This 16-bit register indicates the address of the next instructive will execute. All instructions are fetched 16 bits (1 word) at a time, so the least significe the PC is ignored (always regarded as 0).

Condition Code Register (CCR): This 8-bit register contains internal status informati including the interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow carry (C) flags. These bits can be read and written by software (using the LDC, STC, A)

Rev. 6.00 Aug 04, 2006 page 42 of 680 REJ09B0145-0600

J09B0145-0600



Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.I instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 is

Bit 4—User Bit (U): Can be used freely by the user.

carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of

instruction.

Bit 2—Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a result.

times.

Add instructions, to indicate a carry

bits.

- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Use

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged.

Refer to the H8/300L Series Programming Manual for the action of each instruction o

RENESAS

REJ09

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-b data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte opera (n = 0, 1, 2, ..., 7).
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte of
 The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits)
- DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte data packed BCD form. Each nibble of the byte is treated as a decimal digit.

Rev. 6.00 Aug 04, 2006 page 44 of 680

REJ09B0145-0600




Figure 2.3 Register Data Formats

REJ09




Figure 2.4 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always performed. When the CCR is pushed on the stack, two identical copies of the CCR are make a complete word. When they are restored, the lower byte is ignored.

Rev. 6.00 Aug 04, 2006 page 46 of 680

REJ09B0145-0600

1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16, Rn)
4	Register indirect with post-increment	@Rn+
	Register indirect with pre-decrement	@-Rn
5	Absolute address	@aa:8 or @aa:16
6	Immediate	#xx:8 or #xx:16
7	Program-counter relative	@(d:8, PC)
8	Memory indirect	@@aa:8

1. **Register Direct—Rn:** The register field of the instruction specifies an 8- or 16-bit register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 5 DIVXU (16 bits ÷ 8 bits) instructions have 16-bit operands.

No.

Address Modes

- 2. Register Indirect—@Rn: The register field of the instruction specifies a 16-bit g register containing the address of the operand in memory.
- 3. Register Indirect with Displacement—@(d:16, Rn): The instruction has a secon (bytes 3 and 4) containing a displacement which is added to the contents of the spe general register to obtain the operand address in memory.

This mode is used only in MOV instructions. For the MOV.W instruction, the result address must be even.

Symbol

The register field of the instruction specifies a 16-bit general register which is decreased 1 or 2 to obtain the address of the operand in memory. The register retains the decreased value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the contents of the register must be even.

The @-Rn mode is used with MOV instructions that store register contents to mem

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MO

manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The addresses

6. Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) in byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instruction 16-bit immediate values.

H'FF00 to H'FFFF (65280 to 65535).

byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions in 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate

and added to the program counter contents to generate a branch destination address

second byte of the instruction code specifies an 8-bit absolute address. The word lo

bit manipulation instructions contain 3-bit immediate data in the second or fourth by instruction, specifying a bit number.
7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extende

address contains the branch destination address.

- possible branching range is -126 to +128 bytes (-63 to +64 words) from the current The displacement should be an even number.

 8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instruct
 - Rev. 6.00 Aug 04, 2006 page 48 of 680




2.4.2 **Effective Address Calculation**

Table 2.2 shows how effective addresses are calculated in each of the addressing mod


Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADD CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).


Data transfer instructions can use all addressing modes except program-counter relative memory indirect (8).

Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit a addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, an instructions) or 3-bit immediate addressing (6) can be used independently to specify a in the operand.



Rev. 6.00 Aug 04, 2006 page 50 of 680 REJ09B0145-0600





Rev. 6.00 Aug 04, 2006 page 52 of 680 REJ09B0145-0600

2.	Bcc is a conditional branch instruction in which cc represents a condition co
	ving sections give a concise summary of the instructions in each category, a terns of their object code. The notation used is defined next.

language.

Arithmetic operations

Logic operations

Bit manipulation

System control Block data transfer

Shift

Branch

ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS,

SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL,

RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP

BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR,

DAA, DAS, MULXU, DIVXU, CMP, NEG

BXOR, BIXOR, BLD, BILD, BST, BIST

POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the macl

Bcc*2, JMP, BSR, JSR, RTS

AND, OR, XOR, NOT

ROTXR

EEPMOV

Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @-SP.

Rev. 6.00 Aug 04, 2006 pa

REJ09

N	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
٨	AND logical
V	OR logical
\oplus	Exclusive OR logical
\rightarrow	Move
~	Logical negation (logical complement)
:3	3-bit length

8-bit length

16-bit length

Rev. 6.00 Aug 04, 2006 page 54 of 680 REJ09B0145-0600

:3 :8

:16

(), < >



Contents of operand indicated by effective address

		Moves data between two general registers or between register and memory, or moves immediate data to a general register.
		The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:16, @-Rn, a addressing modes are available for word data. The @ addressing mode is available for byte data only.
		The @-R7 and @R7+ modes require word operands. specify byte size for these two modes.
POP	W	@SP+ → Rn
		Pops a 16-bit general register from the stack. Equivale MOV.W @SP+, Rn.

 $Rn \rightarrow @-SP$

MOV.W Rn, @-SP.

PUSH		W
Note:	Size:	Operand size

B: Byte

W: Word

Certain precautions are required in data access. See section 2.9.1, Notes on Data Acce

details.

Rev. 6.00 Aug 04, 2006 pa

REJ0

Pushes a 16-bit general register onto the stack. Equiv




Figure 2.5 Data Transfer Instruction Codes

Rev. 6.00 Aug 04, 2006 page 56 of 680

REJ09B0145-0600



can be added or subtracted only when both words are in gregisters.

ADDX B Rd \pm Rs \pm C \rightarrow Rd, Rd \pm #IMM \pm C \rightarrow Rd

SUBX Performs addition or subtraction with carry or borrow on by two general registers, or addition or subtraction on immediate

 $Rd \pm 1 \rightarrow Rd$

 $Rd \times Rs \rightarrow Rd$

 $Rd \div Rs \rightarrow Rd$

 $0 - Rd \rightarrow Rd$

general register

and data in a general register.

 $Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$

Rd decimal adjust → Rd

registers, providing a 16-bit result

addition on immediate data and data in a general register data cannot be subtracted from data in a general register.

Increments or decrements a general register by 1.

Adds or subtracts 1 or 2 to or from a general register

Decimal-adjusts (adjusts to 4-bit BCD) an addition or subresult in a general register by referring to the CCR

Performs 8-bit × 8-bit unsigned multiplication on data in tv

Obtains the two's complement (arithmetic complement) of

Performs 16-bit ÷ 8-bit unsigned division on data in two governments registers, providing an 8-bit quotient and 8-bit remainder

CMP

B/W

Rd – Rs, Rd – #IMM

Compares data in a general register with data in another register or with immediate data, and indicates the result in Word data can be compared only between two general registers.

INC

DEC

ADDS

SUBS

DAA

DAS

MULXU

DIVXU

NEG

Note:

В

W

В

В

В

В

B:

W:

Size: Operand size

Byte

Word

		general register or immediate data
OR	В	$Rd \vee Rs \to Rd, Rd \vee \#IMM \to Rd$
		Performs a logical OR operation on a general register and general register or immediate data
XOR	В	$Rd \oplus Rs \to Rd, \ Rd \oplus \#IMM \to Rd$
		Performs a logical exclusive OR operation on a general reganother general register or immediate data
NOT	В	\sim Rd → Rd
		Obtains the one's complement (logical complement) of ger

register contents

Note: * Size: Operand size

B: Byte

SHLL B SHLR	В	$Rd ext{ shift} o Rd$
	Performs a logical shift operation on general register cont	
ROTL B ROTR	В	$Rd\;rotate\toRd$
		Rotates general register contents
ROTXL	В	Rd rotate through carry \rightarrow Rd
ROTXR		Rotates general register contents through the C (carry) bit
Note: *	Size: Operand	size

Byte B:

Rev. 6.00 Aug 04, 2006 pa REJ09




Figure 2.6 Arithmetic, Logic, and Shift Instruction Codes

		Inverts a specified bit in a general register or memory. The number is specified by 3-bit immediate data or the lower to a general register.
BTST	В	~ (<bit-no.> of <ead>) \rightarrow Z</ead></bit-no.>
		Tests a specified bit in a general register or memory and clears the Z flag accordingly. The bit number is specified immediate data or the lower three bits of a general register.
BAND	В	$C \land (\text{sbit-No.> of } \text{EAd>}) \rightarrow C$
		ANDs the C flag with a specified bit in a general register of and stores the result in the C flag.
BIAND	В	$C \wedge [\sim (\;of\;)] \to C$
		ANDs the C flag with the inverse of a specified bit in a ge or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (of) \to C$
		ORs the C flag with a specified bit in a general register or and stores the result in the C flag.
BIOR	В	$C \vee [\sim (\;of\;)] \to C$
		ORs the C flag with the inverse of a specified bit in a general or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
Note: * S	Size: Operar	nd size
	BAND BIAND BOR BIOR	BAND B BIAND B BOR B BIOR B

a general register.

a general register.

 $0 \rightarrow ($
bit-No.> of <EAd>)

BCLR

BNOT

В

В

B:

Byte

number is specified by 3-bit immediate data or the lower t

Clears a specified bit in a general register or memory to 0 number is specified by 3-bit immediate data or the lower t

~ (<bit-No.> of <EAd>) \rightarrow (<bit-No.> of <EAd>)

REJ0

BILD B \sim (<bit-no.> of <ead>) \rightarrow C Copies the inverse of a specified bit in a general register the C flag. The bit number is specified by 3-bit immediate data. BST B C \rightarrow (<bit-no.> of <ead>) Copies the C flag to a specified bit in a general register of BIST B \sim C \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.></ead></bit-no.>				
Copies the inverse of a specified bit in a general register the C flag. The bit number is specified by 3-bit immediate data. BST B $C \rightarrow (\text{sbit-No.}) \text{ of } \text{ }$ Copies the C flag to a specified bit in a general register of the C flag to a specified bit in a general register of the C flag to a specified bit in a general register or memory.				Copies a specified bit in a general register or memory to th
the C flag. The bit number is specified by 3-bit immediate data. BST B $C \rightarrow (\mbox{\rm copies the C flag to a specified bit in a general register of BIST B \sim C \rightarrow (\mbox{\rm copies the inverse of the C flag to a specified bit in a general register of memory.}$		BILD	В	~ (<bit-no.> of <ead>) \rightarrow C</ead></bit-no.>
BST B $C \rightarrow (\langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle)$ Copies the C flag to a specified bit in a general register of BIST B $\sim C \rightarrow (\langle \text{bit-No.} \rangle \text{ of } \langle \text{EAd} \rangle)$ Copies the inverse of the C flag to a specified bit in a general register or memory.				Copies the inverse of a specified bit in a general register of the C flag.
Copies the C flag to a specified bit in a general register of BIST B C → (<bit-no.> of <ead>) Copies the inverse of the C flag to a specified bit in a general register of t</ead></bit-no.>				The bit number is specified by 3-bit immediate data.
BIST B \sim C \rightarrow (<bit-no.> of <ead>) Copies the inverse of the C flag to a specified bit in a ger or memory.</ead></bit-no.>		BST	В	$C \rightarrow (\text{sbit-No.> of } \text{EAd>})$
Copies the inverse of the C flag to a specified bit in a ger or memory.				Copies the C flag to a specified bit in a general register or
or memory.		BIST	В	~ C \rightarrow (<bit-no.> of <ead>)</ead></bit-no.>
The bit number is specified by 3-bit immediate data.				Copies the inverse of the C flag to a specified bit in a gene or memory.
				The bit number is specified by 3-bit immediate data.

Certain precautions are required in bit manipulation. See section 2.9.2, Notes on Bit

(<bit-No.> of <EAd>) \rightarrow C

Note: * Size: Operand size

В

BLD

B: Byte

Manipulation, for details.

Rev. 6.00 Aug 04, 2006 page 62 of 680




Figure 2.7 Bit Manipulation Instruction Codes

op abs Operand: absolute (@aa bit No.: immediate (#x Legend: op: Operation field rm, rn: Register field abs: Absolute address IMM: Immediate data

Figure 2.7 Bit Manipulation Instruction Codes (cont)

	BPL	Plus		
	BMI	Minus		
	BGE	Greater or equal		
	BLT	Less than		
	BGT	Greater than		
	BLE	Less or equal		
	Branches unconditionally to a specified address			
	Branches to a subroutine at a specified address Branches to a subroutine at a specified address Returns from a subroutine			

JMP

BSR

JSR

RTS

Mnemonic

BRA (BT)

BRN (BF)

BCC (BHS)

BCS (BLO)

BHI **BLS**

BNE

BEQ

BVC

BVS

Description

Always (true)

Never (false)

Low or same

Carry set (low)

Overflow clear

Overflow set

Not equal Equal

Carry clear (high or same)

High

REJ0

Rev. 6.00 Aug 04, 2006 pa

Со

Αlv

Ne

C \

C \

C=

C=

Z =

Z =

V =

V =

N= N=

N (

N 6 Zν

Zν




Figure 2.8 Branching Instruction Codes

		Moves immediate data or general register contents to t code register
STC	В	CCR o Rd
		Copies the condition code register to a specified gener
ANDC	В	$CCR \land \#IMM \rightarrow CCR$
		Logically ANDs the condition code register with immed
ORC	В	$CCR \lor \#IMM \to CCR$
		Logically ORs the condition code register with immedia
XORC	В	$CCR \oplus \#IMM \to CCR$
		Logically exclusive-ORs the condition code register wit data

 $PC + 2 \rightarrow PC$

Only increments the program counter

Causes a transition from active mode to a power-down

section 5, Power-Down Modes, for details.

 $Rs \rightarrow CCR$, #IMM $\rightarrow CCR$

Size: Operand size

Byte

B:

SLEEP

В

LDC

NOP

Note:

Rev. 6.00 Aug 04, 2006 pa

REJ0

XORC, LDC

Legend:
op: Operation field
rn: Register field
IMM: Immediate data

Instruction

Figure 2.9 System Control Instruction Codes

2.5.8 Block Data Transfer Instruction

Table 2.11 describes the block data transfer instruction. Figure 2.10 shows its object co

Function

Table 2.11 Block Data Transfer Instruction

Size

EEPMOV	_	If R4L ≠ 0 then	
		repeat	@R5+ \rightarrow @R6+ R4L -1 \rightarrow R4L
		until	R4L = 0
		else next;	
		Block transfer instruction. Transfers the number of data specified by R4L from locations starting at the address in R5 to locations starting at the address indicated by R6.	

Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, Use of the EEPMOV Instruction, for details.

transfer, the next instruction is executed.

Rev. 6.00 Aug 04, 2006 page 68 of 680

REJ09B0145-0600

Rev. 6.00 Aug 04, 2006 pa REJ09

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allo access in byte or word size. Figure 2.11 shows the on-chip memory access cycle.




Figure 2.11 On-Chip Memory Access Cycle

Rev. 6.00 Aug 04, 2006 page 70 of 680

REJ09B0145-0600




Figure 2.12 On-Chip Peripheral Module Access Cycle (2-State Acces

Rev. 6.00 Aug 04, 2006 pa

REJ0




Figure 2.13 On-Chip Peripheral Module Access Cycle (3-State Access)

Rev. 6.00 Aug 04, 2006 page 72 of 680



figure 2.14. Figure 2.15 shows the state transitions.

Rev. 6.00 Aug 04, 2006 pa REJ09




Figure 2.14 CPU Operation States

Rev. 6.00 Aug 04, 2006 page 74 of 680






Figure 2.15 State Transitions

2.7.2 **Program Execution State**

In the program execution state the CPU executes program instructions in sequence.

There are three modes in this state, two active modes (high speed and medium speed) subactive mode. Operation is synchronized with the system clock in active mode (high medium speed), and with the subclock in subactive mode. See section 5, Power-Dowr details on these modes.

2.7.3 **Program Halt State**

In the program halt state there are five modes: two sleep modes (high speed and media standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes to these modes

2.7.4 **Exception-Handling State**

The exception-handling state is a transient state occurring when exception handling is reset or interrupt and the CPU changes its normal processing flow. In exception hand by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the sta

For details on interrupt handling, see section 3.3, Interrupts.

Rev. 6.00 Aug 04, 2006 pa REJ09



2.16 (5), and that of the H8/3847R, H8/3847S, H8/38347, and H8/38447 in figure 2.16

Rev. 6.00 Aug 04, 2006 page 76 of 680

REJ09B0145-0600




Figure 2.16 (1) H8/3842R, H8/38342 and H8/38442 Memory Map

Rev. 6.00 Aug 04, 2006 pa REJ09




Figure 2.16 (2) H8/3843R, H8/38343 and H8/38443 Memory Map

Rev. 6.00 Aug 04, 2006 page 78 of 680 REJ09B0145-0600

	On-chip ROM			On-chip ROM
H'7FFF		J	H'7FFF	
	Not used			
H'E000 H'EFFF	Firmware for on-chip emulator*1			
	Not used			Not used
H'F020 H'F02B	Internal I/O registers			
	Not used			
H'F300 H'F6FF	(Work area for programming flash memory: 1 Kbyte)*2			
	Not used			
H'F740	LCD RAM		H'F740	LCD RAM
H'F75F	(32 bytes)		H'F75F	(32 bytes)
	Not used			Not used
H'F780			H'F780	
	On-chip RAM	2048 bytes		On-chip RAM
H'FF7F			H'FF7F	
	Not used			Not used
H'FF90	Internal I/O registers		H'FF90	Internal I/O registers
H'FFFF L	(112 bytes)		H'FFFF	(112 bytes)

Notes: 1. Not accessible by the user when the on-chip emulator is used.


2. A programming control program is used to program flash memory. Do not use a user program to perform

programming when the on-chip emulator is used. This area is not used in the mask ROM version.

Figure 2.16 (3) H8/3844R, H8/3844S, H8/38344 and H8/38444 Memory

Rev. 6.00 Aug 04, 2006 pa

REJ0



rigare 2.10 (1) more long more loss, more los and more los internety in

Rev. 6.00 Aug 04, 2006 page 80 of 680

REJ09B0145-0600





Figure 2.16 (5) H8/3846R, H8/3846S, H8/38346 and H8/38446 Memory



A programming control program is used to program flash memory. Do not use a user program to perfor programming when the on-chip emulator is used. This area is not used in the mask ROM version.

Figure 2.16 (6) H8/3847R, H8/3847S, H8/38347 and H8/38447 Memory M

Rev. 6.00 Aug 04, 2006 page 82 of 680



by an application program, the following results will occur.

Data transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misor

Data transfer from empty area to CPU:

Unpredictable data is transferred.

2. Access to Internal I/O Registers:

Internal data transfer to or from on-chip modules other than the ROM and RAM as use of an 8-bit data width. If word access is attempted to these areas, the following occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.

Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Unpredictable data will be written to lower part of CPU register.

Byte size instructions should therefore be used when transferring data to or from I/O other than the on-chip ROM and RAM areas. Figure 2.17 shows the data size and nurstates in which on-chip peripheral modules can be accessed.

	On-chip ROM				
H'7FFF					
	Not used		_	_	_
H'F740	LCD RAM (20 bytes)		0	0	2
H'F753					
	Not used		_	_	_
H'F780		1-)			
H'FF7F	On-chip RAM	2048 bytes	0	0	2
	Not used	1	_	_	_
H'FF90			×	0	2
	Internal I/O registers	H'FF98 to H'FF9F	×	0	3
·	(112 bytes)		×	0	2
	, , ,	H'FFA8 to H'FFAF	×	0	3
H'FFFF		<u> </u>	×	0	2
Note: Th	he H8/3844R H8/3844S H8/38344 :	and H8/38/1/1 are sho	wn as an e	vamnle	

Note: The H8/3844R, H8/3844S, H8/38344, and H8/38444 are shown as an example.

Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules

Rev. 6.00 Aug 04, 2006 page 84 of 680



	•	•
Modify	Modify a designated bit i	n the read data
Write	Write the altered byte da	ta to the designated address

1. Bit Manipulation in Two Registers Assigned to the Same Address

Example 1: timer load register and timer counter

2 3

	9	
Ord	ler of Operation	Operation
1	Read	Timer counter data is read (one byte)
2	Modify	The CPU modifies (sets or resets) the bit designated in the
3	Write	The altered byte data is written to the timer load register

Figure 2.18 shows an example in which two timer registers share the same address. V manipulation instruction accesses the timer load register and timer counter of a reload since these two registers share the same address, the following operations take place.

The timer counter is counting, so the value read is not necessarily the same as the value timer load register. As a result, bits other than the intended bit in the timer load regist modified to the timer counter value.

Figure 2.18 Timer Configuration Example

Example 2: BSET instruction executed designating port 3

P3₇ and P3₆ are designated as input pins, with a low-level signal input at P3₇ and a high signal at P3₆. The remaining pins, P3₅ to P3₀, are output pins and output low-level sign example, the BSET instruction is used to change pin P3₀ to high-level output.

[A: Prior to executing BSET]

	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

[B: BSET instruction executed]

BSET #0 , @PDR3

The BSET instruction is executed designating p

Rev. 6.00 Aug 04, 2006 page 86 of 680

REJ09B0145-0600

[D: Explanation of how BSET operates]

When the BSET instruction is executed, first the CPU reads port 3.

Since P3₇ and P3₆ are input pins, the CPU reads the pin states (low-level and high-lev P3₅ to P3₀ are output pins, so the CPU reads the value in PDR3. In this example PDR of H'80, but the value read by the CPU is H'40.

Next, the CPU sets bit 0 of the read data to 1, changing the PDR3 data to H'41. Finall writes this value (H'41) to PDR3, completing execution of BSET.

As a result of this operation, bit 0 in PDR3 becomes 1, and P3₀ outputs a high-level si However, bits 7 and 6 of PDR3 end up with different values.

To avoid this problem, store a copy of the PDR3 data in a work area in memory. Perf manipulation on the data in the work area, then write this data to PDR3.

[A: Prior to executing BSET]

MOV.	В	#H'80	,	R0L	The PDR3 value (H'80) is written to a work ar
MOV.	В	R0L	,	@RAM0	memory (RAM0) as well as to PDR3.
MOV.	В	R0L	,	@PDR3	

	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/output	Input	Input	Output	Output	Output	Output	Outpu
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

RENESAS

Rev. 6.00 Aug 04, 2006 pa

	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

2. Bit Manipulation in a Register Containing a Write-only Bit

Example 3: BCLR instruction executed designating port 3 control register PCR3

As in the examples above, $P3_7$ and $P3_6$ are input pins, with a low-level signal input at P high-level signal at $P3_6$. The remaining pins, $P3_5$ to $P3_0$, are output pins that output low signals. In this example, the BCLR instruction is used to change pin $P3_0$ to an input po assumed that a high-level signal will be input to this input pin.

[A: Prior to executing BCLR]

110 V . D 10 D ,

	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

Rev. 6.00 Aug 04, 2006 page 88 of 680

REJ09B0145-0600

PDR3	1	0	0
[D: Explanat	ion of how	BCLR op	erates]

1

PCR3

level

level

1

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

As a result of this operation, bit 0 in PCR3 becomes 0, making P3₀ an input port. How and 6 in PCR3 change to 1, so that P3₇ and P3₆ change from input pins to output pins.

manipulation on the data in the work area, then write this data to PCR3.

R0L

(H'FE) is written to PCR3 and BCLR instruction execution ends.

Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. Finally, the

To avoid this problem, store a copy of the PCR3 data in a work area in memory. Perf

level

1

level

1

0

level

The PCR3 value (H'3F) is written to a work at

1

0

level

1

0

level

1

0

[A: Prior to executing BCLR]

MOV. B #H'3F

MOV. B	R0L	,	@RAM0	memory (RAM0) as well as to PCR3.				
MOV. B	R0L	,	@PCR3					
		P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/outp	ut	Input	Input	Output	Output	Output	Output	Outp
Pin state		Low	High level	Low	Low	Low	Low	Low

110 7 . 10 1101		or ores					
	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/output	Input	Input	Output	Output	Output	Output	Outp
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

RENESAS

Rev. 6.00 Aug 04, 2006 pa REJ09

	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Table 2.12 lists the pairs of registers that share identical addresses. Table 2.13 lists the that contain write-only bits.

Abbr.

PDR1

PDR2

TCC/TLC

Address

H'FFB5

H'FFD4

H'FFD5

Table 2.12 Registers with Shared Addresses

Timer counter and timer load register C

Register Name

Port data register 1*

Port data register 2*

Port data register 3*	PDR3	H'FFD6
Port data register 4*	PDR4	H'FFD7
Port data register 5*	PDR5	H'FFD8
Port data register 6*	PDR6	H'FFD9
Port data register 7*	PDR7	H'FFDA
Port data register 8*	PDR8	H'FFDB
Port data register 9*	PDR9	H'FFDC
Port data register A*	PDRA	H'FFDD

Rev. 6.00 Aug 04, 2006 page 90 of 680 REJ09B0145-0600

RENESAS

Note: * Port data registers have the same addresses as input pins.

Port control register 8	PCR8	H'FFEB
Port control register 9	PCR9	H'FFEC
Port control register A	PCRA	H'FFED
Timer control register F	TCRF	H'FFB6
PWM control register	PWCR	H'FFD0
PWM data register U	PWDRU	H'FFD1
PWM data register L	PWDRL	H'FFD2

PCR6

PCR7

H'FFE9

H'FFEA

Port control register 6


Port control register 7

Rev. 6.00 Aug 04, 2006 pa

REJ0

 $R5 + R4L \rightarrow \leftarrow R6 + R4L$

When setting R4L and R6, make sure that the final destination address (R6 + R4L) exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during exthe instruction.



Rev. 6.00 Aug 04, 2006 page 92 of 680



Priority	Exception Source	Time of Start of Exception Handling
High	Reset	Exception handling starts as soon as th

nign	Reset	Exception nandling starts as soon as the reset state is
Low	Interrupt	When an interrupt is requested, exception handling st execution of the present instruction or the exception has progress is completed
LOW		progress is completed

3.2 Reset

3.2.1 Overview

A reset is the highest-priority exception. The internal state of the CPU and the register chip peripheral modules are initialized.

3.2.2 Reset Sequence

To make sure the chip is reset properly, observe the following precautions.

As soon as the RES pin goes low, all processing is stopped and the chip enters the rese

- At power on: Hold the RES pin low until the clock pulse generator output stabilize
- Resetting during operation: Hold the RES pin low for at least 10 system clock cyc

Reset exception handling takes place as follows.

- The CPU internal state and the registers of on-chip peripheral modules are initialized bit of the condition code register (CCR) set to 1.
- The PC is loaded from the reset exception handling vector address (H'0000 to H'0000).

which the program starts executing from the address indicated in PC.






Figure 3.1 Reset Sequence

3.2.3 Interrupt Immediately after Reset

After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was in PC and CCR would not be pushed onto the stack correctly, resulting in program runaw prevent this, immediately after reset exception handling all interrupts are masked. For the initial program instruction is always executed immediately after a reset. This instrustional initialize the stack pointer (e.g. MOV.W #xx: 16, SP).

Rev. 6.00 Aug 04, 2006 page 94 of 680 REJ09B0145-0600

The interrupts have the following features:

- Internal and external interrupts can be masked by the I bit in CCR. When the I bit interrupt request flags can be set but the interrupts are not accepted.
- IRQ₄ to IRQ₀ and WKP₇ to WKP₀ can be set to either rising edge sensing or fallin sensing.

RENESAS

Rev. 6.00 Aug 04, 2006 pa REJ09

VVIXI 1	VVIXI 1		
WKP ₂	WKP ₂		
WKP ₃	WKP ₃		
WKP ₄	WKP ₄		
WKP ₅	WKP ₅		
WKP ₆	WKP ₆		
WKP ₇	WKP ₇		
SCI1	SCI1 transfer complete	10	H'0014 to H'00
Timer A	Timer A overflow	11	H'0016 to H'00
Asynchronous counter	Asynchronous counter overflow	12	H'0018 to H'00
Timer C	Timer C overflow or underflow	13	H'001A to H'00
Timer FL	Timer FL compare match Timer FL overflow	14	H'001C to H'00
Timer FH	Timer FH compare match Timer FH overflow	15	H'001E to H'00
Timer G	Timer G input capture Timer G overflow	16	H'0020 to H'002
SCI3-1	SCI3-1 transmit end SCI3-1 transmit data empty SCI3-1 receive data full SCI3-1 overrrun error SCI3-1 framing error SCI3-1 parity error	17	H'0022 to H'002
SCI3-2	SCI3-2 transmit end SCI3-2 transmit data empty SCI3-2 receive data full SCI3-2 overrun error SCI3-2 framing error SCI3-2 parity error	18	H'0024 to H'002
A/D	A/D conversion end	19	H'0026 to H'002
(SLEEP instruction executed)	Direct transfer	20	H'0028 to H'002
Note: Vector addr	resses H'0002 to H'0007 are r	eserved and cannot b	oe used.
Rev. 6.00 Aug 04, REJ09B0145-0600	2006 page 96 of 680	ESAS	

 IHQ_4

WKP₀

WKP₁

 IRQ_4

WKP₀

WKP₁

8

H'0010 to H'001 H'0012 to H'001

1. IRQ Edge Se	elect Regi	ster (IEG	R)				
Bit	7	6	5	4	3	2	1
	_	_	_	IEG4	IEG3	IEG2	IEG1
Initial value	1	1	1	0	0	0	0
Read/Write		_	_	R/W	R/W	R/W	R/W

IENR2

IRR1

IRR2

IWPR

WEGR

R/W

R/W*

R/W*

R/W*

R/W

H'00

H'20

H'00

H'00

H'00

edge sensing or falling edge sensing.

Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified.

Bits 7 to 5: Reserved bits

Interrupt enable register 2

Interrupt request register 1

Interrupt request register 2

Wakeup edge select register

Wakeup interrupt request register

Bit 4: IRQ₄ edge select (IEG4)

IEG4

0

1

Bit 4 selects the input sensing of the \overline{IRQ}_4 pin and \overline{ADTRG} pin.

Description

Bit 4

Falling edge of IRQ4 and ADTRG pin input is detected

Rising edge of IRQ₄ and ADTRG pin input is detected





Rev. 6.00 Aug 04, 2006 pa REJ09

Bit 2: IRQ₂ edge select (IEG2)

Bit 2 selects the input sensing of pin \overline{IRQ}_2 .

Bit 2 IEG2	Description	
0	Falling edge of IRQ ₂ pin input is detected	(iı
1	Rising edge of $\overline{\text{IRQ}}_2$ pin input is detected	

Bit 1: IRQ₁ edge select (IEG1)

Bit 3 selects the input sensing of the \overline{IRQ}_1 pin and TMIC pin.

Description	
Falling edge of IRQ ₁ and TMIC pin input is detected	(1
Rising edge of IRQ₁ and TMIC pin input is detected	
	Falling edge of IRQ₁ and TMIC pin input is detected

Bit 0: IRQ₀ edge select (IEG0)

Bit 0 selects the input sensing of pin \overline{IRQ}_0 .

Bit 0 IEG0	Description	
0	Falling edge of IRQ₀ pin input is detected	(i
1	Rising edge of \overline{IRQ}_0 pin input is detected	

Rev. 6.00 Aug 04, 2006 page 98 of 680



Bit 7: Timer A interrupt enable (IENTA)

Bit 7 enables or disables timer A overflow interrupt requests.

Bit 7 IENTA	Description
0	Disables timer A interrupt requests
1	Enables timer A interrupt requests

Bit 6: SCI1 interrupt enable (IENS1)

Bit 6 enables or disables SCI1 transfer complete interrupt requests.

Bit 6 IENS1	Description	
0	Disables SCI1 interrupt requests	
1	Enables SCI1 interrupt requests	

Bit 5: Wakeup interrupt enable (IENWP)

Bit 5 enables or disables WKP₇ to WKP₀ interrupt requests.

Bit 5 IENWP	Description
0	Disables WKP ₇ to WKP ₀ interrupt requests
1	Enables WKP ₇ to WKP ₀ interrupt requests

3. Interrupt Enable Register 2 (IENR2)

Bit	7	6	5	4	3	2	1
	IENDT	IENAD	_	IENTG	IENTFH	IENTFL	IENTC
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

IENR2 is an 8-bit read/write register that enables or disables interrupt requests.

Bit 7: Direct transfer interrupt enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

Bit 7 IENDT	Description	
0	Disables direct transfer interrupt requests	(i
1	Enables direct transfer interrupt requests	

Bit 6: A/D converter interrupt enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

Bit 6 IENAD	Description	
0	Disables A/D converter interrupt requests	(i
1	Enables A/D converter interrupt requests	

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Rev. 6.00 Aug 04, 2006 page 100 of 680

REJ09B0145-0600

Bit 3: Timer FH interrupt enable (IENTFH)

Bit 3 enables or disables timer FH compare match and overflow interrupt requests.

Bit 3 IENTFH	Description	
0	Disables timer FH interrupt requests	
1	Enables timer FH interrupt requests	

Bit 2: Timer FL interrupt enable (IENTFL)

Bit 2 enables or disables timer FL compare match and overflow interrupt requests.

Bit 2 IENTFL	Description
0	Disables timer FL interrupt requests
1	Enables timer FL interrupt requests
·	

Bit 1: Timer C interrupt enable (IENTC)

Bit 1 enables or disables timer C overflow and underflow interrupt requests.

Bit 1 IENTC	Description
0	Disables timer C interrupt requests
1	Enables timer C interrupt requests

For details of SCI3-1 and SCI3-2 interrupt control, see 6. Serial control register 3 (SCR section 10.3.2.

4. Interrupt Request Register 1 (IRR1)

Bit	7	6	5	4	3	2	1
	IRRTA	IRRS1	_	IRRI4	IRRI3	IRRI2	IRRI1
Initial value	0	0	1	0	0	0	0
Read/Write	R/(W)*	R/(W)*		R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a tin SCI1, or IRQ_4 to IRQ_0 interrupt is requested. The flags are not cleared automatically w interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit 7: Timer A interrupt request flag (IRRTA)

Bit 7 IRRTA	Description	
0	Clearing condition: When IRRTA = 1, it is cleared by writing 0	(i
1	Setting condition: When the timer A counter value overflows from H'FF to H'00	



Bit 5: Reserved bit

Dit

Bit 5 is reserved; it is always read as 1 and cannot be modified.

Bits 4 to 0: IRQ₄ to IRQ₀ interrupt request flags (IRRI4 to IRRI0)

Bit n IRRIn	Description
0	Clearing condition: When IRRIn = 1, it is cleared by writing 0
1	Setting condition: When pin IRQn is designated for interrupt input and the designated signal edge is input

5. Interrupt Request Register 2 (IRR2)

DIL	,	U	J	7	3	_	
	IRRDT	IRRAD	_	IRRTG	IRRTFH	IRRTFL	IRRTC
Initial value	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*

Note: * Only a write of 0 for flag clearing is possible

IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a d transfer, A/D converter, Timer G, Timer FH, Timer FC, or Timer C interrupt is request flags are not cleared automatically when an interrupt is accepted. It is necessary to we each flag.

Bit 6: A/D converter interrupt request flag (IRRAD)

Bit 6 IRRAD	Description
0	Clearing condition: When IRRAD = 1, it is cleared by writing 0
1	Setting condition: When A/D conversion is completed and ADSF is cleared to 0 in ADSR

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt request flag (IRRTG)

Bit 4 IRRTG	Description	
0	Clearing condition: When IRRTG = 1, it is cleared by writing 0	(
1	Setting condition: When the TMIG pin is designated for TMIG input and the designated sinput, and when TCG overflows while OVIE is set to 1 in TMG	sig

(i



Bit 2: Timer FL interrupt request flag (IRRTFL)

Bit 2 IRRTFL	Description
0	Clearing condition: When IRRTFL= 1, it is cleared by writing 0
1	Setting condition: When TCFL and OCRFL match in 8-bit timer mode
Bit 1: Time	er C interrupt request flag (IRRTC)
Bit 1	Description

IRRTC	Description				
0	Clearing condition: When IRRTC= 1, it is cleared by writing 0				
1	Setting condition: When the timer C counter value overflows (from H'FF to H'00) or under (from H'00 to H'FF)				

Bit 0: Asynchronous event counter interrupt request flag (IRREC)

Bit 0

IRREC	Description				
0	Clearing condition: When IRREC = 1, it is cleared by writing 0				
1	Setting condition: When ECH overflows in 16-bit counter mode, or ECH or ECL overflows counter mode				

IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When of $\overline{\text{WKP}}_7$ to $\overline{\text{WKP}}_0$ is designated for wakeup input and a rising or falling edge is input at the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0.

Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0)

Bit n IWPFn	Description	
0	Clearing condition: When IWPFn= 1, it is cleared by writing 0	(i
1	Setting condition: When pin $\overline{WKP}n$ is designated for wakeup input and a rising or falling ϵ at that pin	ed!
	<u> </u>	-

7. Wakeup Edge Select Register (WEGR)

Bit	7	6	5	4	3	2	1
	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

WEGR is an 8-bit read/write register that specifies rising or falling edge sensing for pin

WEGR is initialized to H'00 by a reset.

Rev. 6.00 Aug 04, 2006 page 106 of 680 REJ09B0145-0600



3.3.3 **External Interrupts**

There are 13 external interrupts: IRQ₄ to IRQ₀ and WKP₇ to WKP₀.

1. Interrupts WKP₇ to WKP₀

Interrupts WKP₇ to WKP₀ are requested by either rising or falling edge input to pins V \overline{WKP}_0 . When these pins are designated as pins \overline{WKP}_7 to \overline{WKP}_0 in port mode register rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When WKP₇ to WKP₀ interrupt exception handling is initiated, the I bit is set to 1 in C number 9 is assigned to interrupts WKP₇ to WKP₀. All eight interrupt sources have the vector number, so the interrupt-handling routine must discriminate the interrupt source

2. Interrupts IRQ₄ to IRQ₀

Interrupts IRQ4 to IRQ₀ are requested by input signals to pins \overline{IRQ}_4 to \overline{IRQ}_0 . These in detected by either rising edge sensing or falling edge sensing, depending on the setting IEG_4 to IEG_0 in IEGR.

When these pins are designated as pins \overline{IRQ}_4 to \overline{IRQ}_0 in port mode register 3 and 1 and designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interr Recognition of these interrupt requests can be disabled individually by clearing bits II to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When IRQ₄ to IRQ₀ interrupt exception handling is initiated, the I bit is set to 1 in CC numbers 8 to 4 are assigned to interrupts IRQ₄ to IRQ₀. The order of priority is from I to IRQ₄ (low). Table 3.2 gives details.

Rev. 6.00 Aug 04, 2006 pag

REJ09



periprierar modures.

3.3.5 Interrupt Operations

Interrupts are controlled by an interrupt controller. Figure 3.2 shows a block diagram of interrupt controller. Figure 3.3 shows the flow up to interrupt acceptance.




Figure 3.2 Block Diagram of Interrupt Controller

Rev. 6.00 Aug 04, 2006 page 108 of 680 REJ09B0145-0600

- The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interies accepted; if the I bit is 1, the interrupt request is held pending.
- If the interrupt is accepted, after processing of the current instruction is completed
 and CCR are pushed onto the stack. The state of the stack at this time is shown in
 The PC value pushed onto the stack is the address of the first instruction to be exertered interrupt handling.
 - The I bit of CCR is set to 1, masking further interrupts.

executed.

- The vector address corresponding to the accepted interrupt is generated, and the in handling routine located at the address indicated by the contents of the vector address.
- Notes: 1. When disabling interrupts by clearing bits in an interrupt enable register, or clearing bits in an interrupt request register, always do so while interrupts of (I = 1).
 - (I = 1).
 If the above clear operations are performed while I = 0, and as a result a cobetween the clear instruction and an interrupt request, exception processing

interrupt will be executed after the clear instruction has been executed.

Rev. 6.00 Aug 04, 2006 pag

REJ09




Figure 3.3 Flow Up to Interrupt Acceptance

Rev. 6.00 Aug 04, 2006 page 110 of 680

REJ09B0145-0600




Figure 3.4 Stack State after Completion of Interrupt Exception Handl

Figure 3.5 shows a typical interrupt sequence.




Figure 3.5 Interrupt Sequence

Rev. 6.00 Aug 04, 2006 page 112 of 680 REJ09B0145-0600



Saving of PC and CCR to stack	4
Vector fetch	2
Instruction fetch	4
Internal processing	4

Note: * Not including EEPMOV instruction.

with the survey of regions register variation

Setting an odd address in SP may cause a program to crash. An example is shown in fi




Figure 3.6 Operation when Odd Address is Set in SP

When CCR contents are saved to the stack during interrupt exception handling or resto RTE is executed, this also takes place in word size. Both the upper and lower bytes of are saved to the stack; on return, the even address contents are restored to CCR while the address contents are ignored.

Rev. 6.00 Aug 04, 2006 page 114 of 680

REJ09B0145-0600



interrupt request flag to 0 after switching pin functions. Table 3.5 shows the condition which interrupt request flags are set to 1 in this way.

Rev. 6.00 Aug 04, 2006 pag REJ09

	bit $IEG2 = 0$.
	When PMR1 bit IRQ2 is changed from 1 to 0 while pin $\overline{\text{IRQ}}_2$ is low bit IEG2 = 1.
IRRI′	When PMR1 bit IRQ1 is changed from 0 to 1 while pin $\overline{IRQ_1}$ is low bit IEG1 = 0.
	When PMR1 bit IRQ1 is changed from 1 to 0 while pin \overline{IRQ}_1 is low bit IEG1 = 1.
IRRI	When PMR3 bit IRQ0 is changed from 0 to 1 while pin $\overline{IRQ_0}$ is low bit IEG0 = 0.
	When PMR3 bit IRQ0 is changed from 1 to 0 while pin $\overline{IRQ_0}$ is low bit IEG0 = 1.
IWPR IWPF	7 When PMR5 bit WKP7 is changed from 0 to 1 while pin $\overline{\text{WKP}}_7$ is I
IWPF	When PMR5 bit WKP6 is changed from 0 to 1 while pin $\overline{\text{WKP}}_6$ is I
IWPF	When PMR5 bit WKP5 is changed from 0 to 1 while pin $\overline{\text{WKP}}_5$ is I
IWPF	When PMR5 bit WKP4 is changed from 0 to 1 while pin WKP4 is I
IWPF	When PMR5 bit WKP3 is changed from 0 to 1 while pin $\overline{\text{WKP}}_3$ is I
IWPF	When PMR5 bit WKP2 is changed from 0 to 1 while pin $\overline{\text{WKP}}_2$ is I
IWPF	1 When PMR5 bit WKP1 is changed from 0 to 1 while pin $\overline{\text{WKP}}_1$ is I
IWPF	When PMR5 bit WKP0 is changed from 0 to 1 while pin $\overline{\text{WKP}}_0$ is I
Figure 3.7 sho	ws the procedure for setting a bit in a port mode register and clearing the

bit IEG3 = 1.

IRRI2

request flag.

When switching a pin function, mask the interrupt before setting the bit in the port mod

After accessing the port mode register, execute at least one instruction (e.g., NOP), the interrupt request flag from 1 to 0. If the instruction to clear the flag is executed immed the port mode register access without executing an intervening instruction, the flag will cleared.



When PMR1 bit IRQ3 is changed from 1 to 0 while pin IRQ3 is low

When PMR1 bit IRQ2 is changed from 0 to 1 while pin IRQ2 is low




Figure 3.7 Port Mode Register Setting and Interrupt Request Flag **Clearing Procedure**

Rev. 6.00 Aug 04, 2006 pag

REJ0

```
BCLR #1, @IRR1:8
```

MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)

• Example of a malfunction

given below.

execution of the instructions, even though they are currently set, and this will cause malfunction. Here is an example in which IRRIO is cleared and disabled in the process of clearin

When flags are cleared with multiple instructions, other flags might be cleared during

(bit 1 of IRR1).

MOV.B @IRR1:8,R1L IRRIO = 0 at this time AND.B #B'11111101,R1L Here, IRRIO = 1

MOV.B R1L,@IRR1:8 IRRIO is cleared to 0

In the above example, it is assumed that an IRQ0 interrupt is generated while the A instruction is executing.

The IRQ0 interrupt is disabled because, although the original objective is clearing I IRRI0 is also cleared.

consists of a subclock oscillator circuit and a subclock divider.

4.1.1 Block Diagram

Figure 4.1 shows a block diagram of the clock pulse generators.




Figure 4.1 Block Diagram of Clock Pulse Generators

4.1.2 System Clock and Subclock

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ of the clock signals have names: ϕ is the system clock, ϕ_{SUB} is the subclock, ϕ_{OSC} is the clock, and ϕ_{W} is the watch clock.

The clock signals available for use by peripheral modules are $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$ $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, $\phi/8192$, ϕ_W , $\phi_W/2$, $\phi_W/4$, $\phi_W/8$, $\phi_W/16$, ϕ_W and $\phi_W/128$. The clock requirements differ from one module to another.

Rev. 6.00 Aug 04, 2006 pag REJ09



Characteristics. Please consult with the resonator manufacturer when selecting a resonation




Figure 4.2 Typical Connection to Crystal Oscillator

2. Connecting a Ceramic Oscillator

Figure 4.3 shows a typical method of connecting a ceramic oscillator. For information of recommended resonators, see the product AC characteristics listed in section 15, Electric Characteristics. Please consult with the resonator manufacturer when selecting a resonator manufacturer whe




Figure 4.3 Typical Connection to Ceramic Oscillator

3. Notes on Board Design

When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful to the following points.

Rev. 6.00 Aug 04, 2006 page 120 of 680

REJ09B0145-0600






Figure 4.4 Board Design of Oscillator Circuit

4. External Clock Input Method

Connect an external clock signal to pin OSC_1 , and leave pin OSC_2 open. Figure 4.5 stypical connection.




Figure 4.5 External Clock Input (Example)

Frequency	Oscillator Clock (\$\phi_{OSC}\$)
Duty cycle	45% to 55%

Note: The circuit parameters above are recommended by the crystal or ceramic osci manufacturer.

Rev. 6.00 Aug 04, 2006 pag REJ09

oscillator, as shown in figure 4.6. Follow the same precautions as noted under 3. notes design for the system clock in section 4.2.




Figure 4.6 Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Su

Figure 4.7 shows the equivalent circuit of the 32.768 kHz/38.4 kHz crystal oscillator.




Figure 4.7 Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator

Rev. 6.00 Aug 04, 2006 page 122 of 680 REJ09B0145-0600



Figure 4.8 Pin Connection when not Using Subclock

3. External Clock Input

H8/3847R Group and H8/3847S Group

Connect the external clock to the X₁ pin and leave the X₂ pin open, as shown in figure




Figure 4.9 (a) Pin Connection when Inputting External Clock (H8/38347R Group and H8/3847S Group)

Frequency	Subclock (φw)
Duty	45% to 55%

Rev. 6.00 Aug 04, 2006 pag

REJ0




Figure 4.9 (b) Pin Connection when Inputting External Clock (H8/38347 Group and H8/38447 Group)

Frequency	Subclock (φw)	
Duty	45% to 55%	

4. Notes on H8/38347 and H8/38447

In the H8/38347 and H8/38447 the subclock oscillator input pin is controlled by the EX the PMR2 register. When EXCL is cleared to 0 the X1 pin (resonator connection only) and when EXCL is set to 1 the EXCL pin (external clock only) is used. Caution is necesswitching from the H8/3847R to a program. Writing 1 to bit 7 in PMR2 (empty bit with value 1 on H8/3847R) selects EXCL as the input pin, so no subclock is supplied internal a resonator is connected. Furthermore, P31 becomes unusable. To prevent this it is necessarily to the EXCL bit.

Rev. 6.00 Aug 04, 2006 page 124 of 680

REJ09B0145-0600



1. Prescaler S (PSS)

per clock period.

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. It is incre

Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the rese

In active (medium-speed) mode the clock input to prescaler S is ϕ osc/16, ϕ osc/32, ϕ os

In standby mode, watch mode, subactive mode, and subsleep mode, the system clock generator stops. Prescaler S also stops and is initialized to H'0000.

The CPU cannot read or write prescaler S.

The output from prescaler S is shared by timer A, timer C, timer F, timer G, SCI1, SC the A/D converter, the LCD controller, the watchdog timer, and the 14-bit PWM. The

φosc/128.

2. Prescaler W (PSW)

Prescaler W is a 5-bit counter using a 32.768 kHz/38.4 kHz signal divided by 4 ($\phi_W/4$)

clock.

Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset

ratio can be set separately for each on-chip peripheral function.


Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W of functioning so long as clock signals are supplied to pins X1 and X2.

Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode registe Output from prescaler W can be used to drive timer A, in which case timer A function

base for timekeeping.

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09



Tigure 1120 Example of Orystal and Octame Oscillator Element in range

Figure 4.11 (1) shows an example measuring circuit with the negative resistance sugge oscillator manufacturer. Note that if the negative resistance of the circuit is less than the by the oscillator manufacturer, it may be difficult to start the main oscillator.

If it is determined that oscillation is not occurring because the negative resistance is low level suggested by the oscillator manufacturer, the circuit may be modified as shown in (2) through (4). Which of the modification suggestions to use and the capacitor capacit be decided based upon an evaluation of factors such as the negative resistance and the deviation.

Rev. 6.00 Aug 04, 2006 page 126 of 680 REJ09B0145-0600




Figure 4.11 Negative Resistance Measurement and Circuit Modification Sug

4.5.1 Definition of Oscillation Stabilization Wait Time

Figure 4.12 shows the oscillation waveform (OSC2), system clock (ϕ), and microcom operating mode when a transition is made from standby mode, watch mode, or subact active (high-speed/medium-speed) mode, with an oscillator element connected to the oscillator.

As shown in figure 4.12, as the system clock oscillator is halted in standby mode, wat and subactive mode, when a transition is made to active (high-speed/medium-speed) is sum of the following two times (oscillation stabilization time and wait time) is require

Rev. 6.00 Aug 04, 2006 pag REJ09

waveform frequency and system clock have stabilized.

The wait time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (by system control register 1 (SYSCR1)).




Figure 4.12 Oscillation Stabilization Wait Time

When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset transition is made to active (high-speed/medium-speed) mode, the oscillation waveform change at the point at which the interrupt is accepted. Therefore, when an oscillator electron connected in standby mode, watch mode, or subactive mode, since the system clock oscillated, the time from the point at which this oscillation waveform starts to change until

Rev. 6.00 Aug 04, 2006 page 128 of 680 REJ09B0145-0600

for the CPU and peripheral functions to operate normally.

Thus, the time required from interrupt generation until operation of the CPU and perip functions is the sum of the above described oscillation stabilization time and wait time time is called the oscillation stabilization wait time, and is expressed by equation (1) by

Oscillation stabilization wait time = oscillation stabilization time + wait time

$$= t_{rc} + (8 \text{ to } 131,072 \text{ states}) \dots (1)$$

Therefore, when a transition is made from standby mode, watch mode, or subactive mactive (high-speed/medium-speed) mode, with an oscillator element connected to the oscillator, careful evaluation must be carried out on the installation circuit before deci oscillation stabilization wait time. In particular, since the oscillation stabilization time by installation circuit constants, stray capacitance, and so forth, suitable constants sho

determined in consultation with the oscillator element manufacturer.

4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscilla Element)

When a microcomputer operates, the internal power supply potential fluctuates slightly synchronization with the system clock. Depending on the individual crystal oscillator characteristics, the oscillation waveform amplitude may not be sufficiently large immute oscillation stabilization wait time, making the oscillation waveform susceptible to fluctuations in the power supply potential. In this state, the oscillation waveform may

disrupted, leading to an unstable system clock and erroneous operation of the microco

If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (S STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer wait time.

For example, if erroneous operation occurs with a wait time setting of 16 states, check operation with a wait time setting of 8,192 states or more.

Rev. 6.00 Aug 04, 2006 pag REJ0



Rev. 6.00 Aug 04, 2006 page 130 of 680 REJ09B0145-0600

Table 5.1 Operating Modes

Operating Mode

Watch mode

Standby mode

Module standby mode

Active (high-speed) mode	The CPU and all on-chip peripheral functions are oper system clock in high-speed operation
Active (medium-speed) mode	The CPU and all on-chip peripheral functions are oper system clock in low-speed operation
Subactive mode	The CPU is operable on the subclock in low-speed op
Sleep (high-speed) mode	The CPU halts. On-chip peripheral functions are opera system clock
Sleep (medium-speed) mode	The CPU halts. On-chip peripheral functions operate frequency of 1/64, 1/32, 1/16, or 1/8 of the system closest
Subsleep mode	The CPU halts. The time-base function of timer A, timer F, WDT, SCI1, SCI3-1, SCI3-2, AEC, and LC

controller/driver are operable on the subclock.

The CPU halts. The time-base function of timer A, tim G, AEC, and LCD controller/driver are operable on the

The CPU and all on-chip peripheral functions halt


Individual on-chip peripheral functions specified by so

Description

Of these nine operating modes, all but the active (high-speed) mode are power-down this section the two active modes (high-speed and medium speed) will be referred to as active mode.

Figure 5.1 shows the transitions among these operation modes. Table 5.2 indicates th states in each mode.

standby mode and halt



request is generated. Make sure that interrupt handling is performed after the interrupt is accepted.

2. Details on the mode transition conditions are given in the explanations of each mode.

Details on the mode transition conditions are given in the explanations of each mode, in sections 5.2 to 5.9.

Figure 5.1 Mode Transition Diagram

Rev. 6.00 Aug 04, 2006 page 132 of 680

REJ09B0145-0600



		• • •			
	no	ous counter			
	Ti	mer C	Retained	Functions/	Functio
				Retained*2	Retaine
	V	/DT		Functions/ Retained* ⁷	Retaine
	_				
		mer G,	Functions/	Functions/	Function
	_	mer F	Retained*9	Retained*2	Retaine
	S	CI1	Retained	Functions/	Function
	_			Retained*9	Retaine
	S	CI3-1,	Reset	Functions/	Function
	S	CI3-2		Retained*3	Retaine
	P'	WM	Retained	Retained	Retaine
	Α	/D	Retained	Retained	Retaine
	C	onverter			
	L	CD	Functions/	Functions/	Function
			Retained*4	Retained*4	Retaine
Notes:	1.	Register contents are retained, but output is high-impeda	nce state.		
	2.	Functions if an external clock or the $\phi_W/4$ internal clock is	selected; otherw	ise halted an	d retaine
	3.	Functions if $\varphi_W/2$ is selected as the internal clock; otherw			
	4.	Functions if ϕ_W or $\phi_W/2$ or $\phi_W/4$ is selected as the operation	ng clock; otherwis	se halted and	retained
	5.	Functions if the timekeeping time-base function is selected	ed.		
	6.	External interrupt requests are ignored. Interrupt request	•		ed.
	7.	Functions if $\phi_W/32$ is selected as the internal clock; other	wise halted and re	etained.	
	8.	Incrementing is possible, but interrupt generation is not.			
	9.	Functions if the $\phi_W/4$ internal clock is selected; otherwise	halted and retain	ied.	

I/O ports IRQ₀

IRQ₁ IRQ₂ IRQ₃ IRQ₄ WKP₀

WKP₁ WKP₂ WKP₃ WKP₄ WKP₅ WKP₆ WKP₇

Timer A

Asynchro-

Functions

RENESAS

Retained*6

Functions

Functions

Functions*5 Functions*5

Rev. 6.00 Aug 04, 2006 pag

Functions*8 Functions

Function

Function

Functio

Function

REJ09

External

interrupts

Peripheral

functions

1. System Control Register 1 (SYSCR1)

Bit	7	6	5	4	3	2	1	
	SSBY	STS2	STS1	STS0	LSON	_	MA1	
Initial value	0	0	0	0	0	1	1	
Read/Write	R/W	R/W	R/W	R/W	R/W	_	R/W	

SYSCR1 is an 8-bit read/write register for control of the power-down modes.

Upon reset, SYSCR1 is initialized to H'07.

Bit 7: Software standby (SSBY)

This bit designates transition to standby mode or watch mode.

Bit 7 SSBY	Description
0	When a SLEEP instruction is executed in active mode, a transition is made to sleep mode
	 When a SLEEP instruction is executed in subactive mode, a transiti to subsleep mode
1	 When a SLEEP instruction is executed in active mode, a transition is standby mode or watch mode
	 When a SLEEP instruction is executed in subactive mode, a transiti to watch mode

Rev. 6.00 Aug 04, 2006 page 134 of 680

REJ09B0145-0600



0	0	0	Wait time = 8,192 states	(
0	0	1	Wait time = 16,384 states	
0	1	0	Wait time = 32,768 states	
0	1	1	Wait time = 65,536 states	
1	0	0	Wait time = 131,072 states	
1	0	1	Wait time = 2 states	(External clock
1	1	0	Wait time = 8 states	
1	1	1	Wait time = 16 states	
Note:	When inputting the external clock, set the standby timer select to the external clock. Also, when not using the external clock, do not set the standby timer se external clock input mode.			

Bit 3: Low speed on flag (LSON)

This bit chooses the system clock (ϕ) or subclock (ϕ_{SUB}) as the CPU operating clock v mode is cleared. The resulting operation mode depends on the combination of other c

Description

1	The CPU operates on the subclock (φ _{SUB})

Bits 2: Reserved bits

and interrupt input.

Bit 3 **LSON**

0

Bit 2 is reserved: it is always read as 1 and cannot be modified.

The CPU operates on the system clock (φ)

Rev. 6.00 Aug 04, 2006 pag

REJ09

ı	ΨOSC/32	
0	φ _{OSC} /64	
1	φ _{OSC} /128	

2. System Control Register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1
	_	_	_	NESEL	DTON	MSON	SA1
Initial value	1	1	1	1	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W

(i

(i

SYSCR2 is an 8-bit read/write register for power-down mode control.

Bits 7 to 5: Reserved bits

These bits are reserved; they are always read as 1, and cannot be modified.

Bit 4: Noise elimination sampling frequency select (NESEL)

This bit selects the frequency at which the watch clock signal (ϕ_W) generated by the sul

pulse generator is sampled, in relation to the oscillator clock (ϕ_{OSC}) generated by the sy pulse generator. When ϕ_{OSC} = 2 to 16 MHz, clear NESEL to 0.

Rev. 6.00 Aug 04, 2006 page 136 of 680

Description

Sampling rate is $\phi_{OSC}/16$

Sampling rate is $\phi_{OSC}/4$

Bit 4 NESEL

1

	When a SLEEP instruction is executed in subactive mode, a transit
	to watch mode or subsleep mode
1	When a SLEEP instruction is executed in active (high-speed) mode
	transition is made to active (medium-speed) mode if SSBY = 0, MS
	LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON
	When a SLEEP instruction is executed in active (medium-speed) n
	transition is made to active (high-speed) mode if SSBY = 0, MSON
	LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON
	When a SLEEP instruction is executed in subactive mode, a direct
	made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON =

When a SLEEP instruction is executed in active mode, a

transition is made to standby mode, watch mode, or sleep mode

MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3

Bit 2: Medium speed on flag (MSON)

0

Bit 2 **MSON**

0

1

After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or a (medium-speed) mode.

Description

Operation in active (high-speed) mode

Operation in active (medium-speed) mode

0, and MSON = 1

Rev. 6.00 Aug 04, 2006 pag

REJ09

1 * φw/2 Note: * Don't care

5.2 Sleep Mode

5.2.1 Transition to Sleep Mode

1. Transition to Sleep (High-Speed) Mode

The system goes from active mode to sleep (high-speed) mode when a SLEEP instructive executed while the SSBY and LSON bits in SYSCR1 are cleared to 0 and the MSON abits in SYSCR2 are also cleared to 0. In sleep mode CPU operation is halted but the on peripheral functions. CPU register contents are retained.

2. Transition to Sleep (Medium-Speed) Mode

MA0 bits in SYSCR1. CPU register contents are retained.

The system goes from active mode to sleep (medium-speed) mode when a SLEEP instruction executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode sleep (high-speed) mode, CPU operation is halted but the on-chip peripheral functions operational. The clock frequency in sleep (medium-speed) mode is determined by the Management of the system of t

The CPU may operate at a 1/2 state faster timing at transition to sleep (medium-speed)

Rev. 6.00 Aug 04, 2006 page 138 of 680

REJ09B0145-0600



A transition is made from sleep (high-speed) mode to active (high-speed) mode, o (medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared the condition code register (CCR) is set to 1 or the particular interrupt is disabled in interrupt enable register.

To synchronize the interrupt request signal with the system clock, up to $2/\phi$ (s) del occur after the interrupt request signal occurrence, before the interrupt exception h start.

Clearing by \overline{RES} input

When the RES pin goes low, the CPU goes into the reset state and sleep mode is c

5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode

Operation in sleep (medium-speed) mode is clocked at the frequency designated by the MA0 bits in SYSCR1.

REJ09

CPU registers, on-chip RAM, and some on-chip peripheral module registers are retaine RAM contents will be further retained down to a minimum RAM data retention voltage ports go to the high-impedance state.

5.3.2 Clearing Standby Mode

Standby mode is cleared by an interrupt (IRQ $_1$ or IRQ $_0$), WKP $_7$ to WKP $_0$ or by input at pin.

- Clearing by interrupt
 - entire chip, standby mode is cleared, and interrupt exception handling starts. Opera resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the interrupt is disabled in the interrupt enable register.

When an interrupt is requested, the system clock pulse generator starts. After the ti bits STS2 to STS0 in SYSCR1 has elapsed, a stable system clock signal is supplied

• Clearing by RES input

When the RES pin goes low, the system clock pulse generator starts. After the pulse output has stabilized, if the \overline{RES} pin is driven high, the CPU starts reset exception has Since system clock signals are supplied to the entire chip as soon as the system clock generator starts functioning, the \overline{RES} pin should be kept at the low level until the pulse.

5.3.3 Oscillator Settling Time after Standby Mode is Cleared

waiting time at least as long as the oscillation settling time.

Bits STS2 to STS0 in SYSCR1 should be set as follows.

• When a crystal oscillator is used

generator output stabilizes.

• When a crystal oscillator is used

The table below gives settings for various operating frequencies. Set bits STS2 to S

Rev. 6.00 Aug 04, 2006 page 140 of 680

REJ09B0145-0600

1	1	0	8 states	0.004
1	1	1	16 states	0.008
•	When an external c	elock is use	ed	
	STS2 = 1, STS1 =	0, and STS	50 = 1 are recommended.	Other values can be set, bu

2 states (not available)

0.001

5.3.4 Standby Mode Transition and Pin States

1

0

1

When a SLEEP instruction is executed in active (high-speed) mode or active (medium mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TM

settings, operation may start before the standby time is over.

mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TM cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go impedance state (except pins for which the pull-up MOS is designated as on). Figure the timing in this case.




Figure 5.2 Standby Mode Transition and Pin States

2. When external input signals cannot be captured because internal clock stops

The case of falling edge capture is illustrated in figure 5.3

- As shown in the case marked "Capture not possible," when an external input signal immediately after a transition to active (high-speed or medium-speed) mode or sub-
- mode, after oscillation is started by an interrupt via a different signal, the external in cannot be captured if the high-level width at that point is less than 2 t_{eve} or 2 t_{subeve}.
- 3. Recommended timing of external input signals

To ensure dependable capture of an external input signal, high- and low-level signa at least 2 t_{eve} or 2 t_{subeve} are necessary before a transition is made to standby mode or mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture pos 2" and "Capture possible: case 3," in which a 2 t_{cvc} or 2 t_{subcvc} level width is secured




Figure 5.3 External Input Signal Capture when Signal Changes before/s **Standby Mode or Watch Mode**

4. Input pins to which these notes apply: \overline{IRQ}_4 to \overline{IRQ}_0 , \overline{WKP}_7 to \overline{WKP}_0 , \overline{ADTRG} , TMIC, TMIF, TMIG

Rev. 6.00 Aug 04, 2006 pag

timer G, AEC, and the LCD controller/driver (for which operation or halting can be set As long as a minimum required voltage is applied, the contents of CPU registers, the or RAM and some registers of the on-chip peripheral modules, are retained. I/O ports kee states as before the transition.

5.4.2 **Clearing Watch Mode**

Watch mode is cleared by an interrupt (timer A, timer F, timer G, IRQ₀, or WKP₇ to W input at the RES pin.

transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has ela stable clock signal is supplied to the entire chip, watch mode is cleared, and interru handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the part

- Clearing by interrupt
 - When watch mode is cleared by interrupt, the mode to which a transition is made do
 - the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSO cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. W

interrupt is disabled in the interrupt enable register.

Clearing by RES input

Standby Mode is Cleared.

Clearing by RES pin is the same as for standby mode; see 2. Clearing by RES pin is 5.3.2, Clearing Standby Mode.

5.4.3 Oscillator Settling Time after Watch Mode is Cleared

The waiting time is the same as for standby mode; see section 5.3.3, Oscillator Settling

5.4.4 Notes on External Input Signal Changes before/after Watch Mode

See section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode.

Rev. 6.00 Aug 04, 2006 page 144 of 680

REJ09B0145-0600

contents of CPU registers, the on-chip RAM and some registers of the on-chip peripherare retained. I/O ports keep the same states as before the transition.

5.5.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, asynchrocounter, SCI1, SCI3-2, SCI3-1, IRQ₄ to IRQ₀, WKP₇ to WKP₀) or by a low input at the

- Clearing by interrupt
 - When an interrupt is requested, subsleep mode is cleared and interrupt exception be starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular disabled in the interrupt enable register.

To synchronize the interrupt request signal with the subclock, up to $2/\phi_{SUB}$ (s) dela after the interrupt request signal occurrence, before the interrupt exception handling

- Clearing by RES input
 - Clearing by \overline{RES} pin is the same as for standby mode; see 2. Clearing by \overline{RES} pin 5.3.2, Clearing Standby Mode.

mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disa interrupt enable register.

5.6.2 **Clearing Subactive Mode**

Subactive mode is cleared by a SLEEP instruction or by a low input at the \overline{RES} pin.

is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, su

- Clearing by SLEEP instruction
 - If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and 7 TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP

mode is entered. Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer to active mode is also possible; see section 5.8, Direct transfer transfer to active mode is also possible transfer transfer to active mode is also possible transfer Transfer, below.

• Clearing by RES pin

5.3.2.

Clearing by RES pin is the same as for standby mode; see 2. Clearing by RES pin is

5.6.3 **Operating Frequency in Subactive Mode**

The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The are $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$.

Rev. 6.00 Aug 04, 2006 page 146 of 680

REJ09B0145-0600



transition to active (medium-speed) mode does not take place if the I bit of CCR is set particular interrupt is disabled in the interrupt enable register.

The CPU may operate at a 1/2 state faster timing at transition to active (medium-speed

5.7.2 Clearing Active (Medium-Speed) Mode

Active (medium-speed) mode is cleared by a SLEEP instruction.

• Clearing by SLEEP instruction

A transition to standby mode takes place if the SLEEP instruction is executed whi bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set TMA3 in TMA is set to 1 when a SLEEP instruction is executed.

When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive possible. See section 5.8, Direct Transfer, below for details.

Clearing by RES pin

When the RES pin is driven low, a transition is made to the reset state and active (speed) mode is cleared.

5.7.3 Operating Frequency in Active (Medium-Speed) Mode

Operation in active (medium-speed) mode is clocked at the frequency designated by the MA0 bits in SYSCR1.

exception handling starts.

If the direct transfer interrupt is disabled in interrupt enable register 2, a transition is me to sleep mode or watch mode. Note that if a direct transition is attempted while the I b set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the mode by means of an interrupt.

- Direct transfer from active (high-speed) mode to active (medium-speed) mode
 When a SLEEP instruction is executed in active (high-speed) mode while the SSBY
- LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and t bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via s
- Direct transfer from active (medium-speed) mode to active (high-speed) mode
 When a SLEEP instruction is executed in active (medium-speed) mode while the St
 - LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, a DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode which as SYSCR2 is set to 1.
- Direct transfer from active (high-speed) mode to subactive mode
 When a SLEEP instruction is executed in active (high-speed) mode while the SSBY LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the T

TMA is set to 1, a transition is made to subactive mode via watch mode.

- Direct transfer from subactive mode to active (high-speed) mode
 - When a SLEEP instruction is executed in subactive mode while the SSBY bit in SY set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is clear the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transit directly to active (high-speed) mode via watch mode after the waiting time set in SYSCR2.

Rev. 6.00 Aug 04, 2006 page 148 of 680

STS2 to STS0 has elapsed.

REJ09B0145-0600

mode.



directly to active (medium-speed) mode via watch mode after the waiting time set bits STS2 to STS0 has elapsed.

5.8.2 Direct Transition Times

1. Time for direct transition from active (high-speed) mode to active (medium-speed

A direct transition from active (high-speed) mode to active (medium-speed) mode is prexecuting a SLEEP instruction in active (high-speed) mode while bits SSBY and LSC cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The execution of the SLEEP instruction to the end of interrupt exception handling (the directime) is given by equation (1) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of in processing states) } × (tcyc before transition) + (number of in exception handling execution states) × (tcyc after transition)

- -----

Example: Direct transition time = $(2 + 1) \times 2 tosc + 14 \times 16 tosc = 230 tosc$ (when $\phi/8$ the CPU operating clock)

Notation:

tosc: OSC clock cycle time

teye: System clock (φ) cycle time

processing states) $\} \times (tcyc before transition) + (number of int exception handling execution states) <math>\times (tcyc after transition)$

.....

Example: Direct transition time = $(2 + 1) \times 16$ tosc + 14×2 tosc = 76tosc (when $\phi/8$ is s the CPU operating clock)

Notation:

tosc: OSC clock cycle time tcyc: System clock (φ) cycle time

3. Time for direct transition from subactive mode to active (high-speed) mode

A direct transition from subactive mode to active (high-speed) mode is performed by expression of the SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception of the statement of

handling (the direct transition time) is given by equation (3) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of SLEEP instruction execution states) + (number of SLEEP instruction execution states)

STS2 to STS0) + (number of interrupt exception handling exe states) } × (tcyc after transition)

processing states) $\} \times (tsubcyc before transition) + \{ (wait tim before transition) + \} (wait tim before transition) + \} \}$

Example: Direct transition time = $(2 + 1) \times 8$ tw + $(8192 + 14) \times 2$ tosc = 24tw + 16412 ϕ w/8 is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

tosc: OSC clock cycle time
tw: Watch clock cycle time
tcyc: System clock (\$\phi\$) cycle time

tsubcyc: System clock (ϕ) cycle time tsubcyc: Subclock (ϕ_{SUB}) cycle time

Rev. 6.00 Aug 04, 2006 page 150 of 680

REJ09B0145-0600

processing states) \times (tsubcyc before transition) + { (wait tires) STS2 to STS0) + (number of interrupt exception handling ex states) } × (tcyc after transition)

Example: Direct transition time = $(2 + 1) \times 8tw + (8192 + 14) \times 16tosc = 24tw + 131$ (when ϕ w/8 or ϕ 8 is selected as the CPU operating clock, and wait time = 8

Notation:

OSC clock cycle time tosc: tw: Watch clock cycle time System clock (\$\phi\$) cycle time tcyc: tsubcyc: Subclock (ϕ_{SUB}) cycle time

5.8.3 Notes on External Input Signal Changes before/after Direct Transition

1. Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes o

Input Signal Changes before/after Standby Mode.

Input Signal Changes before/after Standby Mode.

Input Signal Changes before/after Standby Mode.

- 2. Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes o
- 3. Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes o
- Input Signal Changes before/after Standby Mode. 4. Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes o

Rev. 6.00 Aug 04, 2006 pag



Module standby mode is set for a particular module by setting the corresponding bit to

Module standby mode is set for a particular module by setting the corresponding b stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

5.9.2 Clearing Module Standby Mode

Module standby mode is cleared for a particular module by setting the corresponding b clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR initialized to H'FF.

Rev. 6.00 Aug 04, 2006 page 152 of 680

REJ09B0145-0600

		0	Timer G is set to module standby mode
	ADCKSTP	1	A/D converter module standby mode is cleared
		0	A/D converter is set to module standby mode
	S1CKSTP	1	SCI1 module standby mode is cleared
		0	SCI1 is set to module standby mode
	S32CKSTP	1	SCI3-2 module standby mode is cleared
		0	SCI3-2 is set to module standby mode
	S31CKSTP	1	SCI3-1 module standby mode is cleared
		0	SCI3-1 is set to module standby mode
CKSTPR2	LDCKSTP	1	LCD module standby mode is cleared
		0	LCD is set to module standby mode
	PWCKSTP	1	PWM module standby mode is cleared
		0	PWM is set to module standby mode
	WDCKSTP	1	Watchdog timer module standby mode is cleared
		0	Watchdog timer is set to module standby mode
	AECKSTP	1	Asynchronous event counter module standby mod
		0	Asynchronous event counter is set to module stand
Note: For details	s of module op	era	tion, see the sections on the individual modules.

TGCKSTP

RENESAS

Timer F is set to module standby mode

Timer G module standby mode is cleared

Rev. 6.00 Aug 04, 2006 pag

standby mode. The surest way to do this is to specify the module standby mode setting interrupts are prohibited (interrupts prohibited using the interrupt enable register or interrupt masked using bit CCR-I).

Rev. 6.00 Aug 04, 2006 page 154 of 680 REJ09B0145-0600

nave 40 Kuytes of mask Kulvi, the no/3040K, no/3040S, no/30340, and no/30440 in Kbytes of mask ROM, and the H8/3847R, H8/3847S, H8/38347, and H8/38447 have mask ROM on-chip. The ROM is connected to the CPU by a 16-bit data bus, allowin two-state access for both byte data and word data. The H8/3847R has a ZTAT™ vers Kbyte PROM.

The H8/3847S Group does not have a ZTATTM version. The H8/3847R ZTATTM vers used.

The F-ZTATTM versions of the H8/38347 and H8/38447 are equipped with 60 Kbytes memory. The F-ZTATTM versions of the H8/38344 and H8/38444 are equipped with 3 flash memory.

Rev. 6.00 Aug 04, 2006 pag




Figure 6.1 ROM Block Diagram (H8/3844R, H8/3844S, H8/38344 and H8/3

Pin Name

Table 6.1 **Setting to PROM Mode**

TEST	High level
PB ₄ /AN ₄	Low level
PB ₅ /AN ₅	
PB ₆ /AN ₆	High level

Setting

6.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter for conversion to 32 pins, as listed in table 6.2.

Figure 6.2 shows the pin-to-pin wiring of the socket adapter. Figure 6.3 shows a men

100-pin (FP-100A)

100-pin (TFP-100B)

100-pin (TFP-100G)

Table 6.2	Socket Adapter	
Package		Socket Adapter Model (Manufact
100-pin (FP-	-100B)	ME3887ESHS1H (MINATO)
		H7388BQ100D3201 (DATA-I/O)

Rev. 6.00 Aug 04, 2006 pag

REJ09

ME3887ESFS1H (MINATO) H7388AQ100D3201 (DATA-I/O)

ME3887ESNS1H (MINATO) H7388BT100D3201 (DATA-I/O)


ME3887ESMS1H (MINATO) H7388GT100D3201 (DATA-I/O)

56	59	P65		EO ₅	19
57	60	P66		EO ₆	20
58	61	P67		EO ₇	21
74	77	P87		EA ₀	12
73	76	P86		EA ₁	11
72	75	P85		EA ₂	10
71	74	P84		ЕАз	9
70	73	P83		EA ₄	8
69	72	P82		EA ₅	7
68	71	P8 ₁		EA ₆	6
67	70	P80		EA ₇	5
59	62	P7 ₀		EA ₈	27
86	89	P43		EA ₉	26
61	64	P72		EA ₁₀	23
62	65	P73		EA ₁₁	25
63	66	P74		EA ₁₂	4
64	67	P75		EA13	28
65	68	P76		EA ₁₄	29
5	8	P14		EA ₁₅	3
6	9	P15		EA ₁₆	2
66	69	P7 ₇		CE	22
60	63	P7 ₁		ŌĒ	24
4	7	P13		PGM	31
38, 32	41, 35	Vcc, CVcc	<u> </u>	Vcc	32
87	90	AVcc	<u> </u>		
14	17	TEST	<u> </u>		
9	12	X ₁	<u> </u>		
94	97	PB ₆	<u> </u>		
2	5	P1 ₁	<u> </u>		
3	6	P12	<u> </u>		
7	10	P16	<u> </u>		
11, 33	14, 36	Vss	 	Vss	16
100	3	AVss	 		
92	95	PB ₄	├ ──┤		
93	96	PB ₅]		

Figure 6.2 Socket Adapter Pin Correspondence (with HN27C101)

Note: Pins not indicated in the figure should be left open.

Rev. 6.00 Aug 04, 2006 page 158 of 680 REJ09B0145-0600



Note: * The output data is not guaranteed if this address area is read in PROM mode. when programming with a PROM programmer, be sure to specify addresses f to H'EDFF. If programming is inadvertently performed from H'EE00 onward, it possible to continue PROM programming and verification. When programming, H'FF should be set as the data in this address area (H'El H'1FFFF).

Figure 6.3 H8/3847R Memory Map in PROM Mode

Write	L	Н	L	V_{PP}	V_{CC}	Data input	Addre
Verify	L	L	Н	V_{PP}	V_{CC}	Data output	Addre
Programming	L	L	L	V_{PP}	V_{CC}	High impedance	Addre
disabled	L	Н	Н				
	Н	L	L				
	Н	Н	Н				
Legend:							
L: Low lev	el						

IVIUUE

H: High level

V_{PP}: V_{PP} level

V_{CC} level V_{CC}:

The specifications for writing and reading are identical to those for the standard HN270 EPROM. However, page programming is not supported, and so page programming mo

selecting a PROM programmer, ensure that it supports high-speed, high-reliability byte programming. Also, be sure to specify addresses from H'0000 to H'EDFF.

6.3.1 Writing and Verifying

An efficient, high-speed, high-reliability method is available for writing and verifying to data. This method achieves high speed without voltage stress on the device and without the reliability of written data. The basic flow of this high-speed, high-reliability program method is shown in figure 6.4.

be set. A PROM programmer that only supports page programming mode cannot be us




Figure 6.4 High-Speed, High-Reliability Programming Flow Chart

Output high- level voltage	EO ₇ to EO ₀	V_{OH}	2.4	_
Output low level voltage	EO ₇ to EO ₀	V _{OL}	_	
Input leakage current	EO_7 to EO_0 , EA_{16} to EA_0 \overline{OE} , \overline{CE} , \overline{PGM}	lu	_	_
V _{CC} current		Icc	_	_
V _{PP} current		I _{PP}	_	_

EO₇ to EO₀, EA₁₆ to

EA₀ OE, CE, PGM

 V_{IL}

-0.3

8.0

0.45

2

40

40

V

٧

٧

μΑ

mΑ

mΑ

I_{OH} = -

 $I_{OL} = 0$

 $V_{in} = 5$

Input low-

level voltage

Rev. 6.00 Aug 04, 2006 page 162 of 680

Data hold time	t _{DH}	2	_		μs
Data output disable time	t _{DF} *2	_	_	130	μs
V _{PP} setup time	t _{VPS}	2	_	_	μs
Programming pulse width	t _{PW}	0.19	0.20	0.21	ms
PGM pulse width for overwrite programming	t _{OPW} *3	0.19	9 —	5.25	ms
CE setup time	t _{CES}	2	_	_	μs
V _{CC} setup time	t _{VCS}	2	_	_	μs
Data output delay time	t _{OE}	0	_	200	ns
Notes: 1. Input pulse level: 0.45 V to 2.2 V					

Input rise time/fall time ≤ 20 ns Timing reference levels Input: 0.8 V, 2.0 V Output: 0.8 V, 2.0 V

- 2. t_{DF} is defined at the point at which the output is floating and the output level read.
- 3. t_{OPW} is defined by the value given in figure 6.4, High-Speed, High-Reliability Programming Flow Chart.

Address noid time

Rev. 6.00 Aug 04, 2006 pag




Figure 6.5 PROM Write/Verify Timing

Rev. 6.00 Aug 04, 2006 page 164 of 680

REJ09B0145-0600

- Make sure the index marks on the PROM programmer socket, socket adapter, and properly aligned. If they are not, the chip may be destroyed by excessive current fl
 - programming, be sure that the chip is properly mounted in the PROM programmer
 - faults and write errors.

• Avoid touching the socket adapter or chip while programming, since this may cau

- Take care when setting the programming mode, as page programming is not support • When programming with a PROM programmer, be sure to specify addresses from
- H'EDFF. If programming is inadvertently performed from H'EE00 onward, it may possible to continue PROM programming and verification. When programming, I be set as the data in address area H'EE00 to H'1FFFF.

Rev. 6.00 Aug 04, 2006 pag




Figure 6.6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is in use, sprogramming and check the PROM programmer and socket adapter for defects. Please Renesas Technology of any abnormal conditions noted during or after programming or screening of program data after high-temperature baking.

Rev. 6.00 Aug 04, 2006 page 166 of 680 REJ09B0145-0600

- The flash memory is programmed 128 bytes at a time. Erase is performed in s units. The 60-Kbyte flash memory is configured as follows: 1 Kbyte × 4 block × 1 block, 16 Kbytes × 1 block, 8 Kbytes × 1 block and 4 Kbytes × 1 block. The
 - flash memory is configured as follows: 1 Kbyte × 4 blocks, 28 Kbytes × 1 blocks. the entire flash memory, each block must be erased in turn.
- Reprogramming capability
- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot p into the chip is started to erase or program of the entire flash memory. In norm

program mode, individual blocks can be erased or programmed.

- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM
- programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment — For data transfer in boot mode, this LSI's bit rate can be automatically adjusted
- the transfer bit rate of the host. Programming/erasing protection
- Sets software protection against flash memory programming/erasing.
- Power-down mode

— The power supply circuit is partly halted in the subactive mode and can be read power-down mode.




Figure 6.7 Block Diagram of Flash Memory

6.5.3 Block Configuration

Figure 6.8 shows the block configuration of flash memory. The thick lines indicate era the narrow lines indicate programming units, and the values are addresses. The flash n divided into 1 Kbyte \times 4 blocks, 28 Kbytes \times 1 block, 16 Kbytes \times 1 block, 8 Kbytes \times and 4 Kbytes \times 1 block. Erasing is performed in these units. Programming is performe byte units starting from an address with lower eight bits H'00 or H'80.

Rev. 6.00 Aug 04, 2006 page 168 of 680 REJ09B0145-0600

1 Kbyte		 			
1 110/10	H'0B80	H'0B81	H'0B82		H'0B
ľ	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C
Ī	H'0C80	H'0C81	H'0C82		H'0C
Erase unit					-
1 Kbyte					1
	H'0F80	H'0F81	H'0F82		H'0F
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'10
	H'1080	H'1081	H'1082		H'10
Erase unit					
28 Kbytes		! ! !	1		
_					İ
_	H'7F80	H'7F81	H'7F82		H'7F
	H'8000	H'8001	H'8002	← Programming unit: 128 bytes →	H'80
	H'8080	H'8081	H'8082		H'8C
Erase unit					
16 Kbyte		! !	!		1
	H'BF80	H'BF81	H'BF82		H'BF
<u> </u>	H'C000	H'C001	H'C002	← Programming unit: 128 bytes →	H'C0
_	H'C080	H'C081	H'C082		H'CC
Erase unit					1
8 Kbyte					
<u> </u>	H'DF80	H'DF81	H'DF82		H'DF
_	H'E000	H'E001	H'E002	← Programming unit: 128 bytes →	H'E0
	H'E080	H'E081	H'E082		H'EC
Erase unit		! ! !			
4 Kbyte					1
	H'EF80	H'EF81	H'EF82		H'EF

1 Kbyte

Erase unit

H'0780

H'0800

H'0880

H'0781

H'0801

H'0881

H'0782

H'0802

H'0882

H'07I

H'08

H'080

← Programming unit: 128 bytes →

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09

Figure 6.8 Flash Memory Block Configuration

Flash memory power control register	FLPWCR	R/W	H'00	F
Erase block register	EBR	R/W	H'00	H
Flash memory enable register	FENR	R/W	H'00	H
Note: FLMCR1, FLMCR2, FLPWCR, enabled which are two-state ac flash memory is included. The these registers. When the correundefined. A write is disabled.	cess. These re product in which	egisters are de ch PROM or R	edicated to the	ne produ led does

FLMCR2

H'00

R

Rev. 6.00 Aug 04, 2006 page 170 of 680 REJ09B0145-0600

Flash memory control register 2

FLMCR1 is a register that makes the flash memory change to program mode, program mode, erase mode, or erase-verify mode. For details on register setting, refer to section Memory Programming/Erasing. By setting this register, the flash memory enters programs erase mode, program-verify mode, or erase-verify mode. Read the data in the state the of this register are cleared when using flash memory as normal built-in ROM.

Bit 7—Reserved

This bit is always read as 0 and cannot be modified.

Bit 6—Software Write Enable (SWE)

This bit is to set enabling/disabling of programming/enabling of flash memory (set who and the EBR register are to be set).

Bit 6 SWE	Description
0	Programming/erasing is disabled. Other FLMCR1 register bits and all cannot be set.
1	Flash memory programming/erasing is enabled.

the E bit to 1 in FLMCR1.

Bit 4—Program Setup (PSU)

This bit is to prepare for changing to program mode. Set this bit to 1 before setting the in FLMCR1 (do not set SWE, ESU, EV, PV, E, and P bits at the same time).

Bit 4 PSU	Description
0	The program setup state is cancelled (i
1	The flash memory changes to the program setup state. Set this bit to 1 the setting the P bit to 1 in FLMCR1.
D'' 2 E	N. 16 (DN)

Bit 3—Erase-Verify (EV)

This bit is to set changing to or cancelling erase-verify mode (do not set SWE, ESU, PS and P bits at the same time).

Bit 3 EV	Description	
0	Erase-verify mode is cancelled	(ir
1	The flash memory changes to erase-verify mode	

, , , ,

Bit 1—Erase (E)

This bit is to set changing to or cancelling erase mode (do not set SWE, ESU, PSU, E bits at the same time).

Bit 1 E	Description	
0	Erase mode is cancelled	
1	When this bit is set to 1, while the SWE = 1 and ESU = 1, the flash me changes to erase mode.	e

Bit 0—Program (P)

This bit is to set changing to or cancelling program mode (do not set SWE, ESU, PSU and E bits at the same time).

Bit 0 P	Description
0	Program mode is cancelled
1	When this bit is set to 1, while the SWE = 1 and PSU = 1, the flash me changes to program mode.

FLMCR2 is a register that displays the state of flash memory programming/erasing. Fl read-only register, and should not be written to.

Bit 7—Flash Memory Error (FLER)

This bit is set when the flash memory detects an error and goes to the error-protection sprogramming or erasing to the flash memory. See section 6.9.3, Error Protection, for detection of the flash memory.

FLER	Description	
0	The flash memory operates normally.	(i
1	Indicates that an error has occurred during an operation (programming or erasing).	on flash memor

Bits 6 to 0—Reserved

Dit 7

Bit

These bits are always read as 0 and cannot be modified.

6.6.3 Erase Block Register (EBR)

	EB7	EB6	EB5	EB4	EB3	EB2	EB1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

5

3

2

1

EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in E automatically cleared to 0. When each bit is set to 1 in EBR, the corresponding block erased. Other blocks change to the erase-protection state. See table 6.7 for the method blocks of the flash memory. When the whole bits are to be erased, erase them in turn in block.

Rev. 6.00 Aug 04, 2006 page 174 of 680

REJ09B0145-0600



5	EB5	EB5 (16 Kbyte)	H'8000 to H'BFFF
6	EB6	EB6 (8 Kbyte)	H'C000 to H'DFF
7	EB7	EB7 (4 Kbytes)	H'E000 to H'EFFI

6.6.4 Flash Memory Power Control Register (FLPWCR) 6

	PDWND	_	_	_	_	_	_
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

5

4

FLPWCR enables or disables a transition to the flash memory power-down mode who switches to subactive mode. The power supply circuit can be read in the subactive mo it is partly halted in the power-down mode.

Bit 7—Power-down Disable (PDWND)

7

This bit selects the power-down mode of the flash memory when a transition to the su

Bit 7 PDWND	Description
0	When this bit is 0 and a transition is made to the subactive mode, the flatenters the power-down mode. (
1	When this bit is 1, the flash memory remains in the normal mode even a transition is made to the subactive mode.

Bits 6 to 0—Reserved

mode is made.

Bit

These bits are always read as 0 and cannot be modified.

RENESAS

3

2

1

FLPWCR.

Bit 7—Flash Memory Control Register Enable (FLSHE)

This bit controls access to the flash memory control registers.

Bit 7 FLSHE	Description	
0	Flash memory control registers cannot be accessed	(
1	Flash memory control registers can be accessed	

Bits 6 to 0—Reserved

These bits are always read as 0 and cannot be modified.

Rev. 6.00 Aug 04, 2006 page 176 of 680

REJ09B0145-0600



When changing to boot mode, the boot program built into this LSI is initiated. The bot transfers the programming control program from the externally-connected host to on-our SCI32. After erasing the entire flash memory, the programming control program in This can be used for programming initial values in the on-board state or for a forcible programming/erasing can no longer be done in user program mode. In user program individual blocks can be erased and programmed by branching to the user program/eraprogram prepared by the user.

Table 6.8 Setting Programming Modes

TEST	P24	P26	PB0	PB1	PB2	LSI State after Reset E
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode
	-					

X: Don't care

bit, and no parity. The inversion function of TXD and RXD pins by the SPCR regis "Not to be inverted," so do not put the circuit for inverting a value between the host LSI.

bell should be set to asymptotical mode, and the transfer format as follows. O bit

3. When the boot program is initiated, the chip measures the low-level period of async SCI communication data (H'00) transmitted continuously from the host. The chip the calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to

- of the host. The reset should end with the RXD pin high. The RXD and TXD pins pulled up on the board if necessary. After the reset is complete, it takes approximate states before the chip is ready to measure the low-level period.

 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate
- completion of bit rate adjustment. The host should confirm that this adjustment end (H'00) has been received normally, and transmit one H'55 byte to the chip. If recept not be performed normally, initiate boot mode again by a reset. Depending on the I transfer bit rate and system clock frequency of this LSI, there will be a discrepancy the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rates of the host and the chip.
 - rate and system clock frequency of this LSI within the ranges listed in table 6.10.

 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The are H'FEEF is the area to which the programming control program is transferred from to The boot program area cannot be used until the execution state in boot mode switch.
 - programming control program.

 6. Before branching to the programming control program, the chip terminates transfer
 - by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate remains set in BRR. Therefore, the programming control program can still use it for of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 =
 - contents of the CPU general registers are undefined immediately after branching to programming control program. These registers must be initialized at the beginning programming control program, as the stack pointer (SP), in particular, is used impli
 - WDT overflow occurs.

 Rev. 6.00 Aug 04, 2006 page 178 of 680

REJ09B0145-0600

subroutine calls, etc.



7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, v least 20 states, and then setting the TEST pin and P24 pin. Boot mode is also cleared




Table 6.10 Oscillating Frequencies (f_{OSC}) for which Automatic Adjustment of L Is Possible

2,400 bps

1,200 bps

Execution of

Programming

control program

H8/38444F-ZTAT

Product Group	Host Bit Rate	Oscillating Frequencies (f _{OSC}) Range
H8/38347F-ZTAT	19,200 bps	16 MHz
H8/38344F-ZTAT	9,600 bps	8 to 16 MHz
H8/38447F-ZTAT	4,800 bps	6 to 16 MHz

RENESAS

2 to 16 MHz

2 to 16 MHz

Transmits 1-byte data H'AA to host.

Branches to programming control program

transferred to on-chip RAM and starts exe

Rev. 6.00 Aug 04, 2006 pag

REJ09



mode. Figure 6.9 shows a sample procedure for programming/erasing in user program Prepare a user program/erase control program in accordance with the description in sec Flash Memory Programming/Erasing.




Figure 6.9 Programming/Erasing Flowchart Example in User Program M

6.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the board programming modes. Depending on the FLMCR1 setting, the flash memory oper of the following four modes: Program mode, program-verify mode, erase mode, and erange. The programming control program in boot mode and the user program/erase control program in boot mode and the user program/erase control program in boot mode.

Rev. 6.00 Aug 04, 2006 page 180 of 680



- flowchart will enable data or programs to be written to the flash memory without subjection to voltage stress or sacrificing program data reliability.
 - programming has already been performed.

 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer performed even if writing fewer than 128 bytes. In this case, HEE data must be well as the case of the performed even if writing fewer than 128 bytes.

1. Programming must be done to an empty address. Do not reprogram an address to

- performed even if writing fewer than 128 bytes. In this case, H'FF data must be wextra addresses.3. Prepare the following data storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data areas in RAM: A 128-byte programming data and the storage areas in RAM: A 128-byte programming data areas in RAM: A 128-byte program
 - byte reprogramming data area, and a 128-byte additional-programming data area.
 reprogramming data computation according to table 6.11, and additional programming computation according to table 6.12.
 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data additional-programming data area to the flash memory. The program address and data are latched in the flash memory. The lower 8 bits of the start address in the fl destination area must be H'00 or H'80.
 - 5. The time during which the P bit is set to 1 is the programming time. Figure 6.12 s allowable programming times.6. The watchdog timer (WDT) is set to prevent overprogramming due to program run
 - 6. The watchdog timer (WDT) is set to prevent overprogramming due
 An overflow cycle of approximately 6.6 ms is allowed.
 7. For a dummy write to a verify address, write 1 byte data H/FE to an
 - 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose is b'0. Verify data can be read in word size from the address to which a dummy w performed.
 - 8. The maximum number of repetitions of the program/program-verify sequence of t is 1,000.

Rev. 6.00 Aug 04, 2006 pag

REJ09




Figure 6.10 Program/Program-Verify Flowchart

Rev. 6.00 Aug 04, 2006 page 182 of 680



 Table 6.12
 Additional-Program Data Computation Table

Verify Data

0	0	0	Additional-progra
0	1	1	No additional pro
1	0	1	No additional pro
1	1	1	No additional pro
	•	•	

Data

Additional-Program

Comments

Table 6.13 Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	_	

Note: Time shown in μs.

Reprogram Data

- 5. The time during which the E bit is set to 1 is the hash memory erase time.
 - 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway,
 - overflow cycle of approximately 19.8 ms is allowed.

 5. For a dummy write to a verify address, write 1 byte 6.
 - 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose is b'0. Verify data can be read in word size from the address to which a dummy write performed.
- 6. If the read data is not erased successfully, set erase mode again, and repeat the erase verify sequence as before. The maximum number of repetitions of the erase/erase-sequence is 100.

6.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, are disabled while flash memory is being programmed or erased, or while program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or algorithm, with the result that normal operation cannot be assured.
- If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions
- If an interrupt occurs during boot program execution, normal boot mode sequence carried out.




Figure 6.11 Erase/Erase-Verify Flowchart

Rev. 6.00 Aug 04, 2006 pag



or standby mode. Flash memory control register 1 (FLMCR1), flash memory control r (FLMCR2), and erase block register (EBR) are initialized. In a reset via the RES pin, t state is not entered unless the RES pin is held low until oscillation stabilizes after power the case of a reset during operation, hold the RES pin low for the RES pulse width spec AC Characteristics section.

disabled or aborted because of a transition to reset, subactive mode, subsleep mode, wa

6.9.2 **Software Protection**

Software protection can be implemented against programming/erasing of all flash mem by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the in FLMCR1 does not cause a transition to program mode or erase mode. By setting the block register (EBR), erase protection can be set for individual blocks. When EBR is s erase protection is set for all blocks.

6.9.3 **Error Protection**

programming/erasing, or operation is not performed in accordance with the program/er algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

In error protection, an error is detected when CPU runaway occurs during flash memor

When the following errors are detected during programming/erasing of flash memory, bit in FLMCR2 is set to 1, and the error protection state is entered.

• When the flash memory of the relevant address area is read during programming/er (including vector read and instruction fetch) • Immediately after exception handling excluding a reset during programming/erasing

The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or era

- When a SLEEP instruction is executed during programming/erasing

aborted at the point at which the error occurred. Program mode or erase mode cannot b

Rev. 6.00 Aug 04, 2006 page 186 of 680 REJ09B0145-0600

RENESAS

(F-Z1A164V3). A 10-MHz input clock is required. For the conditions for transition to programmer mode, see table 6.8.

6.10.1 Socket Adapter

The socket adapter converts the pin allocation of the F-ZTAT device to that of the dismemory HN28F101. The address of the on-chip flash memory is H'0000 to H'EFFF. I shows a socket-adapter-pin correspondence diagram.

6.10.2 Programmer Mode Commands

The following commands are supported in programmer mode.


- Memory Read Mode
- Auto-Program Mode
- Auto-Erase Mode
- Status Read Mode

Status polling is used for auto-programming, auto-erasing, and status read modes. In s mode, detailed internal information is output after the execution of auto-programming erasing. Table 6.14 shows the sequence of each command. In auto-programming mod are required since 128 bytes are written at the same time. In memory read mode, the n cycles depends on the number of address write cycles (n).

n: the number of address write cycles

Rev. 6.00 Aug 04, 2006 page 188 of 680 REJ09B0145-0600





OSC1, OSC2

RES

(OPEN)

13, 12

15

Other than the above

Figure 6.12 Socket Adapter Pin Correspondence Diagram

Oscillator circuit

Power-on

reset circuit

Rev. 6.00 Aug 04, 2006 pag REJ09

of the oscillator circuit

should be 10 MHz.

- 3. After powering on, memory read mode is entered.
- 4. Tables 6.14 to 6.16 show the AC characteristics.

Table 6.15 AC Characteristics in Transition to Memory Read Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure 6
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
WE rise time	t _r	_	30	ns	
WE fall time	t _f	_	30	ns	

Rev. 6.00 Aug 04, 2006 page 190 of 680

REJ09B0145-0600

RENESAS




Figure 6.13 Timing Waveforms for Memory Read after Memory Writeria

Table 6.16 AC Characteristics in Transition from Memory Read Mode to Anot

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$

Item	Symbol	Min	Max	Unit	N
Command write cycle	t _{nxtc}	20	_	μs	F
CE hold time	t _{ceh}	0	_	ns	
CE setup time	t _{ces}	0	_	ns	
Data hold time	t_{dh}	50	_	ns	
Data setup time	t_{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
WE rise time	t _r	_	30	ns	_
WE fall time	t _f	_	30	ns	





Figure 6.14 Timing Waveforms in Transition from Memory Read Mode to Ano

Table 6.17 AC Characteristics in Memory Read Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$

Item	Symbol	Min	Max	Unit	No
Access time	t _{acc}	_	20	μs	Fi
CE output delay time	t _{ce}	_	150	ns	Fig
OE output delay time	t _{oe}	_	150	ns	
Output disable delay time	t _{df}	_	100	ns	
Data output hold time	t _{oh}	5	_	ns	



Rev. 6.00 Aug 04, 2006 page 192 of 680



6.10.4 **Auto-Program Mode**

- 1. When reprogramming previously programmed addresses, perform auto-erasing be programming.
- 2. Perform auto-programming once only on the same address block. It is not possible an address block that has already been programmed. 3. In auto-program mode, 128 bytes are programmed simultaneously. This should be
- by executing 128 consecutive byte transfers. A 128-byte data transfer is necessary programming fewer than 128 bytes. In this case, H'FF data must be written to the addresses.
- 4. The lower 7 bits of the transfer address must be low. If a value other than an effect is input, processing will switch to a memory write operation but a write error will 5. Memory address transfer is performed in the second cycle (figure 6.17). Do not pe
- transfer after the third cycle.
- 6. Do not perform a command write during a programming operation.
- 7. Perform one auto-program operation for a 128-byte block for each address. Two o additional programming operations cannot be performed on a previously programming
- 8. Confirm normal end of auto-programming by checking I/O6. Alternatively, status can also be used for this purpose (I/O7 status polling uses the auto-program operation) decision pin).
- 9. Status polling I/O6 and I/O7 pin information is retained until the next command w as the next command write has not been performed, reading is possible by enablin OE
- 10. Table 6.18 shows the AC characteristics.

block.

Rev. 6.00 Aug 04, 2006 pag

REJ09



Data noid time	T dh	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t_{wep}	70	_	ns	
Status polling start time	t _{wsts}	1	_	ms	
Status polling access time	t _{spa}	_	150	ns	
Address setup time	t _{as}	0	_	ns	
Address hold time	t _{ah}	60	_	ns	_
Address hold time Memory write time	t _{ah}	60 1	3000	ns ms	
		60 1 —	3000 30		




Figure 6.17 Auto-Program Mode Timing Waveforms

Rev. 6.00 Aug 04, 2006 page 194 of 680



OE.

5. Table 6.19 shows the AC characteristics.

Table 6.19 AC Characteristics in Auto-Erase Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t _{nxtc}	20	_	μs	Figure
CE hold time	t _{ceh}	0	_	ns	 -
CE setup time	t _{ces}	0	_	ns	
Data hold time	t _{dh}	50	_	ns	
Data setup time	t _{ds}	50	_	ns	
Write pulse width	t _{wep}	70	_	ns	
Status polling start time	t _{ests}	1	_	ms	
Status polling access time	t _{spa}	_	150	ns	
Memory erase time	t _{erase}	100	40000	ms	
WE rise time	t _r	_	30	ns	
WE fall time	t _f	_	30	ns	




Figure 6.18 Auto-Erase Mode Timing Waveforms

6.10.6 Status Read Mode

- 1. Status read mode is provided to identify the kind of abnormal end. Use this mode was abnormal end occurs in auto-program mode or auto-erase mode.
- 2. The return code is retained until a command write other than a status read mode conwrite is executed.
- 3. Table 6.20 shows the AC characteristics and 6.20 shows the return codes.

Rev. 6.00 Aug 04, 2006 page 196 of 680

REJ09B0145-0600

RENESAS

Data noid time	τ _{dh}	50	_	ns
Data setup time	t_{ds}	50	_	ns
Write pulse width	t_{wep}	70	_	ns
OE output delay time	t _{oe}	_	150	ns
Disable delay time	t_{df}	_	100	ns
CE output delay time	t_{ce}	_	150	ns
WE rise time	t _r	_	30	ns
WE fall time	t _f	_	30	ns




Figure 6.19 Status Read Mode Timing Waveforms

		0: Otherwise
I/O4	0	1: Erasing error
		0: Otherwise
I/O3	0	_
I/O2	0	_
I/O1	0	1: Over counting of writing or erasing
		0: Otherwise
I/O0	0	1: Effective address error
		0: Otherwise

6.10.7 Status Polling

- 1. The I/O7 status polling flag indicates the operating status in auto-program/auto-eras
- 2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/au mode.

Table 6.22 Status Polling Output Truth Table

1/07	I/O6	I/O0 to 5	Status
0	0	0	During internal operation
1	0	0	Abnormal end
1	1	0	Normal end
0	1	0	_

Rev. 6.00 Aug 04, 2006 page 198 of 680



Oscillation stabilization time(ceramic oscillator)	T _{osc1}	5	_	ms
Programmer mode setup time	T _{bmv}	10	_	ms
Vcc hold time	T_{dwn}	0	_	ms




Figure 6.20 Oscillation Stabilization Time, Boot Program Transfer Time and Power-Down Sequence

6.10.9 Notes on Memory Programming

programmed/erased in an on-board programming mode, auto-erasing is recommer carrying out auto-programming.

2. The flash memory is initially in the erased state when the device is shipped by Rei

1. When performing programming using programmer mode on a chip that has been

2. The flash memory is initially in the erased state when the device is shipped by Rer Technology. For other chips for which the erasure history is unknown, it is recommauto-erasing be executed to check and supplement the initialization (erase) level.

consumption.

Standby mode
 All flash memory circuits are halted.

memory. In subactive mode, the flash memory can be set to operate in power-down mode PDWND bit in FLPWCR. When the flash memory returns to its normal operating state power-down mode or standby mode, a period to stabilize the power supply circuits that stopped is needed. When the flash memory returns to its normal operating state, bits ST in SYSCR1 must be set to provide a wait time of at least 20 μ s, even when the external being used.

Table 6.24 shows the correspondence between the operating modes of this LSI and the

Table 6.24 Flash Memory Operating States

	Flash Memory Operating State		
LSI Operating State	PDWND = 0 (Initial value)	PDWND = 1	
Active mode	Normal operating mode	Normal operating mod	
Subactive mode	Power-down mode	Normal operating mod	
Sleep mode	Normal operating mode	Normal operating mod	
Subsleep mode	Standby mode	Standby mode	
Standby mode	Standby mode	Standby mode	
Watch mode	Standby mode	Standby mode	

Rev. 6.00 Aug 04, 2006 page 200 of 680



connected to the CPU by a 16-bit data bus, allowing high-speed 2-state access for both and word data.

7.1.1 Block Diagram

Figure 7.1 shows a block diagram of the on-chip RAM.




Figure 7.1 RAM Block Diagram (H8/3844R, H8/3844S, H8/38344 and H8/

Rev. 6.00 Aug 04, 2006 page 202 of 680 REJ09B0145-0600

RENESAS

Each port has of a port control register (PCR) that controls input and output, and a port register (PDR) for storing output data. Input or output can be assigned to individual b See section 2.9.2, Notes on Bit Manipulation, for information on executing bit-manipulation

instructions to write data in PCR or PDR.

Ports 5, 6, 7, 8, 9, and A are also used as liquid crystal display segment and common selectable in 8-bit units.

Block diagrams of each port are given in Appendix C, I/O Port Block Diagrams

Table 8.1 **Port Functions**

Port	Description	Pins	Other Functions
Port 1	8-bit I/O port MOS input pull-up option		External interrupts 3 to 1 Timer event interrupts TMIF, TMIC
	·	P1 ₄ /IRQ ₄ /ADTRG	External interrupt 4 and A/D converter external trigger
		P1 ₃ /TMIG	Timer G input capture input
		P1 ₂ , P1 ₁ / TMOFH, TMOFL	Timer F output compare output
		P1 ₀ /TMOW	Timer A clock output
Port 2	8-bit I/O port Open-drain output option	P2 ₀ /SCK ₁ P2 ₁ /SI ₁ P2 ₂ /SO ₁	SCI1 data output (SO ₁), data input (SI ₁), clock input/output (SCK ₁)
	• Large-current port (H8/3847R Group, H8/38347 Group and H8/38447 Group)	P2 ₇ to P2 ₃	None

REJ09

Port 4	1-bit input port	P4 ₃ /IRQ ₀	External interrupt 0
	• 3-bit I/O port	P4 ₂ /TXD ₃₂ P4 ₁ /RXD ₃₂ P4 ₀ /SCK ₃₂	SCI3-2 data output (TXD ₃₂), data input (RXD ₃₂), clock input/output (SCK ₃₂)
Port 5	8-bit I/O port MOS input pull-up option	P5 ₇ to P5 ₀ / WKP ₇ to WKP ₀ / SEG ₈ to SEG ₁	Wakeup input (\overline{WKP}_7 to \overline{WKP}_0), segment output (SEG_8 to SEG_1)
Port 6	8-bit I/O port MOS input pull-up option	P6 ₇ to P6 ₀ / SEG ₁₆ to SEG ₉	Segment output (SEG ₁₆ to SEG ₉)
Port 7	• 8-bit I/O port	P7 ₇ to P7 ₀ / SEG ₂₄ to SEG ₁₇	Segment output (SEG ₂₄ to SEG ₁₇)
Port 8	• 8-bit I/O port	P8 ₇ to P8 ₀ / SEG ₃₂ to SEG ₂₅	Segment output (SEG ₃₂ to SEG ₂₅)
Port 9	• 8-bit I/O port	P9 ₇ /SEG ₄₀ /CL ₁ * ³ P9 ₆ /SEG ₃₉ /CL ₂ * ³ P9 ₅ /SEG ₃₈ /DO* ³ P9 ₄ /SEG ₃₇ /M* ³ P9 ₃ to P9 ₀ / SEG ₃₆ to SEG ₃₃	 Segment output (SEG₄₀ to SEG₃₇) Latch clock (CL₁)*3, shift clock (CL₂)*3, display data (DO)*3 and alternating signal (M)*3 for external expansion of segment Segment output (SEG₃₆ to SEG₃₃)
Port A	• 4-bit I/O port	PA ₃ to PA ₀ / COM ₄ to COM ₁	Common output (COM ₄ to COM ₁)
Port B	8-bit input port	PB ₇ to PB ₀ / AN ₇ to AN ₀	A/D converter analog input
Port C	4-bit input port	PC ₃ to PC ₀ / AN ₁₁ to AN ₈	A/D converter analog input
Notes:	2. The EXCL function	on is only implement ansion function for L	ed in the H8/38347 Group and H8/3844 ted in the H8/38347 Group and H8/3844 .CD segments is not implemented in the
	.00 Aug 04, 2006 pag B0145-0600	_	IESAS

P3₁/UD/EXCL**

P3₀/PWM

down select input, and 14-bit PWM output, external subclock input*2

and H8/38447

Group)




Figure 8.1 Port 1 Pin Configuration

8.2.2 Register Configuration and Description

Table 8.2 shows the port 1 register configuration.

Table 8.2 Port 1 Registers

Name	Abbr.	R/W	Initial Value
Port data register 1	PDR1	R/W	H'00
Port control register 1	PCR1	W	H'00
Port pull-up control register 1	PUCR1	R/W	H'00
Port mode register 1	PMR1	R/W	H'00

bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. read while PCR1 bits are cleared to 0, the pin states are read.

Upon reset, PDR1 is initialized to H'00.

2. Port Control Register 1 (PCR1)

Bit	7	6	5	4	3	2	1
	PCR1 ₇	PCR1 ₆	PCR1 ₅	PCR1 ₄	PCR1 ₃	PCR1 ₂	PCR1 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR1 is an 8-bit register for controlling whether each of the port 1 pins P1₇ to P1₀ funcinput pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are when the corresponding pin is designated in PMR1 as a general I/O pin.

Upon reset, PCR1 is initialized to H'00.

PCR1 is a write-only register, which is always read as all 1s.

3. Port Pull-up Control Register 1 (PUCR1)

DIL	/	О	5	4	3		I
	PUCR1 ₇	PUCR1 ₆	PUCR1 ₅	PUCR1 ₄	PUCR1 ₃	PUCR1 ₂	PUCR1 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

PUCR1 controls whether the MOS pull-up of each of the port 1 pins P1₇ to P1₀ is on or a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS

the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR1 is initialized to H'00.

Rev. 6.00 Aug 04, 2006 page 206 of 680 REJ09B0145-0600

?FN



Upon reset, PMR1 is initialized to H'00.

Bit 7: P1₇/IRQ₃/TMIF pin function switch (IRQ3)

This bit selects whether pin $P1_7/\overline{IRQ}_3/TMIF$ is used as $P1_7$ or as $\overline{IRQ}_3/TMIF$.

Bit 7 IRQ3	Description	
0	Functions as P1 ₇ I/O pin	
1	Functions as IRQ ₃ /TMIF input pin	
Note:	Rising or falling edge sensing can be designated for IRO /TMIE	For details or

Note: Rising or falling edge sensing can be designated for IRQ₃/TMIF. For details on settings, see 3. Timer Control Register F (TCRF) in section 9.4.2.

Bit 6: $P1_6/\overline{IRQ}_2$ pin function switch (IRQ2)

This bit selects whether pin $P1_6/\overline{IRQ}_2$ is used as P16 or as \overline{IRQ}_2 .

Bit 6 IRQ2	Description	
0	Functions as P1 ₆ I/O pin	
1	Functions as \overline{IRQ}_2 input pin	
Note:	Rising or falling edge sensing can be designated for IRO	

Note: Rising or falling edge sensing can be designated for IRQ₂.

Rev. 6.00 Aug 04, 2006 pag

REJ09

For details of TMIC pin setting, see 1. Timer mode register C (TMC) in section 9

Bit 4: P1₄/IRQ₄/ADTRG pin function switch (IRQ4)

This bit selects whether pin $P1_4/\overline{IRQ}_4/\overline{ADTRG}$ is used as $P1_4$ or as $\overline{IRQ}_4/\overline{ADTRG}$.

Bit 4 IRQ4	Description
0	Functions as P1 ₄ I/O pin (
1	Functions as IRQ ₄ /ADTRG input pin
Note:	For details of ADTRG pin setting, see section 12.3.2, Start of A/D Conversion b Trigger Input.

Bit 3: P1₃/TMIG pin function switch (TMIG)

This bit selects whether pin P1₃/TMIG is used as P1₃ or as TMIG.

Bit 3	
TMIG	Description
0	Functions as P1 ₃ I/O pin
1	Functions as TMIG input pin

(i

(i

Bit 2: P1₂/TMOFH pin function switch (TMOFH)

This bit selects whether pin P1₂/TMOFH is used as P1₂ or as TMOFH.

Bit 2 TMOFH	Description	
0	Functions as D1. I/O nin	

pin

U	runctions as F 12 I/O pin
1	Functions as TMOFH output

Rev. 6.00 Aug 04, 2006 page 208 of 680

REJ09B0145-0600 RENESAS

Bit 0: P1₀/TMOW pin function switch (TMOW)

This bit selects whether pin P1₀/TMOW is used as P10 or as TMOW.

Functions as P1 ₀ I/O pin
Functions as TMOW output pin

CKSL2 to CKSL0 * Not 0** Pin function P1 ₇ input pin P1 ₇ output pin IRQ ₃ input pin Note: When this pin is used as the TMIF input pin, clear bit IEN3 to to disable the IRQ ₃ interrupt. P1 ₆ /IRQ ₂ The pin function depends on bits IRQ2 in PMR1 and bit PCR1 ₆ in PC IRQ2 0 1 PCR1 ₆ 0 1 * Pin function P1 ₆ input pin P1 ₆ output pin IRQ ₂ input P1 ₅ /IRQ ₁ The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 is bit PCR1 ₅ in PCR1. IRQ1 0 1 PCR1 ₅ 0 1 * TMC2 to TMC0 * Not 111 Pin function P1 ₅ input pin P1 ₅ output pin IRQ ₁ input t pin Note: When this pin is used as the TMIC input pin, clear bit IEN1 to			•			
Note: When this pin is used as the TMIF input pin, clear bit IEN3 to to disable the IRQ $_3$ interrupt. P1 $_6$ /IRQ $_2$ The pin function depends on bits IRQ2 in PMR1 and bit PCR1 $_6$ in PC IRQ2 PCR1 $_6$ Pin function P1 $_6$ input pin P1 $_6$ output pin The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 is bit PCR1 $_5$ in PCR1. IRQ1 PCR1 $_5$ O 1 PCR1 $_5$ Not 111 Pin function P1 $_5$ input pin P1 $_5$ output pin IRQ1 input pin P1 $_5$ output pin IRQ1 input pin P1 $_5$ output pin P1 $_5$ output pin IRQ1 input pin P1 $_5$ output pin P1 $_5$ output pin P1 $_5$ output pin		CKSL2 to CKSL0	*			
$P1_6/\overline{IRQ}_2 \\ \hline P1_6/\overline{IRQ}_2 \\ \hline IRQ2 \\ \hline PCR1_6 \\ \hline Pin function depends on bits IRQ2 in PMR1 and bit PCR1_6 in PCR1_6 in PCR1_6 in PCR1_6 \\ \hline PCR1_6 \\ \hline Pin function \\ \hline P1_6 input pin \\ \hline P1_6 output pin \\ \hline P1_6 output pin \\ \hline P1_6 output pin \\ \hline P1_7/\overline{IRQ}_1 \\ \hline The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 is bit PCR1_5 in PCR1. \\ \hline IRQ1 \\ \hline PCR1_5 \\ \hline O \\ \hline TMC2 to TMC0 \\ \hline Pin function \\ \hline P1_5 input pin \\ \hline P1_5 output pin \\ \hline \hline IRQ_1 input pin \\ \hline P1_5 output pin \\ \hline \hline IRQ_1 input pin \\ \hline \hline P1_5 output pin \\ \hline \hline IRQ_1 input pin \\ \hline \hline IRQ_1 input pin \\ \hline \hline P1_5 output pin \\ \hline \hline IRQ_1 input pin \\ \hline \hline IRQ_1 input pin \\ \hline \hline \hline P1_5 output pin \\ \hline \hline \hline IRQ_1 input pin \\ \hline $		Pin function	P1 ₇ input pin	P1 ₇ output pin	IRQ ₃ input pin	İ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		•			clear bit IEN3 to) C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	P1 ₆ /IRQ ₂	The pin function de	pends on bits IF	RQ2 in PMR1 an	d bit PCR1 ₆ in P	C
$\begin{array}{ c c c c c c c c c }\hline Pin function & P1_6 input pin & P1_6 output pin & \overline{IRQ}_2 input $\overline{P1}_5$/\overline{IRQ}_1 The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 is bit PCR1_5 in PCR1. \\ \hline IRQ1 & 0 & 1 & * \\ \hline PCR1_5 & 0 & 1 & * \\ \hline TMC2 to TMC0 & * & Not 111 \\ \hline Pin function & P1_5 input pin & P1_5 output pin & \overline{IRQ}_1 input to pin \overline{IRQ}_1 i$		IRQ2	(0	1	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		PCR1 ₆	0	1	*	
TMIC bit PCR1 $_5$ in PCR1. IRQ1		Pin function	P1 ₆ input pin	P1 ₆ output pin	ĪRQ ₂ in	วน
PCR1 ₅ 0 1 * TMC2 to TMC0 * Not 111 Pin function P1 ₅ input pin P1 ₅ output pin IRQ ₁ input pin	•	•	•	Q1 in PMR1, bits	TMC2 to TMC0) ii
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		IRQ1	(0	1	
Pin function P1 ₅ input pin P1 ₅ output pin TRQ ₁ inpu		PCR1₅	0	1	*	
t pin		TMC2 to TMC0	*		Not 111	
		Pin function	P1 ₅ input pin	P15 output pin	ĪRQ₁ inpu	Ī
Note: When this pin is used as the TMIC input pin, clear bit IEN1 to					t pin	
		Note: When this p	in is used as the	TMIC input pin	, clear bit IEN1 t	o (

to disable the IRQ1 interrupt.

0

P1₄ input pin

0

The pin function depends on bit IRQ4 in PMR1, bit TRGE in AMR, an

0

Note: When this pin is used as the ADTRG input pin, clear bit IEN4 t

1

0

P1₄ output pin | IRQ₄ input pin | IF

0

1

1

IENR1 to disable the IRQ₄ interrupt.

Rev. 6.00 Aug 04, 2006 page 210 of 680

IRQ4

PCR1₄

TRGE

Pin function

in PCR1.

P1₄/IRQ₄

ADTRG

IRQ3

PCR1₇

REJ09B0145-0600 **₹ENES∆S**

P1 ₁ /TMOFL	The pin function depends on bit TMOFL in PMR1 and bit PCR11 in F						
	TMOFL	(1				
	PCR1₁	0	1	*			
	Pin function	P1₁ input pin	P1₁ output pin	TMOFL ou			
P ₁₀ /TMOW	The pin function depends on bit TMOW in PMR1 and bit PCR1 $_{\scriptsize 0}$ in P						
	TMOW 0						
	PCR1 ₀	0	1	*			
	Pin function	P1 ₀ input pin	P1 ₀ output pin	TMOW out			

P1₂ input pin

P1₂ output pin

TMOFH ou

8.2.4 Pin States

Table 8.4 shows the port 1 pin states in each operating mode.

Pin function

Table 8.4 Port 1 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
$P1_7/\overline{IRQ}_3/TMIF$ $P1_6/\overline{IRQ}_2$ $P1_5/\overline{IRQ}_1/TMIC$ $P1_4/\overline{IRQ}_4/\overline{ADTRG}$ $P1_3/TMIG$ $P1_2/TMOFH$ $P1_1/TMOFL$ $P1_0/TMOW$	High- impedance	Retains previous state	Retains previous state	High- impedance*	Retains previous state	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.



MOS input pull-up On Oπ

Rev. 6.00 Aug 04, 2006 page 212 of 680 REJ09B0145-0600

RENESAS

hardware; it cannot be manipulated by a user program. This should be considered who connections to external circuitry. Note that the mask ROM and ZTAT versions do not function.




Figure 8.2 Port 2 Pin Configuration

8.3.2 Register Configuration and Description

Table 8.5 shows the port 2 register configuration.

Table 8.5 Port 2 Registers

Name	Abbr.	R/W	Initial Value	Add
Port data register 2	PDR2	R/W	H'00	H'FF
Port control register 2	PCR2	W	H'00	H'FF
Port mode register 2	PMR2	R/W	H'D8*	H'FF
Port mode register 4	PMR4	R/W	H'00	H'FF

Note: * H'58 in the H8/38347 Group and H8/38447 Group.

Rev. 6.00 Aug 04, 2006 pag REJ09



bits are set to 1, the values stored in PDR2 are read, regardless of the actual pin states. read while PCR2 bits are cleared to 0, the pin states are read.

Upon reset, PDR2 is initialized to H'00.

2. Port Control Register 2 (PCR2)

Bit	7	6	5	4	3	2	1
	PCR2 ₇	PCR2 ₆	PCR2 ₅	PCR2 ₄	PCR2 ₃	PCR2 ₂	PCR2 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR2 is an 8-bit register for controlling whether each of the port 2 pins P2₇ to P2₀ funcinput pin or output pin. Setting a PCR2 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. The settings in PCR2 and PDR2 are vawhen the corresponding pin is designated in PMR1 as a general I/O pin.

Upon reset, PCR2 is initialized to H'00.

PCR2 is a write-only register, which is always read as all 1s.

3. Port Mode Register 2 (PMR2)

• H8/3847R Group, H8/3847S Group

Bit	7	6	5	4	3	2	1
	_	_	POF1	_	_	SO1	SI1
Initial value	1	1	0	1	1	0	0
Read/Write	_	_	R/W	_	_	R/W	R/W

PMR2 is an 8-bit read/write register that controls the selection of pin functions for port P2₁, and P2₃, and the PMOS on/off state for the P2₂/SO₁ pin.

Upon reset, PMR2 is initialized to H'D8.

Rev. 6.00 Aug 04, 2006 page 214 of 680



Upon reset, PMR2 is initialized to H'58.

• H8/3847R Group and H8/3847S Group

Bit 7: Reserved bit

Bit 7 is reserved. It is always read as 1 and cannot be modified.

• H8/38347 Group and H8/38447 Group

Bit 7: P31/UD/EXCL pin function switch (EXCL)

This bit selects whether pin P31/UD/EXCL is used as P31/UD or as EXCL. When the as EXCL an external clock should be input to it. See section 4, Clock Pulse Generator connection example.

Bit 7 EXCL	Description
0	Functions as P31/UD I/O pin
1	Functions as EXCL input pin

Bits 6, 4, and 3: Reserved bits

Bits 6, 4, and 3 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P2₂/SO₁ pin PMOS control (POF1)

This bit controls the on/off state of the P2₂/SO₁ pin output buffer PMOS.

Bit 5 POF1	Description	
0	CMOS output	
1	NMOS open-drain output	

Rev. 6.00 Aug 04, 2006 pag REJ09



Bit 1: P2₁/SI₁ pin function switch (SI1)

This bit selects whether pin P2₁/SI₁ is used as P2₁ or as SI₁.

Bit 1 SI1	Description	
0	Functions as P2 ₁ I/O pin	(ii
1	Functions as SI₁ input pin	

Bit 0: P2₀/SCK₁ pin function switch (SCK1)

This bit selects whether pin P2₀/SCK₁ is used as P2₀ or as SCK₁.

Bit 0 SCK1	Description	
0	Functions as P2 ₀ I/O pin	(ii
1	Functions as SCK ₁ I/O pin	

4. Port Mode Register 4 (PMR4)

Bit	7	6	5	4	3	2	1
	NMOD7	NMOD6	NMOD5	NMOD4	NMOD3	NMOD2	NMOD1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

PMR4 is an 8-bit read/write register that controls whether individual port 2 pins are CN outputs or NMOS open-drain outputs when 1 is set in PCR2.

Upon reset, PMR4 is initialized to H'00.

Rev. 6.00 Aug 04, 2006 page 216 of 680



8.3.3 Pin Function

Table 8.6 shows the port 2 pin functions.

Table 8.6 Port 2 Pin Functions


Pin	Pin Functions and	Pin Functions and Selection Method				
P2 ₇ to P2 ₃	The pin function dep	ends on the corres	sponding bit in PCI	R2.		
	PCR2 _n 0					
	Pin function	P2 _n in	put pin	P2 _n o		
P2 ₂ /SO ₁	The pin function dep	ends on bit SO1 ir	n PMR2 and bit PC	R2 ₂ in PCF		
	SO1	(0			
	PCR2 ₂	0	1			
	Pin function	P2 ₂ input pin	P2 ₂ output pin	SO ₁ o		
P2 ₁ /SI ₁	The pin function dep	ends on bit SI1 in	PMR2 and bit PCF	R2 ₁ in PCR		
	SI1	(0			
	PCR2₁	0	1			
	Pin function	P2₁ input pin	P2 ₁ output pin	SI₁ ir		
D2 /CCK	The pin function den	ands on hit CCK1	in DMD2 and hit D	CD2 in DC		
P2₀/SCK₁	The pin function dep	ends on bit SCK i	IN PIVIRZ and bit P	CRZ ₀ III PC		
	SCK1	(0			
	PCR2 ₀	0	1			
	Pin function	P2 ₀ input pin	P2 ₀ output pin	SCK ₁		

Rev. 6.00 Aug 04, 2006 pag REJ09



	poddoo	p. 01.000	p. 0 1.0 d0	ппрочино	p. 01.000	
P2 ₄ *1	Pull-up MOS on	state	state		state	
P2 ₄ *2 P2 ₃	High- impedance	_				
P2 ₂ /SO ₁ P2 ₁ /SI ₁ P2 ₀ /SCK ₁	High- impedance	_				
Notes: 1.	Applies to the	he F-ZTAT \	ersion of the	H8/38347 G	roup and H8/38	447 Group

2. Applies to H8/3847R Group and H8/3847S Group. Also applies to the mask version of the H8/38347 Group and H8/38447 Group.



Notes: 1. The $\overline{\text{RESO}}$ function is not implemented in the H8/38347 Group and H8/3847

2. The EXCL function only applies to the H8/38347 Group and H8/38447 Group

Figure 8.3 Port 3 Pin Configuration

R/W

8.4.2 Register Configuration and Description

Table 8.8 shows the port 3 register configuration.

Table 8.8 Port 3 Registers

Name

Port data register 3	PDR3	R/W	H'00	H'FI
Port control register 3	PCR3	W	H'00	H'FI
Port pull-up control register 3	PUCR3	R/W	H'00	H'FI
Port mode register 2	PMR2	R/W	H'D8*	H'FI
Port mode register 3	PMR3	R/W	H'04	H'FI

Abbr.

Note: * H'58 in the H8/38347 Group and H8/38447 Group.

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09

Initial Value

Add

bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

2. Port Control Register 3 (PCR3)

Bit	7	6	5	4	3	2	1
	PCR3 ₇	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR3 is an 8-bit register for controlling whether each of the port 3 pins P3₇ to P3₀ func

input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.

3. Port Pull-up Control Register 3 (PUCR3)

DIL	/	О	Э	4	3		ı
	PUCR3 ₇	PUCR3 ₆	PUCR3 ₅	PUCR3 ₄	PUCR3 ₃	PUCR3 ₂	PUCR
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PUCR3 controls whether the MOS pull-up of each of the port 3 pins P3₇ to P3₀ is on or a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS

the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR3 is initialized to H'00.

Rev. 6.00 Aug 04, 2006 page 220 of 680 REJ09B0145-0600

5-0000



Upon reset, PMR3 is initialized to H'04.

The RESO bit is not implemented in the H8/38347 Group and H8/38447 C

Bit 7: P3₇/AEVL pin function switch (AEVL)

This bit selects whether pin P3₇/AEVL is used as P3₇ or as AEVL.

Bit 7 AEVL	Description	
0	Functions as P3 ₇ I/O pin	
1	Functions as AEVL input pin	

Bit 6: P3₆/AEVH pin function switch (AEVH)

This bit selects whether pin P3₆/AEVH is used as P3₆ or as AEVH.

Bit 6 AEVH	Description
0	Functions as P3 ₆ I/O pin
1	Functions as AEVH input pin
•	

Bit 5: Watchdog timer source clock select (WDCKS)

This bit selects the watchdog timer source clock.

Description

0 φ/8192 selec	
1	φ./32 selected

Bit 5 **WDCKS**

Rev. 6.00 Aug 04, 2006 pag REJ09

Bit 3: P4₃/IRQ₀ pin function switch (IRQ0)

This bit selects whether pin P4₃/ \overline{IRQ}_0 is used as P4₃ or as \overline{IRQ}_0 .

Bit 3 IRQ0	Description	
0	Functions as P4 ₃ input pin	(i
1	Functions as IRQ ₀ input pin	

Bit 2: P3₂/RESO pin function switch (RESO)

This bit selects whether pin $P3_2/\overline{RESO}$ is used as $P3_2$ or as \overline{RESO} .

Bit 2 RESO	Description	
0	Functions as P3 ₂ I/O pin	
1	Functions as RESO output pin	(

In the H8/38347 Group and H8/38447 Group this bit is reserved and cannot be written

Bit 1: P3₁/UD pin function switch (UD)

This bit selects whether pin P3₁/UD is used as P3₁ or as UD.

Bit 1 UD	Description	
0	Functions as P3 ₁ I/O pin	(
1	Functions as UD input pin	

Rev. 6.00 Aug 04, 2006 page 222 of 680



8.4.3 Pi	in Functions			
Table 8.9 sh	nows the port 3 pin function	ıs.		
Table 8.9	Port 3 Pin Functions			
Pin	Pin Functions and	Selection Method	i	
P3 ₇ /AEVL	The pin function depo	ends on bit SO1 ir	n PMR3 and bit P0	CR3 ₂ in PCF
	AEVL		0	
	PCR3 ₇	0	1	
	Pin function	P3 ₇ input pin	P3 ₇ output pin	AEVL
P3 ₆ /AEVH	The pin function depo	ends on bit AEVH	in PMR3 and bit F	PCR3 ₆ in PC
	AEVH		0	
	PCR3 ₆	0	1	
	Pin function	P3 ₆ input pin	P3 ₆ output pin	AEVH
P3 ₅ /TXD ₃₁	The pin function deports PCR3₅ in PCR3.	ends on bit TE in	SCR3-1, bit SPC3	1 in SPCR,
	SPC31		0	
	TE		0	
	PCR3₅	0	1	

PWM

P3₄/RXD₃₁

0

1

Description

Functions as P3₀ I/O pin

Functions as PWM output pin

Pin function

RE PCR3₄

Pin function

RENESAS

P3₅ input pin

0

P3₄ input pin

The pin function depends on bit RE in SCR3-1 and bit PCR34 in PCI

P35output pin

1

P3₄ output pin

Rev. 6.00 Aug 04, 2006 pag

TXD₃₁ (

RXD₃₁

REJ0

_. **. .**

(H8/3847R, H8/3847S)	The pin function	The pin function depends on bit RESO in PMR3 and bit PCR32 in				PC	
110/00-70)	RESO			0			1
	PCR3 ₂		0	1			*
	Pin function	P3 ₂ i	nput p	oin P3 ₂ outp	ut pin	RES	O 01
P3 ₂ (H8/38347, H8/38447)	• H8/38347 C The pin function	Group, H8/38 depends or		•			
110/30447)	PCR3 ₂		0	1			
	Pin function	P3 ₂ i	nput p	oin P3 ₂ outp	ut pin		
P3 ₁ /UD (H8/3847R, H8/3847S)	The pin function UD PCR3 ₁ Pin function	0 P3 ₁ input p	o bit UE	D in PMR3 and 1 P3 ₁ output pin		R31 in P 1 * put pin	CR3
P3 ₁ /UD/EXCL (H8/38347, H8/38447)	The pin function in PCR3.	•	Group, H8/38447 Group depends on bit EXCL in PMR2, bit UD i		bit UD ir	n PMR3,	and
	EXCL	0					
	UD		0			1	
	PCR3₁	0		1		*	
	Pin function	P3₁ input p	oin P	P3₁ output pin	UD in	put pin	EX

H8/3847R Group, H8/3847S Group

Rev. 6.00	Aug 04, 2006	page 224 of 680

REJ09B0145-0600

PWM

PCR3₀

Pin function

P3₂/RESO

P3₀/PWM

RENESAS

The pin function depends on bit PWM in PMR3 and bit PCR30 in PCF

0

P3₀ input pin

0

1

P3₀ output pin

PWM ou

P3 ₅ /TXD ₃₁		state
P3 ₄ /RXD ₃₁		
P3 ₃ /SCK ₃₁		
P3 ₂ /RESO*2	Reset output	
P3 ₂ *3	High-	
P3 ₁ /UD*2	impedance	
P3 ₁ /UD/EXCL*3		
P3 ₀ /PWM		

Notes: 1. A high-level signal is output when the MOS pull-up is in the on state.

state

state

- 2. Applies to H8/3847R Group and H8/3847S Group.
- 3. Applies to H8/38347 Group and H8/38447 Group.

8.4.5 MOS Input Pull-Up

Port 3 has a built-in MOS input pull-up function that can be controlled by software. VPCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS that pin. The MOS pull-up function is in the off state after a reset.

PCR3 _n	0	0	1
PUCR3 _n	0	1	*
MOS input pull-up	Off	On	Off




Figure 8.4 Port 4 Pin Configuration

8.5.2 **Register Configuration and Description**

Table 8.11 shows the port 4 register configuration.

Table 8.11 Port 4 Registers

Name	Abbr.	R/W	Initial Value	A
Port data register 4	PDR4	R/W	H'F8	H
Port control register 4	PCR4	W	H'F8	H

1. Port Data Register 4 (PDR4)

Bit	7	6	5	4	3	2	1
	_	_	_	_	P4 ₃	P4 ₂	P4 ₁
Initial value	1	1	1	1	1	0	0
Read/Write		_	_	_	R	R/W	R/W

PDR4 is an 8-bit register that stores data for port 4 pins P4₂ to P4₀. If port 4 is read wh bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. read while PCR4 bits are cleared to 0, the pin states are read.

Upon reset, PDR4 is initialized to H'F8.

Rev. 6.00 Aug 04, 2006 page 226 of 680



input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid where the pin and possible pin an input pin. corresponding pins are designated for general-purpose input/output by SCR3-2.

Upon reset, PCR4 is initialized to H'F8.

PCR4 is a write-only register, which always reads all 1s.

RENESAS

Rev. 6.00 Aug 04, 2006 pag

REJ0

P4 ₂ /TXD ₃₂	The pin function dep PCR42 in PCR4.	ends on bit TE in	SCR3-2, bit SF	PC32 ii	n SPCR	, a
		T	^			
	SPC32		0			I
	TE		0			1
	PCR4 ₂	0	1			*
	Pin function	P4 ₂ input pin	P4 ₂ output p	in	TXD ₃₂	οι
P4 ₁ /RXD ₃₂	The pin function dep	ends on bit RE in	SCR3-2 and b	it PCR	4 ₁ in PC)R
	RE		0			1
	PCR4₁	0	1			*
	Pin function	P4 ₁ input pin	P4₁ output p	in	RXD ₃	₂ ir
P4 ₀ /SCK ₃₂	The pin function dep		1 and CKE0 in	SCR3	3-2, bit C	;OI
	CKE1		0			
	CKE0		0		1	
	COM32	0		1	*	1

0

P4₀ input pin

Pin function

P4₃ input pin

1

P4₀ output pin

SCK₃₂ output pin

ĪRQ₀ inpu

PCR4₀

Pin function

Rev. 6.00 Aug 04, 2006 page 228 of 680 REJ09B0145-0600 RENESAS






Figure 8.5 Port 5 Pin Configuration

8.6.2 Register Configuration and Description

Table 8.14 shows the port 5 register configuration.

Table 8.14 Port 5 Registers

Name	Abbr.	R/W	Initial Value	A
Port data register 5	PDR5	R/W	H'00	H
Port control register 5	PCR5	W	H'00	H
Port pull-up control register 5	PUCR5	R/W	H'00	H
Port mode register 5	PMR5	R/W	H'00	H

bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. read while PCR5 bits are cleared to 0, the pin states are read.

Upon reset, PDR5 is initialized to H'00.

2. Port Control Register 5 (PCR5)

Bit	7	6	5	4	3	2	1
	PCR5 ₇	PCR5 ₆	PCR5 ₅	PCR5 ₄	PCR5 ₃	PCR5 ₂	PCR5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR5 is an 8-bit register for controlling whether each of the port 5 pins P5₇ to P5₀ fur input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid when the pin and policy of corresponding pins are designated for general-purpose input/output by PMR5 and bits SGS0 in LPCR.

Upon reset, PCR5 is initialized to H'00.

PCR5 is a write-only register, which is always read as all 1s.

3. Port Pull-Up Control Register 5 (PUCR5)

Bit	7	6	5	4	3	2	1
	PUCR5 ₇	PUCR5 ₆	PUCR5 ₅	PUCR5 ₄	PUCR5 ₃	PUCR5 ₂	PUCR5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

PUCR5 controls whether the MOS pull-up of each of port 5 pins P5₇ to P5₀ is on or or PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09 PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port

Upon reset, PMR5 is initialized to H'00.

Bit n: $P5_n/\overline{WKP_n}/SEG_{n+1}$ pin function switch (WKP_n)

When pin $P5_n/\overline{WKP}_n/SEG_{n+1}$ is not used as SEG_{n+1} , these bits select whether the pin is or \overline{WKP}_n .

Bit n WKPn	Description	
0	Functions as P5 _n I/O pin	(1
1	Functions as WKPn input pin	

Note: For use as SEG_{n+1}, see section 13.2.1, LCD Port Control Register (LPCR).

8.6.3 Pin Functions

Table 8.15 shows the port 5 pin functions.

Table 8.15 Port 5 Pin Functions

Pin	Pin Functions and Selection Method							
P5 ₇ /WKP ₇ / SEG ₈ to	The pin function depends on bit WKP $_n$ in PMR5, bit PCR5 $_n$ in PCR5, s SEG8 to SGS3 to SGS0 in LPCR.							
$P5_0/\overline{WKP}_0/$	SGS3 to SGS0	0***						
SEG₁	WKPn	()	1				
	PCR5 _n	0	1	*				
	Pin function	P5 _n input pin	P5 _n output pin	WKP _n input pin	(

Rev. 6.00 Aug 04, 2006 page 232 of 680



 $\overline{\text{WKP}}_0/\text{SEG}_1$ state state state

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.6.5 MOS Input Pull-Up

Port 5 has a built-in MOS input pull-up function that can be controlled by software. VPCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up function is in the off state after a reset.

PCR5 _n	0	0	1
PUCR5 _n	0	1	*
MOS input pull-up	Off	On	Off




Figure 8.6 Port 6 Pin Configuration

8.7.2 **Register Configuration and Description**

Table 8.17 shows the port 6 register configuration.

Table 8.17 Port 6 Registers

Name	Abbr.	R/W	Initial Value	Addr
Port data register 6	PDR6	R/W	H'00	H'FFI
Port control register 6	PCR6	W	H'00	H'FFI
Port pull-up control register 6	PUCR6	R/W	H'00	H'FFI

If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regard actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are r

Upon reset, PDR6 is initialized to H'00.

2. Port Control Register 6 (PCR6)

Bit	7	6	5	4	3	2	1
	PCR6 ₇	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR6 ₃	PCR6 ₂	PCR6 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR6 is an 8-bit register for controlling whether each of the port 6 pins P6₇ to P6₀ fur input pin or output pin.

Setting a PCR6 bit to 1 makes the corresponding pin (P6₇ to P6₀) an output pin, while bit to 0 makes the pin an input pin. PCR6 and PDR6 settings are valid when the corre pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR6 is initialized to H'00.

PCR6 is a write-only register, which always reads all 1s.

Rev. 6.00 Aug 04, 2006 pag

REJ09

a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR6 is initialized to H'00.

8.7.3 Pin Functions

Pin

Table 8.18 shows the port 6 pin functions.

Table 8.18 Port 6 Pin Functions

P6 ₇ /SEG ₁₆ to P6 ₀ /SEG ₉	The pin function depo	ends on bit PCR6 _n i	n PCR6 and bits S0	GS3 to SG
	SGS3 to SGS0	00**.	, 010*	011
	PCR6 _n	0	1	
	Pin function	P6 _n input pin	P6 _n output pin	SEG _{n+0}

Pin Functions and Selection Method

8.7.4 Pin States

Table 8.19 shows the port 6 pin states in each operating mode.

Table 8.19 Port 6 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P6 ₇ /SEG ₁₆ to P6 ₀ /SEG ₉	High- impedance	Retains previous state	Retains previous state	High- impedance*	Retains previous state	Functional

Note: $\ \ ^*$ A high-level signal is output when the MOS pull-up is in the on state.

Rev. 6.00 Aug 04, 2006 page 236 of 680



MOS input pull-up Oπ On Oπ

> Rev. 6.00 Aug 04, 2006 pag REJ09

RENESAS




Figure 8.7 Port 7 Pin Configuration

Register Configuration and Description 8.8.2

Table 8.20 shows the port 7 register configuration.

Table 8.20 Port 7 Registers

Name	Abbr.	R/W	initiai value	Add
Port data register 7	PDR7	R/W	H'00	H'FF
Port control register 7	PCR7	W	H'00	H'FF



bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states read while PCR7 bits are cleared to 0, the pin states are read.

Upon reset, PDR7 is initialized to H'00.

2. Port Control Register 7 (PCR7)

Bit	7	6	5	4	3	2	1
	PCR7 ₇	PCR7 ₆	PCR7 ₅	PCR7 ₄	PCR7 ₃	PCR7 ₂	PCR7 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR7 is an 8-bit register for controlling whether each of the port 7 pins $P7_7$ to $P7_0$ fur input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid where the corresponding pins are designated for general-purpose input/output by bits SGS3 to SLPCR.

Upon reset, PCR7 is initialized to H'00.

PCR7 is a write-only register, which always reads as all 1s.

(n =

SGS3 to SGS0	00	01**,	
PCR7 _n	0	1	*
Pin function	P7 _n input pin	P7 _n output pin	SEG _{n+17} c

8.8.4 Pin States

Table 8.22 shows the port 7 pin states in each operating mode.

Table 8.22 Port 7 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P7 ₇ /SEG ₂₄ to	High- impedance	Retains previous	Retains previous	High- impedance	Retains previous	Functional
P7 ₀ /SEG ₁₇	•	state	state	·	state	

Rev. 6.00 Aug 04, 2006 page 240 of 680






Figure 8.8 Port 8 Pin Configuration

8.9.2 Register Configuration and Description

Table 8.23 shows the port 8 register configuration.

Table 8.23 Port 8 Registers

Name	Abbr.	R/W	Initial Value	Ad
Port data register 8	PDR8	R/W	H'00	H'F
Port control register 8	PCR8	W	H'00	H'F

bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. read while PCR8 bits are cleared to 0, the pin states are read.

Upon reset, PDR8 is initialized to H'00.

2. Port Control Register 8 (PCR8)

Bit	7	6	5	4	3	2	1
	PCR8 ₇	PCR8 ₆	PCR8 ₅	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR8 is an 8-bit register for controlling whether each of the port 8 pins P8₇ to P8₀ function input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin clearing the bit to 0 makes the pin an input pin. PCR8 and PDR8 settings are valid who corresponding pins are designated for general-purpose input/output by bits SGS3 to SG LPCR.

Upon reset, PCR8 is initialized to H'00.

PCR8 is a write-only register, which is always read as all 1s.

SGS3 to SGS0	(001*,	
PCR8 _n	0	1	
Pin function	P8 _n input pin	P8 _n output pin	SEG _{n+}


8.9.4 Pin States

Table 8.25 shows the port 8 pin states in each operating mode.

Table 8.25 Port 8 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P8 ₇ /SEG ₃₂ to P8 ₀ /SEG ₂₅	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional





Note: * The CL₁, CL₂, DO, and M functions are not implemented on the H8/38347 Gr H8/38447 Group.

Figure 8.9 Port 9 Pin Configuration

Register Configuration and Description 8.10.2

Table 8.26 shows the port 9 register configuration.

Table 8.26 Port 9 Registers

Name	Abbr.	R/W	Initial Value	Addr
Port data register 9	PDR9	R/W	H'00	H'FFI
Port control register 9	PCR9	R	H'00	H'FFI

Rev. 6.00 Aug 04, 2006 page 244 of 680 REJ09B0145-0600



bits are set to 1, the values stored in PDR9 are read, regardless of the actual pin states. read while PCR9 bits are cleared to 0, the pin states are read.

Upon reset, PDR9 is initialized to H'00.

2. Port Control Register 9 (PCR9)

Bit	7	6	5	4	3	2	1
	PCR9 ₇	PCR9 ₆	PCR9 ₅	PCR9 ₄	PCR9 ₃	PCR9 ₂	PCR9 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR9 is an 8-bit register for controlling whether each of the port 9 pins P9₇ to P9₀ fur input pin or output pin. Setting a PCR9 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. The settings in PCR9 and PDR9 are v when the corresponding pin is designated by bits SGS3 to SGS0 in LPCR as a general

Upon reset, PCR9 is initialized to H'00.

PCR9 is a write-only register, which is always read as all 1s.

	SGS3 to SGS0	00	00	Not 0000
	SGX	()	0
	PCR9 ₇	0	1	*
	Pin function	P9 ₇ input pin	P9 ₇ output pin	SEG ₄₀ output pin
P9 ₆ /SEG ₃₉ /CL ₂	The pin function depe	ends on bit PCR	9 ₆ in PCR9 and	bits SGX and
	SGS3 to SGS0	00	00	Not 0000
	SGX	()	0
	PCR9 ₆	0	1	*
	Pin function	P9 ₆ input pin	P9 ₆ output pin	SEG_{39}

SGS0 in LPCR.

The pill full clion depends on bit i City in i City and bits 30X and 30

S

				output pii i
P9 ₅ /SEG ₃₈ /DO	The pin function depe SGS0 in LPCR.	ends on bit PCR	9₅ in PCR9 and	bits SGX and
	SGS3 to SGS0	00	00	Not 0000
	SGX	()	0
	PCR9₅	0	1	*
	Pin function	Par input nin	Par output nin	٥EG:

				output piri	
P9 ₄ /SEG ₃₇ /M	The pin function deposition SGS0 in LPCR.	ends on bit PCR	9 ₄ in PCR9 and	bits SGX and	S
	SGS3 to SGS0	00	00	Not 0000	
	SGX	()	0	
	PCR9₄	0	1	*	
	Pin function	P9 ₄ input pin	P9₄ output pin	SEG ₃₇ output pin	

8.10.4 **Pin States**

Table 8.28 shows the port 9 pin states in each operating mode.

Table 8.28 Port 9 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P97/SEG ₄₀ /CL ₁ P96/SEG ₃₉ /CL ₂ P95/SEG ₃₈ /DO P94/SEG ₃₇ /M P93/SEG ₃₆ to P9 ₀ /SEG ₃₃	J	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional

Rev. 6.00 Aug 04, 2006 pag REJ09



Figure 8.10 Port A Pin Configuration

8.11.2 Register Configuration and Description

Table 8.29 shows the port A register configuration.

Table 8.29 Port A Registers

Name	Abbr.	R/W	Initial Value	Addr
Port data register A	PDRA	R/W	H'F0	H'FFI
Port control register A	PCRA	W	H'F0	H'FFI

1. Port Data Register A (PDRA)

Bit	7	6	5	4	3	2	1
	_	_	_	_	PA ₃	PA ₂	PA ₁
Initial value	1	1	1	1	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W

PDRA is an 8-bit register that stores data for port A pins PA_3 to PA_0 . If port A is read PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin port A is read while PCRA bits are cleared to 0, the pin states are read.

Upon reset, PDRA is initialized to H'F0.

Rev. 6.00 Aug 04, 2006 page 248 of 680

REJ09B0145-0600

RENESAS

Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the makes the pin an input pin. PCRA and PDRA settings are valid when the correspondi designated for general-purpose input/output by LPCR.

Upon reset, PCRA is initialized to H'F0.

PCRA is a write-only register, which always reads all 1s.

RENESAS

Rev. 6.00 Aug 04, 2006 pag

REJ0

PA ₂ /COM ₃	The pin function depends on bit PCRA2 in PCRA and bits SGS3 to SC					
	SGS3 to SGS0	00	Not			
	PCRA ₂	0	1	:		
	Pin function	PA ₂ input pin	PA ₂ output pin	COM ₃ o		
PA ₁ /COM ₂	The pin function depends on bit PCRA ₁ in PCRA and bits SGS3 to S0					
	SGS3 to SGS0	0000		Not		
	PCRA₁	0 1				
	Pin function	Pin function PA ₁ input pin PA ₁ output		COM ₂ o		
PA ₀ /COM ₁	The pin function depends on bit PCRA ₀ in PCRA and bits SGS3 to SO					
	SGS3 to SGS0	00	Not			
	PCRA₀	0	1			
	Pin function	PA ₀ input pin	PA ₀ output pin	COM ₁ o		
-						

5G53 to 5G50

PCRA₃

Pin function

UUUU

0

PA₃ input pin

1

PA₃ output pin

D JON

COM₄ or

Pin States

8.11.4

Table 8.31 shows the port A pin states in each operating mode.

Table 8.31 Port A Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
PA ₃ /COM ₄ PA ₂ /COM ₃ PA ₁ /COM ₂ PA ₀ /COM ₁	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional

Rev. 6.00 Aug 04, 2006 page 250 of 680 REJ09B0145-0600

RENESAS




Figure 8.11 Port B Pin Configuration

8.12.2 Register Configuration and Description

Table 8.32 shows the port B register configuration.

Table 8.32 Port B Register

Name	Abbr.	R/W	Addres
Port data register B	PDRB	R	H'FFDE

1. Port Data Register B (PDRB)

Bit	7	6	5	4	3	2	1
	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁

Read/Write R R R R R R

Reading PDRB always gives the pin states. However, if a port B pin is selected as an channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless covoltage.

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 8.12 Port C Pin Configuration

8.13.2 Register Configuration and Description

Table 8.33 shows the port C register configuration.

Table 8.33 Port C Register

Name	Abbr.	R/W	Address
Port data register C	PDRC	R	H'FFDF

1. Port Data Register C (PDRC)

Bit	7	6	5	4	3	2	1	
	_	_	_	_	PC ₃	PC ₂	PC ₁	
Read/Write	_	_	_	_	R	R	R	

Reading PDRC always gives the pin states.

Rev. 6.00 Aug 04, 2006 page 252 of 680

REJ09B0145-0600

inverted form.




Figure 8.13 Input/Output Data Inversion Function

8.14.2 **Register Configuration and Descriptions**

Table 8.34 shows the registers used by the input/output data inversion function.

Table 8.34 Register Configuration

Name	Abbr.	R/W	Addres
Serial port control register	SPCR	R/W	H'FF91

input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin $P4_2/TXD_{32}$ is used as $P4_2$ or as TXD_{32} .

Bit 5 SPC32	Description	
0	Functions as P4 ₂ I/O pin	
1	Functions as TXD ₃₂ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

Bit 4: P3₅/TXD₃₁ pin function switch (SPC31)

This bit selects whether pin P3₅/TXD₃₁ is used as P3₅ or as TXD₃₁.

Bit 4 SPC31	Description	
0	Functions as P3₅ I/O pin	(
1	Functions as TXD ₃₁ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

Rev. 6.00 Aug 04, 2006 page 254 of 680

REJ09B0145-0600



Bit 2: RXD₃₂ pin input data inversion switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2 SCINV2	Description	
0	RXD ₃₂ input data is not inverted	
1	RXD ₃₂ input data is inverted	

Bit 1: TXD₃₁ pin output data inversion switch

Bit 1 specifies whether or not TXD₃₁ pin output data is to be inverted.

Bit 1 SCINV1	Description	
0	TXD ₃₁ output data is not inverted	
1	TXD ₃₁ output data is inverted	

Bit 0: RXD₃₁ pin input data inversion switch

Bit 0 specifies whether or not RXD₃₁ pin input data is to be inverted.

Bit 0 SCINV0	Description
0	RXD ₃₁ input data is not inverted
1	RXD ₃₁ input data is inverted

8.15.1 The Management of the Un-Use Terminal

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
 - Pull it up to V_{CC} with an on-chip pull-up MOS.
 - Pull it up to V_{CC} with an external resistor of approximately 100 k Ω .
 - Pull it down to V_{SS} with an external resistor of approximately 100 k Ω .
 - For a pin also used by the A/D converter, pull it up to AV_{CC} .
- If an unused pin is an output pin, handle it in one of the following ways:
 - Set the output of the unused pin to high and pull it up to V_{CC} with an external rapproximately 100 kΩ.
 - Set the output of the unused pin to low and pull it down to V_{SS} with an external approximately 100 kΩ.

Rev. 6.00 Aug 04, 2006 page 256 of 680

REJ09B0145-0600

			•	•	
Timer A	8-bit interval timer	φ/8 to φ/8192	_	_	
	Interval function	(8 choices)			
	Time base	φ _W /128 (choice of 4 overflow periods)	-		
	Clock output	$\phi/4$ to $\phi/32$ ϕ_W , $\phi_W/4$ to $\phi_W/32$ (9 choices)	_	TMOW	
Timer C	8-bit timer	φ/4 to φ/8192, φ _W /4	TMIC	_	Uŗ
	 Interval function 	(7 choices)			do
	• Event counting function				co so
	 Up-count/down-count selectable 				ha
Timer F	16-bit timer	φ/4 to φ/32, φ _W /4	TMIF	TMOFL	
	• Event counting function	(4 choices)		TMOFH	
	 Also usable as two 				
	independent 8-bit timers				
	 Output compare output function 				

Internal Clock

Watchdog • Reset signal generated $\phi/8192$ timer when 8-bit counter φw/32 overflows

• Input capture function

Interval function

• 8-bit timer

Name

Timer G

Functions

RENESAS

 $\phi/2$ to $\phi/64$, $\phi_W/4$

(4 choices)

TMIG

Event

Waveform

Input Pin Output Pin Ro

cle Вι in nc

C

9.2 Timer A

9.2.1 Overview


Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. time-base function is available when a 32.768 kHz crystal oscillator is connected. A cl divided from 32.768 kHz, from 38.4 kHz (if a 38.4 kHz crystal oscillator is connected) the system clock, can be output at the TMOW pin.

1. Features

Features of timer A are given below.

- Choice of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128 φ/8).
- Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used time base (using a 32.768 kHz crystal oscillator).
- An interrupt is requested when the counter overflows.
- Any of nine clock signals can be output at the TMOW pin: 32.768 kHz divided by 34 (1 kHz, 2 kHz, 4 kHz, 8 kHz, 32.768 kHz) or 38.4 kHz divided by 32, 16, 8, or 4 2.4 kHz, 4.8 kHz, 9.6 kHz, 38.4 kHz), and the system clock divided by 32, 16, 8, or
- Use of module standby mode enables this module to be placed in standby mode ind
 when not used.

Rev. 6.00 Aug 04, 2006 page 258 of 680 REJ09B0145-0600



Legend:

TMA: Timer mode register A

TCA: Timer counter A

IRRTA: Timer A overflow interrupt request flag

PSW: Prescaler W PSS: Prescaler S

CWOSR: Subclock output select register

Note: * Can be selected only when the prescaler W output ($\phi_W/128$) is used as the TCA input

Figure 9.1 Block Diagram of Timer A

3. Pin Configuration

Table 9.2 shows the timer A pin configuration.

Table 9.2 Pin Configuration

Name	Abbr.	I/O	Function
Clock output	TMOW	Output	Output of waveform generated by timer A out

Rev. 6.00 Aug 04, 2006 pag REJ0



Clock stop register 1	CKSTPR1	R/W	H'FF	H'FF
Subclock output select register	CWOSR	R/W	H'FE	H'FF

9.2.2 **Register Descriptions**

1. Timer Mode Register A (TMA)

Bit	7	6	5	4	3	2	1
	TMA7	TMA6	TMA5	_	TMA3	TMA2	TMA1
Initial value	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W		R/W	R/W	R/W

TMA is an 8-bit read/write register for selecting the prescaler, input clock, and output of

Upon reset, TMA is initialized to H'10.

cwos	TMA7	TMA6	TMA5	Clock Output
0	0	0	0	φ/32
			1	φ/16
		1	0	φ/8
			1	φ/4
	1	0	0	φ _W /32
			1	φ _W /16
		1	0	φ _W /8
			1	φω/4
1	*	*	*	фνν

Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 1, and cannot be modified.

			, 1	
	1	0	PSS, ø/2048	
		1	PSS, ø/512	
1	0	0	PSS, ø/256	
		1	PSS, ø/128	
	1	0	PSS, ø/32	
		1	PSS, ø/8	
0	0	0	PSW, 1 s	Clock ti
		1	PSW, 0.5 s	(when t
	1	0	PSW, 0.25 s	32.768
		1	PSW, 0.03125 s	
1	0	0	PSW and TCA are reset	
		1		
	1	0		
		1		

source for input to this counter is selected by bits TMA3 to TMA0 in timer mode regi (TMA). TCA values can be read by the CPU in active mode, but cannot be read in su mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11.

Upon reset, TCA is initialized to H'00.

3. Clock Stop Register 1 (CKSTPR1)

sections on the relevant modules.

Bit:

	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTI		
Initial value:	1	1	1	1	1	1	1		
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
CKSTPR1 is an 8-bit read/write register that performs module standby mode control f modules. Only the bit relating to timer A is described here. For details of the other bit									

Bit 0: Timer A module standby mode control (TACKSTP)

Bit 0 controls setting and clearing of module standby mode for timer A.

TACKSTP	Description
0	Timer A is set to module standby mode

0	Timer A is set to module standby mode
1	Timer A module standby mode is cleare

REJ09

2

CWOSR is initialized to H'FE by a reset.

Bits 7 to 1: Reserved bits

Bits 7 to 1 are reserved; they are always read as 1 and cannot be modified.

Bit 0: TMOW pin clock select (CWOS)

Bit 0 selects the clock to be output from the TMOW pin.

Bit 0 CWOS	Description	
0	Clock output from timer A is output (see TMA)	(
1	φ _W is output	

9.2.3 Timer Operation

1. Interval Timer Operation

When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as a interval timer.

Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting and in timing resume immediately. The clock input to timer A is selected by bits TMA2 to TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 i enable register 1 (IENR1), a CPU interrupt is requested.*

At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A f an interval timer that generates an overflow output at intervals of 256 input clock pulse

Rev. 6.00 Aug 04, 2006 page 264 of 680 REJ09B0145-0600

7143-0000



3. Clock Output

Operation Mode

Interval

TCA

Setting bit TMOW in port mode register 1 (PMR1) to 1 causes a clock signal to be ou TMOW. Nine different clock output signals can be selected by means of bits TMA7 TMA and bit CWOS in CWOSR. The system clock divided by 32, 16, 8, or 4 can be active mode and sleep mode. A 32.768 kHz or 38.4 kHz signal divided by 32, 16, 8, output in active mode, sleep mode, watch mode, subactive mode, and subsleep mode.

kHz or 38.4 kHz clock is output in all modes except the reset state.

9.2.4 **Timer A Operation States**

Table 9.4 summarizes the timer A operation states.

Reset Active

Table 9.4 **Timer A Operation States**

	Clock time base	Reset	Functions	Functions	Functions	Functions	Functions	Halted
TMA	CWOSR	Reset	Functions	Retained	Retained	Functions	Retained	Retain
Note:	When the real-time clock time base function is selected as the internal clock active mode or sleep mode, the internal clock is not synchronous with the sy it is synchronized by a synchronizing circuit. This may result in a maximum of the count cycle.						e syste	

Sleep

Reset Functions Functions Halted

9.2.5 **Application Note**

When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 the timer mode register A (TMA) cannot be rewritten.

Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bi of the timer mode register A (TMA).

Rev. 6.00 Aug 04, 2006 pag

Sub-

active

Halted

Watch

Sub-

sleep

Halted

Stand

Halted



Features of timer C are given below.

- Choice of seven internal clock sources ($\phi/8192$, $\phi/2048$, $\phi/512$, $\phi/64$, $\phi/16$, $\phi/4$, $\phi_W/4$ external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- Up/down-counter switching is possible by hardware or software.
- Subactive mode and subsleep mode operation is possible when $\phi_W/4$ is selected as t clock, or when an external clock is selected.
- Use of module standby mode enables this module to be placed in standby mode ind when not used.

Rev. 6.00 Aug 04, 2006 page 266 of 680

REJ09B0145-0600




Figure 9.2 Block Diagram of Timer C

3. Pin Configuration

Table 9.5 shows the timer C pin configuration.

Table 9.5 **Pin Configuration**

Name	Abbr.	I/O	Function
Timer C event input	TMIC	Input	Input pin for event input to
Timer C up/down-count selection	UD	Input	Timer C up/down select

Timer load register C	TLC	W	H'00	H'FF
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FF

9.3.2 Register Descriptions

1. Timer Mode Register C (TMC)

Bit	7	6	5	4	3	2	1
	TMC7	TMC6	TMC5	_	_	TMC2	TMC1
Initial value	0	0	0	1	1	0	0
Poad/Mrito	DΛΛ	DΛΛ	D/M			D/M	DΛΛ

TMC is an 8-bit read/write register for selecting the auto-reload function and input clos performing up/down-counter control.

Upon reset, TMC is initialized to H'18.

Bit 7: Auto-reload function select (TMC7)

Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.

Bit 7 TMC7	Description	
0	Interval timer function selected	
1	Auto-reload function selected	

*	Hardware control by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.

Bits 2 to 0: Clock select (TMC2 to TMC0)

to TMC0.

Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising edge can be selected.

Bit 2 TMC2	Bit 1 TMC1	Bit 0 TMC0	Description
0	0	0	Internal clock: ø/8192
0	0	1	Internal clock: φ/2048
0	1	0	Internal clock:
0	1	1	Internal clock:
1	0	0	Internal clock: φ/16
1	0	1	Internal clock:
1	1	0	Internal clock: $\phi_W/4$
1	1	1	External event (TMIC): rising or falling edge*

The edge of the external event signal is selected by bit IEG1 in the IRQ ed register (IEGR). See 1. IRQ edge select register (IEGR) in section 3.3.2 fo

Rev. 6.00 Aug 04, 2006 pag

REJ09

IRQ1 must be set to 1 in port mode register 1 (PMR1) before setting 111 in

input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in register C (TMC). TCC values can be read by the CPU at any time.

When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1.

TCC is allocated to the same address as TLC.

Upon reset, TCC is initialized to H'00.

3. Timer Load Register C (TLC)

Bit	7	6	5	4	3	2	1
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC

When a reload value is set in TLC, the same value is loaded into timer counter C as we starts counting up from that value. When TCC overflows or underflows during operati reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow per set within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

modules. Only the bit relating to timer C is described here. For details of the other bit sections on the relevant modules.

Bit 1: Timer C module standby mode control (TCCKSTP)

Bit 1 controls setting and clearing of module standby mode for timer C.

TCCKSTP	Description
0	Timer C is set to module standby mode
1	Timer C module standby mode is cleared

9.3.3 Timer Operation

1. Interval Timer Operation

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as interval timer.

Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-countrinterval up-counter without halting immediately after a reset. The timer C operating conselected from seven internal clock signals output by prescalers S and W, or an external at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC.

TCC up/down-count control can be performed either by software or hardware. The semade by bits TMC6 and TMC5 in TMC.

After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C (underflow), setting bit IRRTC to 1 in IRR2. If IENTC = 1 in interrupt enable registe a CPU interrupt is requested.

At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) a



Rev. 6.00 Aug 04, 2006 pag

TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes ti overflow/underflow. The TLC value is then loaded into TCC, and the count continues value. The overflow/underflow period can be set within a range from 1 to 256 input cledepending on the TLC value.

The clock sources, up/down control, and interrupts in auto-reload mode are the same as mode.

In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is als TCC.

3. Event Counter Operation

Timer C can operate as an event counter, counting rising or falling edges of an external signal input at pin TMIC. External event counting is selected by setting bits TMC2 to timer mode register C to all 1s (111).

When timer C is used to count external event input, bit IRQ_1 in PMR1 should be set to IEN_1 in IENR1 cleared to 0 to disable interrupt IRQ_1 requests.

4. TCC Up/Down Control by Hardware

With timer C, TCC up/down control can be performed by UD pin input. When bit TM 1 in TMC, TCC functions as an up-counter when UD pin input is high, and as a down-owhen low.

When using UD pin input, set bit UD to 1 in PMR3.

Rev. 6.00 Aug 04, 2006 page 272 of 680

REJ09B0145-0600

	Auto	o reload	Reset	Functions	Functions	Halted	Functions/ Halted*	Functions/ Halted*	Halted
TMC			Reset	Functions	Retained	Retained	Functions	Retained	Retaine
Note:	*	the syst maintain 1/φ (s). select φ operate counter operate	tem clock ned by a When th ow/4 as th on any c when ow on the sa	elected as to a content of the counter of the count	nal clock a zation circuis operated clock or senal clock. I en selected, and the c	re mutually uit. This re d in subact elect an ex lf ow/4 is s d as subclo	y asynchro esults in a i tive mode tternal cloc selected as ock ϕ_{SUB} , th	mous, synomaximum or subslee k. The country the internate lower 2	chroniz count c p mode unter w al clock bits of

Halted*

Halted*

An external event (TMIC) is used in subsleep mode.

Symptom

The counter increments or decrements twice for a single external event input.

Approximate rate of occurrence

The approximate rate of occurrence in cases where the external event input is no synchronized with internal operation is defined by the following equation.

Approximate rate of occurrence P = 30 ns / tsubcyc

For example, if tsubcyc = $61.06 \,\mu s$ (subclock $\phi w/2$), $P = 0.0005 \,(0.05\%)$. If 2,00 event inputs occur, there is a likelihood that one of them will cause the counter to increment or decrement twice (+2 or -2).

The symptom described is caused by the internal circuit configuration of the device therefore difficult to avoid. Therefore, it is not advisable to use the clock counter fo applications requiring a high degree of accuracy.

. . . . , ,

1. Features


Features of timer F are given below.

- Choice of four internal clock sources (φ/32, φ/16, φ/4, φw/4) or an external clock (as an external event counter)
- TMOFH pin (TMOFL pin) toggle output provided using a single compare match soutput initial value can be set)
- Counter resetting by a compare match signal
- Two interrupt sources: one compare match, one overflow
- Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mod

	Timer FH 8-Bit Timer*	Timer FL 8-Bit Timer/E	
Internal clock	Choice of 4 (\$\phi/32\$, \$\phi/16\$, \$\phi/4\$, \$\phiw/4\$)		
Event input	_	TMIF pin	
Toggle output	One compare match signal, output to TMOFH pin (initial value settable)	One compare match sign output to TMOFL pin (initial value settable)	
Counter reset	Counter can be reset by compare ma	atch signal	
Interrupt sources	One compare match One overflow		

Note: * When timer F operates as a 16-bit timer, it operates on the timer FL overflo

- Operation in watch mode, subactive mode, and subsleep mode
 When φw/4 is selected as the internal clock, timer F can operate in watch mode, su mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode in when not used.








Figure 9.3 Block Diagram of Timer F

Rev. 6.00 Aug 04, 2006 page 276 of 680

REJ09B0145-0600



Timer FL output	TMOFL	Output	Timer FL toggle output pi

4. Register Configuration

Timer control register F

Name

Table 9.9 shows the register configuration of timer F.

Table 9.9 **Timer F Registers**

Timer control/status register F	TCSRF	R/W	H'00	H'FI
8-bit timer counter FH	TCFH	R/W	H'00	H'FI
8-bit timer counter FL	TCFL	R/W	H'00	H'FI
Output compare register FH	OCRFH	R/W	H'FF	H'FI
Output compare register FL	OCRFL	R/W	H'FF	H'FI
Clock stop register 1	CKSTPR1	R/W	H'FF	H'F

R/W

W

Abbr.

TCRF

Initial Value

H'00

Add

H'FI

0 0 0 0 0 0 0 0 0 0 0 0 0 0 Initial value: Read/Write:

TCFH TCFL

TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit c

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit transfer to and from the CPU is performed via a temporary register (TEMP). For detail see section 9.4.3, CPU Interface.

TCFH and TCFL are each initialized to H'00 upon reset.

a. 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The T clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TC When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If O

TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 interrupt request is sent to the CPU.

b. 8-bit mode (TCFL/TCFH)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independen counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0

CKSL0) in TCRF. TCFH (TCFL) can be cleared in the event of a compare match by means of CCI

(CCLRL) in TCSRF. When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in

If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.

Rev. 6.00 Aug 04, 2006 page 278 of 680 REJ09B0145-0600



OCRFH

OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCR addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and 0 the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

OCRFH and OCRFL can be read and written by the CPU, but when they are used in 1 data transfer to and from the CPU is performed via a temporary register (TEMP). For TEMP, see section 9.4.3, CPU Interface.

OCRFH and OCRFL are each initialized to H'FF upon reset.

- a. 16-bit mode (OCRF)
 - are constantly compared with TCF, and when both values match, CMFH is set TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 time, an interrupt request is sent to the CPU.

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. Oc

- Toggle output can be provided from the TMOFH pin by means of compare ma the output level can be set (high or low) by means of TOLH in TCRF.
- b. 8-bit mode (OCRFH/OCRFL)
 - When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independent of the control of the registers. OCRFH contents are compared with TCFH, and OCRFL contents are TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2.

(IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU. Toggle output can be provided from the TMOFH pin (TMOFL pin) by means

matches, and the output level can be set (high or low) by means of TOLH (TO TCRF.

input clock from among four internal clock sources or external event input, and sets the level of the TMOFH and TMOFL pins.

TCRF is initialized to H'00 upon reset.

Bit 7: Toggle output level H (TOLH)

Bit 7 sets the TMOFH pin output level. The output level is effective immediately after written.

Bit 7 TOLH	Description	
0	Low level	
1	High level	

Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or T

Bits 6 to 4: Clock select H (CKSH2 to CKSH0)

`

overflow.

Bit 6 CKSH2	Bit 5 CKSH1	Bit 4 CKSH0	Description
0	0	0	16-bit mode, counting on TCFL overflow signal (i
0	0	1	_
0	1	0	_
0	1	1	Not available
1	0	0	Internal clock: counting on
1	0	1	Internal clock: counting on
1	1	0	Internal clock: counting on
1	1	1	Internal clock: counting on φw/4

Rev. 6.00 Aug 04, 2006 page 280 of 680 REJ09B0145-0600

Bits 2 to 0: Clock select L (CKSL2 to CKSL0)

Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or einput.

Bit 2 CKSL2	Bit 1 CKSL1	Bit 0 CKSL0	Description
0	0	0	Counting on external event (TMIF) rising/falling
0	0	1	edge*
0	1	0	_
0	1	1	Not available
1	0	0	Internal clock: counting on \$\phi/32\$
1	0	1	Internal clock: counting on $\phi/16$
1	1	0	Internal clock: counting on $\phi/4$
1	1	1	Internal clock: counting on \phiw/4

Note: * External event edge selection is set by IEG3 in the IRQ edge select register

For details, see 1. IRQ edge select register (IEGR) in section 3.3.2. Note that the timer F counter may increment if the setting of IRQ3 in port m 1 (PMR1) is changed from 0 to 1 while the TMIF pin is low in order to changin function.

TCSRF is an 8-bit read/write register that performs counter clear selection, overflow fland compare match flag setting, and controls enabling of overflow interrupt requests.

TCSRF is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This flag hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH
1	Setting condition: Set when TCFH overflows from H'FF to H'00

Bit 6: Compare match flag H (CMFH)

Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by har cleared by software. It cannot be set by software.

Bit 6 CMFH	Description	
0	Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH	(
1	Setting condition: Set when the TCFH value matches the OCRFH value	

Rev. 6.00 Aug 04, 2006 page 282 of 680 REJ09B0145-0600

45-0600



Bit 4: Counter clear H (CCLRH)

In 16-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match.

In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match.

Bit 4 CCLRH	Description	
0	16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled	(
1	16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled	

Bit 3: Timer overflow flag L (OVFL)

Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flat hardware and cleared by software. It cannot be set by software.

Bit 3 OVFL	Description	
0	Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL	
1	Setting condition: Set when TCFL overflows from H'FF to H'00	

	Setting condition: Set when the TCFL value matches the OCRFL value
--	---

Bit 1: Timer overflow interrupt enable L (OVIEL)

Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows.

Bit 1 OVIEL	Description	
0	TCFL overflow interrupt request is disabled	(iı
1	TCFL overflow interrupt request is enabled	

Bit 0: Counter clear L (CCLRL)

0

Bit:

Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match.

Bit 0			
CCLRL	Description		

TCFL clearing by compare match is disabled

TCFL clearing by compare match is enabled

5.	Clock Stop	Register 1	(CKSTPR1)

Initial value:	1	1	1	1	1	1	1
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W
CKSTPR1 is a	an 8-bit re	ad/write re	gister that	performs r	nodule stai	ndby mode	control fo

modules. Only the bit relating to timer F is described here. For details of the other bits

S1CKSTP S31CKSTP S32CKSTP ADCKSTP TGCKSTP

sections on the relevant modules. Rev. 6.00 Aug 04, 2006 page 284 of 680

REJ09B0145-0600 RENESAS

(i

TCCKSTP

TFCKSTP

9.4.3 **CPU Interface**

TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chi modules by an 8-bit data bus. When the CPU accesses these registers, it therefore use temporary register (TEMP).

In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 (using two consecutive byte-size MOV instructions), and the upper byte must be acce the lower byte. Data will not be transferred correctly if only the upper byte or only th is accessed.

In 8-bit mode, there are no restrictions on the order of access.

Rev. 6.00 Aug 04, 2006 pag




Figure 9.4 Write Access to TCR (CPU \rightarrow TCF)

Rev. 6.00 Aug 04, 2006 page 286 of 680

REJ09B0145-0600

Figure 9.5 shows an example in which TCF is read when it contains H'AAFF.




Figure 9.5 Read Access to TCF (TCF \rightarrow CPU)

Rev. 6.00 Aug 04, 2006 pag REJ09 Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operat of these modes is described below.

a. Operation in 16-bit timer mode

When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operate bit timer.

bit timer.

Following a reset, timer counter F (TCF) is initialized to H'0000, output compar (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/statu

(TCSRF) to H'00. The counter starts incrementing on external event (TMIF) in external event edge selection is set by IEG3 in the IRQ edge select register (IEC The timer F operating clock can be selected from four internal clocks or an exter by means of bits CKSL2 to CKSL0 in TCRF.

by means of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is

CPU, and at the same time, TMOFH pin output is toggled. If CCLRH in TCSR is cleared. TMOFH pin output can also be set by TOLH in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If CTCSRF and JENTEH in JENR2 are both 1, an interrupt request is gent to the CR

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If CTCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CP b. Operation in 8-bit timer mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit times and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CK CKSL0 in TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the C the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL is 1, TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set b

TOLH/TOLL in TCRF.
When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in T

Rev. 6.00 Aug 04, 2006 page 288 of 680

is sent to the CPU.

OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an inter-

either the rising or falling edge of external event input. External event edge se by IEG3 in the interrupt controller's IEGR register. An external event pulse will least 2 system clocks (ϕ) is necessary. Shorter pulses will not be counted corre

3. TMOFH/TMOFL Output Timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The outoggled by the occurrence of a compare match. Figure 9.6 shows the output timing.




Figure 9.6 TMOFH/TMOFL Output Timing

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09 The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values. The compare match signal is generated in the last state during which the values match is updated from the matching value to a new value). When TCF matches OCRF, the compared is not generated until the next counter clock.

7. Timer F Operation Modes

Timer F operation modes are shown in table 9.10.

other internal clock is selected.

Table 9.10 Timer F Operation Modes

Operation								
Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	
TCF	Reset	Functions	Functions	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted	
OCRF	Reset	Functions	Held	Held	Functions	Held	Held	
TCRF	Reset	Functions	Held	Held	Functions	Held	Held	
TCSRF	Reset	Functions	Held	Held	Functions	Held	Held	
Note: *	When $\phi_w/4$ is selected as the TCF internal clock in active mode or sleep mode the system clock and internal clock are mutually asynchronous, synchronizal maintained by a synchronization circuit. This results in a maximum count cy $1/\phi$ (s). When the counter is operated in subactive mode, watch mode, or su							

Rev. 6.00 Aug 04, 2006 page 290 of 680 REJ09B0145-0600



mode, $\phi_w/4$ must be selected as the internal clock. The counter will not oper

occur simultaneously, 10E11 data is output to the 11v10111 pin as a result of the 1 CK1 TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pi used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the co match signal is invalid. However, if the written data and the counter value match, a counte match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare ma generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneou overflow signal is not output.

2. 8-bit Timer Mode

a. TCFH, OCRFH

write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCF If an OCRFH write and compare match signal generation occur simultaneously compare match signal is invalid. However, if the written data and the counter a compare match signal will be generated at that point. The compare match signal

In toggle output, TMOFH pin output is toggled when a compare match occurs.

in synchronization with the TCFH clock. If a TCFH write and overflow signal output occur simultaneously, the overflow not output.

> Rev. 6.00 Aug 04, 2006 pag REJ09



match signal generation if the clock is stopped.

If a TCFL write and overflow signal output occur simultaneously, the overflow not output.

3. Clear Timer FH, Timer FL Interrupt Request Flags (IRRTFH, IRRTFL), Time Overflow Flags H, L (OVFH, OVFL) and Compare Match Flags H, L (CMFH, OVFL)

When ϕ w/4 is selected as the internal clock, "Interrupt factor generation signal" will be with ϕ w and the signal will be outputted with ϕ w width. And, "Overflow signal" and "outputted with 2 cycles of ϕ w signals. Those signals are outputted with of ϕ w (figure 9.7)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag of term of validity of "Interrupt factor generation signal", same interrupt request flag is se 9.7 (1)) And, you cannot be cleared timer overflow flag and compare match flag during of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process timer FH, timer FL interrupt might be repeated. (figure 9.7 (2)) Therefore, to definitely interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed the time that calculated with below (1) formula. And, to definitely clear timer overflow compare match flag, clear should be processed after read timer control status register F after the time that calculated with below (1) formula. For ST of (1) formula, please sub longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction subactive mode, there are not limitation for interrupt request flag, timer overflow flag,

The term of validity of "Interrupt factor generation signal"

= 1 cycle of ϕ w + waiting time for completion of executing instruction

+ interrupt time synchronized with $\phi = 1/\phi w + ST \times (1/\phi) + (2/\phi)$ (second)....(1)

compare match flag clear.

ST: Executing number of execution states

Rev. 6.00 Aug 04, 2006 page 292 of 680 REJ09B0145-0600

RENESAS

4. Operate interrupt permission (set IENFH, IENFL to 1).

Method 2

- 1. Set interrupt handling routine time to more than time that calculated with (1) for
- 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.




Figure 9.7 Clear Interrupt Request Flag when Interrupt Factor Generation Sig

REJ09

In subactive mode, even ϕ w/4 is selected as the internal clock, normal read/write TCF is

9.5 Timer G

9.5.1 Overview

Timer G is an 8-bit timer with dedicated input capture functions for the rising/falling ed pulses input from the input capture input pin (input capture input signal). High-frequer component noise in the input capture input signal can be eliminated by a noise canceler accurate measurement of the input capture input signal duty cycle. If input capture input signal duty cycle.

1. Features

Features of timer G are given below.

- Choice of four internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, $\phi w/4$)
- Dedicated input capture functions for rising and falling edges
- Level detection at counter overflow

timer G functions as an 8-bit interval timer.

It is possible to detect whether overflow occurred when the input capture input sign or when it was low.

- Selection of whether or not the counter value is to be cleared at the input capture in rising edge, falling edge, or both edges
- Two interrupt sources: one input capture, one overflow. The input capture input sign or falling edge can be selected as the interrupt source.
- A built-in noise canceler eliminates high-frequency component noise in the input ca signal.
- Watch mode, subactive mode and subsleep mode operation is possible when $\phi w/4$ i as the internal clock.

Rev. 6.00 Aug 04, 2006 page 294 of 680

REJ09B0145-0600






Figure 9.8 Block Diagram of Timer G

REJ09

4. Register Configuration

Table 9.12 shows the register configuration of timer G.

Table 9.12 Timer G Registers

Name

Timer control register G	TMG	R/W	H'00	H'FF
Timer counter G	TCG	_	H'00	_
Input capture register GF	ICRGF	R	H'00	H'FF
Input capture register GR	ICRGR	R	H'00	H'FF
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FF

R/W

Initial Value

Addı

Abbr.

9.5.2 Register Descriptions

1. Timer Counter (TCG)

Bit:	7	6	5	4	3	2	1
	TCG7	TCG6	TCG5	TCG4	TCG3	TCG2	TCG1
Initial value:	0	0	0	0	0	0	0
Read/Write:	_	_	_	_	_	_	_

TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selbits CKS1 and CKS0 in TMG.

TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to 0 TCG as an interval timer*. In input capture timer operation, the TCG value can be clearising edge, falling edge, or both edges of the input capture input signal, according to the made in TMG.

Rev. 6.00 Aug 04, 2006 page 296 of 680

REJ09B0145-0600

RENESAS

2. Input Capture Register GF (ICRGF)

Bit:

	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1
Initial value:	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R

3

5

ICRGF is an 8-bit read-only register. When a falling edge of the input capture input s detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGF is initialized to H'00 upon reset.

3. Input Capture Register GR (ICRGR)

Bit:	7	6	5	4	3	2	1
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1
Initial value:	0	0	0	0	0	0	0
Read/Write:	R	R	R	R	R	R	R

ICRGR is an 8-bit read-only register. When a rising edge of the input capture input sidetected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 1 at thi IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

Rev. 6.00 Aug 04, 2006 pag REJ09

1

2



Note: Bits 7 and 6 can only be written with 0, for flag clearing.

TMG is an 8-bit read/write register that performs TCG clock selection from four intern sources, counter clear selection, and edge selection for the input capture input signal in request, controls enabling of overflow interrupt requests, and also contains the overflow

TMG is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the in input signal is high. This flag is set by hardware and cleared by software. It cannot be software.

Bit 7 OVFH	Description	
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH	(
1	Setting condition: Set when TCG overflows from H'FF to H'00	

Rev. 6.00 Aug 04, 2006 page 298 of 680 REJ09B0145-0600



	After reading OVFL = 1, cleared by writing 0 to OVFL
1	Setting condition: Set when TCG overflows from H'FF to H'00
_	

Bit 5: Timer overflow interrupt enable (OVIE)

Bit 5 selects enabling or disabling of interrupt generation when TCG overflows.

G overflow interrupt request is disabled
G overflow interrupt request is enabled
_

Bit 4: Input capture interrupt edge select (IIEGS)

Bit 4 selects the input capture input signal edge that generates an interrupt request.

	1	1	1	υ	υ	C	1	1
Bit 4		4.						
IIEGS	Descrip	tion						
0	Interrup	t genera	ted on	rising 6	edge of	input capture inp	ut signa	I
1	Interrup	t genera	ted on	falling	edge of	input capture inp	ut signa	al

Rev. 6.00 Aug 04, 2006 pag

REJ09

1	0	TCG cleared by rising edge of input capture input signal
1	1	TCG cleared by both edges of input capture input signal

Bits 1 and 0: Clock select (CKS1, CKS0)

Bits 1 and 0 select the clock input to TCG from among four internal clock sources.

Bit 1	Bit 0		
CKS1	CKS0	Description	
0	0	Internal clock: counting on φ/64	1
0	1	Internal clock: counting on φ/32	
1	0	Internal clock: counting on φ/2	
1	1	Internal clock: counting on φw/4	

5. Clock Stop Register 1 (CKSTPR1)

Bit:

	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP		
Initial value:	1	1	1	1	1	1	1		
Read/Write:	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
CKSTPR1 is an 8-bit read/write register that performs module standby mode control for									

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for modules. Only the bit relating to timer G is described here. For details of the other bits sections on the relevant modules.

9.5.3 Noise Canceler

The noise canceler consists of a digital low-pass filter that eliminates high-frequency noise from the pulses input from the input capture input pin. The noise canceler is set PMR3.

Figure 9.9 shows a block diagram of the noise canceler.




Figure 9.9 Noise Canceler Block Diagram

The noise canceler consists of five latch circuits connected in series and a match detect When the noise cancellation function is not used (NCS = 0), the system clock is select sampling clock. When the noise cancellation function is used (NCS = 1), the sampling internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sample rising edge of this clock, and the data is judged to be correct when all the latch output all the outputs do not match, the previous value is retained. After a reset, the noise can is initialized when the falling edge of the input capture input signal has been sampled

Rev. 6.00 Aug 04, 2006 pag REJ09



In this example, high-level input of less than five times the width of the sampling clock input capture input pin is eliminated as noise.




Figure 9.10 Noise Canceler Timing (Example)

9.5.4 Operation

Timer G is an 8-bit timer with built-in input capture and interval functions.

1. Timer G Functions

Timer G is an 8-bit up-counter with two functions, an input capture timer function and timer function.

The operation of these two functions is described below.

a. Input capture timer operation

When the TMIG bit is set to 1 in port mode register 1 (PMR1), timer G function input capture timer*.

Rev. 6.00 Aug 04, 2006 page 302 of 680

REJ09B0145-0600



at this time, an interrupt request is sent to the CPU. For details of the interrupt

3.3, Interrupts.

TCG can be cleared by a rising edge, falling edge, or both edges of the input ca according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflow input capture signal is high, the OVFH bit is set in TMG; if TCG overflows where the transfer of the transfer capture signal is low, the OVFL bit is set in TMG. If the OVIE bit in TMG is

bits are set, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, tin an interrupt request to the CPU. For details of the interrupt, see section 3.3, In Timer G has a built-in noise canceler that enables high-frequency component r eliminated from pulses input from the TMIG pin. For details, see section 9.5.3 Canceler.

Note: * An input capture signal may be generated when TMIG is modified.

b. Interval timer operation

When the TMIG bit is cleared to 0 in PMR1, timer G functions as an interval t Following a reset, TCG starts incrementing on the $\phi/64$ internal clock. The int be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. increments on the selected clock, and when it overflows from H'FF to H'00, the is set to 1 in TMG. If the OVIE bit in TMG is 1 at this time, IRRTG is set to 1

and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the C

2. Increment Timing

TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, or $\phi w/4$) created by dividing the system clock clock (\phi w).

details of the interrupt, see section 3.3, Interrupts.

REJ09




Figure 9.11 Input Capture Input Timing (without Noise Cancellation Fund

b. With noise cancellation function

When noise cancellation is performed on the input capture input, the passage of the capture signal through the noise canceler results in a delay of five sampling clock c the input capture input signal edge.

Figure 9.12 shows the timing in this case.




Figure 9.12 Input Capture Input Timing (with Noise Cancellation Function

Rev. 6.00 Aug 04, 2006 page 304 of 680

REJ09B0145-0600

RENESAS




Figure 9.13 Timing of Input Capture by Input Capture Input

5. TCG Clear Timing

TCG can be cleared by the rising edge, falling edge, or both edges of the input capture signal.

Figure 9.14 shows the timing for clearing by both edges.




Figure 9.14 TCG Clear Timing

	To operate the timer G in subactive mode or subsleep mode, select ϕ w/4 as internal clock and ϕ w/2 as the subclock ϕ SUB. Note that when other internal eselected, or when ϕ w/8 or ϕ w/4 is selected as the subclock ϕ SUB, TCG and the canceler do not operate.		
9.5.5	Application Notes		
1. Internal Clock Switching and TCG Operation			

Functions

Held

Reset

in input capture.

Interval

ICRGF

ICRGR

TMG

Note:

When TCG is internally clocked, an increment pulse is generated on detection of the fa of an internal clock signal, which is divided from the system clock (φ) or subclock (φw reason, in a case like No. 3 in table 9.14 where the switch is from a high clock signal to clock signal, the switchover is seen as a falling edge, causing TCG to increment.

Depending on the timing, TCG may be incremented by a switch between difference int sources. Table 9.14 shows the relation between internal clock switchover timing (by w

Reset Functions* Functions/ Functions/

halted*

Reset Functions* Functions/ Functions/ Functions/ Held halted*

Reset Functions* Functions/ Functions/ Functions/ Held halted*

Held

When ϕ w/4 is selected as the TCG internal clock in active mode or sleep mo the system clock and internal clock are mutually asynchronous, synchroniza maintained by a synchronization circuit. This results in a maximum count cy 1/φ (s). When φw/4 is selected as the TCG internal clock in watch mode, TC noise canceler operate on the φw/4 internal clock without regard to the φ sub (φw/8, φw/4, φw/2). Note that when another internal clock is selected, TCG a noise canceler do not operate, and input of the input capture input signal do

halted*

halted*

halted*

Functions

Functions/ Halted

Held

halted*

halted*


halted*

Held

Rev. 6.00 Aug 04, 2006 page 306 of 680 REJ09B0145-0600

CKS1 and CKS0) and TCG operation.

RENESAS



Count

Rev. 6.00 Aug 04, 2006 pag REJ09 RENESAS

TCG	N	N+1	=	

Write to CKS:

The switchover is seen as a falling edge, and TCG is incremented. Note:

2. Notes on Port Mode Register Modification

The following points should be noted when a port mode register is modified to switch t capture function or the input capture input noise canceler function.

Switching input capture input pin function

Note that when the pin function is switched by modifying TMIG in port mode register which performs input capture input pin control, an edge will be regarded as having bee the pin even though no valid edge has actually been input. Input capture input signal in and the conditions for their occurrence, are summarized in table 9.15.

Rev. 6.00 Aug 04, 2006 page 308 of 680

REJ09B0145-0600

RENESAS

		When NCS is modified from 0 to 1 while the TMIG pin is I TMIG is modified from 0 to 1 before the signal is sampled the noise canceler
		When NCS is modified from 0 to 1 while the TMIG pin is h TMIG is modified from 1 to 0 after the signal is sampled fi the noise canceler
Note:	When the P1 ₃ pin is signal is low.	not set as an input capture input pin, the timer G input cap

When TMIG is modified from 1 to 0 while the TMIG pin is

Switching input capture input noise canceler function

Generation of falling edge

Generation of rising edge

Generation of falling edge

When performing noise canceler function switching by modifying NCS in port mode (PMR3), which controls the input capture input noise canceler, TMIG should first be

Note that if NCS is modified without first clearing TMIG, an edge will be regarded as

input at the pin even though no valid edge has actually been input. Input capture input edges, and the conditions for their occurrence, are summarized in table 9.16.

Table 9.16 Input Capture Input Signal Input Edges Due to Noise Canceler Fun Switching, and Conditions for Their Occurrence

Input Capture Input Signal Input Edge **Conditions**

five times by the noise canceler

five times by the noise canceler

When the TMIG pin level is switched from low to high whi

set to 1, then NCS is modified from 0 to 1 before the signal

When the TMIG pin level is switched from high to low whi set to 1, then NCS is modified from 1 to 0 before the signal

Rev. 6.00 Aug 04, 2006 pag

REJ09

canceler is used), before clearing the interrupt enable flag to 0. There are two ways of interrupt request flag setting when the pin function is switched: by controlling the pin le the conditions shown in tables 9.15 and 9.16 are not satisfied, or by setting the opposite generated edge in the IIEGS bit in TMG.




Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag Cl **Procedure**




Figure 9.16 Timer G Application Example

1. Features

Features of the watchdog timer are given below.

- Incremented by internal clock source (φ/8192 or φw/32).
- A reset signal is generated when the counter overflows. The overflow period can be from 1 to 256 times 8192/φ or 32/φw (from approximately 4 ms to 1000 ms when φ MHz).
- Use of module standby mode enables this module to be placed in standby mode ind
 when not used.

2. Block Diagram

Figure 9.17 shows a block diagram of the watchdog timer.




Figure 9.17 Block Diagram of Watchdog Timer

Rev. 6.00 Aug 04, 2006 page 312 of 680

REJ09B0145-0600



C	Clock stop register 2	CKSTP2	R/W	H'FF	H'FI
F	Port mode register 3	PMR3	R/W	H'00	H'FI
_					

9.6.2 Register Descriptions

Bit

0

1. Timer Control/Status Register W (TCSRW)

	BOVVI	ICVVE	B4VVI	ICSKWE	BZVVI	WDON	BUWI
Initial value	1	0	1	0	1	0	1
Read/Write	R	R/(W)*	R	R/(W)*	R	R/(W)*	R

Note: * Write is permitted only under certain conditions, which are given in the described the individual bits.

TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW

controls watchdog timer operations, and indicates operating status.

Bit 7: Bit 6 write inhibit (B6WI)

Bit 7 controls the writing of data to bit 6 in TCSRW.

	_	
Bit 7		
B6WI	Description	

Bit 6 is write-enabled

•	
1	Bit 6 is write-protected

This bit is always read as 1. Data written to this bit is not stored.

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09

Bit 5: Bit 4 write inhibit (B4WI)

Bit 5 controls the writing of data to bit 4 in TCSRW.

Bit 5 B4WI	Description	
0	Bit 4 is write-enabled	
1	Bit 4 is write-protected	(

This bit is always read as 1. Data written to this bit is not stored.

Bit 4: Timer control/status register W write enable (TCSRWE)

Bit 4 controls the writing of data to TCSRW bits 2 and 0.

Bit 4 TCSRWE	Description	
0	Data cannot be written to bits 2 and 0	(
1	Data can be written to bits 2 and 0	

Bit 3: Bit 2 write inhibit (B2WI)

Bit 3 controls the writing of data to bit 2 in TCSRW.

Bit 3 B2WI	Description	
0	Bit 2 is write-enabled	
1	Bit 2 is write-protected	

This bit is always read as 1. Data written to this bit is not stored.

Rev. 6.00 Aug 04, 2006 page 314 of 680

REJ09B0145-0600



	1 Watchdog timer operation is enabled Setting condition: When TCSRWE = 1 and 0 is written in B2WI and 1 is writt WDON	en in
	Counting starts when this bit is set to 1, and stops when this bit is cleared	d to 0.
Bit 1: Bit 0 write inhibit (B0WI)		
	Bit 1 controls the writing of data to bit 0 in TCSRW.	

	· ·	
Bit 1		
B0WI	Description	

	200011ption	
0	Bit 0 is write-enabled	
1	Bit 0 is write-protected	

This bit is always read as 1. Data written to this bit is not stored.

WDON

Bit 0: Watchdog timer reset (WRST)

Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The internal

signal generated by the overflow resets the entire chip. WRST is cleared to 0 by a rese RES pin, or when software writes 0.

Bit 0 WRST	Description
0	Clearing condition:
	Reset by RES pin

1

When TCSRWE = 1, and 0 is written in both B0WI and WRST Setting condition:

When TCW overflows and an internal reset signal is generated



Rev. 6.00 Aug 04, 2006 pag

REJ09

clock is $\phi/8192$ or $\phi w/32$. The TCW value can always be written or read by the CPU.

When TCW overflows from H'FF to H'00, an internal reset signal is generated and WR 1 in TCSRW. Upon reset, TCW is initialized to H'00.

3. Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1
	_	_	_	_	AECKSTP	WDCKSTP	PWCKST
Initial value	1	1	1	1	1	1	1
Read/Write	_	_	_	_	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for modules. Only the bit relating to the watchdog timer is described here. For details of t bits, see the sections on the relevant modules.

Bit 2: Watchdog timer module standby mode control (WDCKSTP)

Bit 2 controls setting and clearing of module standby mode for the watchdog timer.

WDC	(STP	Description
0		Watchdog timer is set to module standby mode
1		Watchdog timer module standby mode is cleared
Note:	(TCSI opera function WDO	KSTP is valid when the WDON bit is cleared to 0 in timer control/status re RW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog tition), 0 will be set in WDCKSTP but the watchdog timer will continue its won and will not enter module standby mode. When the watchdog function N is cleared to 0 by software, the WDCKSTP setting will become valid an andog timer will enter module standby mode.

Rev. 6.00 Aug 04, 2006 page 316 of 680 REJ09B0145-0600



pins. Only the bit relating to the watchdog timer is described here. For details of the see section 8, I/O Ports.

Bit 5: Watchdog timer source clock select (WDCKS)

WDCKS	Description
0	φ/8192 selected
1	φw/32 selected

The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input (\$\phi\$ φw/32). The input clock is selected by bit WDCKS in port mode register 3 (PMR3): φ

9.6.3 **Timer Operation**

selected when WDCKS is cleared to 0, and $\phi w/32$ when set to 1. When TCSRWE = 1 if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting the TCW count value reaches H'FF, the next clock input causes the watchdog timer to and an internal reset signal is generated one base clock (ϕ or ϕ_{SUB}) cycle later. The internal reset signal is generated one base clock (ϕ or ϕ_{SUB}) cycle later. signal is output for 512 clock cycles of the ϕ_{OSC} clock. It is possible to write to TCW,

TCW to count up from the written value. The overflow period can be set in the range 256 input clocks, depending on the value written in TCW.




Figure 9.18 Typical Watchdog Timer Operations (Example)

TCSRW	Reset	Functions	Functions	Retained	Functions/ Halted*	Retained	Retained
Note: *	Functions v	when фw/32 i	s selected	as the inp	ut clock.		

Halted*

Features of the asynchronous event counter are given below.

- Can count asynchronous events
- Can count external events input asynchronously without regard to the operation of l
 φ and φ_{SUB}.
 The counter has a 16-bit configuration, enabling it to count up to 65536 (2¹⁶) events
- Can also be used as two independent 8-bit event counter channels.
- Counter resetting and halting of the count-up function controllable by software
- Counter resetting and narting of the count-up function controllable by softwar
- Automatic interrupt generation on detection of event counter overflow
 - Use of module standby mode enables this module to be placed in standby mode ind when not used.

Rev. 6.00 Aug 04, 2006 page 320 of 680 REJ09B0145-0600

RENESAS




Figure 9.19 Block Diagram of Asynchronous Event Counter

3. Pin Configuration

Table 9.19 shows the asynchronous event counter pin configuration.

Table 9.19 Pin Configuration

Name	Abbr.	1/0	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to eve
Asynchronous event input L	AEVL	Input	Event input pin for input to eve

Event counter L	ECL	R	H'00	Н
Clock stop register 2	CKSTP2	R/W	H'FF	Н

9.7.2 Register Descriptions

1. Event Counter Control/Status Register (ECCSR)

	Bit	1	6	5	4	3	2	1
		OVH	OVL	_	CH2	CUEH	CUEL	CRCH
	Initial Value	0	0	0	0	0	0	0
	Read/Write	R/(W)*	R/(W)*	R/W	R/W	R/W	R/W	R/W
Note: * Bits 7 and 6 can only be written with 0, for flag clearing.								

ECCSR is an 8-bit read/write register that controls counter overflow detection, counter and halting of the count-up function.

ECCSR is initialized to H'00 upon reset.

REJ09B0145-0600



	Setting condition: Set when ECH overflows from H'FF to H'00
Bit 6: Co	unter overflow flag L (OVL)
	status flag indicating that ECL has overflowed from H'FF to H'00. This flag flows. It is cleared by software but cannot be set by software. OVL is clear
	when set to 1, then writing 0.
Bit 6	
OVL	Description
0	ECL has not overflowed Clearing condition: After reading OVL = 1, cleared by writing 0 to OVL

After reading OVH = 1, cleared by writing 0 to OVH

Bit 5: Reserved bit

Bit 7 OVH

1

Description

ECH has not overflowed Clearing condition:

ECH has overflowed

ECL has overflowed Setting condition:

Bit 5 is reserved; it can be read and written, and is initialized to 0 upon reset.

Set when ECL overflows from H'FF to H'00 while CH2 is set to 1



Rev. 6.00 Aug 04, 2006 pag

Bit 4 CH2	Description
0	ECH and ECL are used together as a single-channel 16-bit event counter

Bit 3: Count-up enable H (CUEH)

Bit 3 enables event clock input to ECH. When 1 is written to this bit, event clock input and increments the counter. When 0 is written to this bit, event clock input is disabled ECH value is held. The AEVH pin or the ECL overflow signal can be selected as the e

ECH and ECL are used as two independent 8-bit event counter channels

source by bit CH2.

1

Bit 3 CUEH	Description	
0	ECH event clock input is disabled ECH value is held	(i
1	ECH event clock input is enabled	



<u> </u>	ECL event clock input is enabled
Bit 1: Cou	unter reset control H (CRCH)
	rols resetting of ECH. When this bit is cleared to 0, ECH is reset. When 1 is ecounter reset is cleared and the ECH count-up function is enabled.
Bit 1 CRCH	Description

ECH reset is cleared and count-up function is enabled

Bit 0: Counter reset control L (CR	CL)

ECH is reset

ECL value is held

Bit 0 controls resetting of ECL. When this bit is cleared to 0, ECL is reset. When 1 is

this bit, the counter reset is cleared and the ECL count-up function is enabled.				
Bit 0 CRCL	Description			
0	ECL is reset			
1	ECL reset is cleared and count-up function is enabled			

Rev. 6.00 Aug 04, 2006 pag

as the upper 8-bit up-counter of a 16-bit event counter configured in combination with Either the external asynchronous event AEVH pin or the overflow signal from lower 8-ECL can be selected as the input clock source by bit CH2. ECH can be cleared to H'00 software, and is also initialized to H'00 upon reset.

3. Event Counter L (ECL)

ECL is an 8-bit read-only up-counter that operates either as an independent 8-bit event as the lower 8-bit up-counter of a 16-bit event counter configured in combination with event clock from the external asynchronous event AEVL pin is used as the input clock ECL can be cleared to H'00 by software, and is also initialized to H'00 upon reset.

Bit	7	6	5	4	3	2	1
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1
Initial Value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

4. Clock Stop Register 2 (CKSTPR2)

7

Bit

	_	_	_	_	AECKSTP	WDCKSTP	PWCKSTF
Initial value	1	1	1	1	1	1	1
Read/Write	_	_	_	_	R/W	R/W	R/W

4

2

3

5

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for modules. Only the bit relating to the asynchronous event counter is described here. For the other bits, see the sections on the relevant modules.

Rev. 6.00 Aug 04, 2006 page 326 of 680 REJ09B0145-0600



9.7.3 Operation

1. 16-bit Event Counter Operation

When bit CH2 is cleared to 0 in ECCSR, ECH and ECL, operate as a 16-bit event coursely 9.20 shows an example of the software processing when ECH and ECL are used as a counter.





Figure 9.20 Example of Software Processing when Using ECH and ECL as 16 Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after They can also be used as a 16-bit event counter by carrying out the software processing the example in figure 9.20. The operating clock source is asynchronous event input fix AEVL pin. When the next clock is input after the count value reaches H'FF in both EECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECECH and ECL count values each return to H'00, and counting up is restarted. When of

Rev. 6.00 Aug 04, 2006 pag REJ09





Counters

ECH and ECL can be used as 8-bit event counters by carrying out the software process in the example in figure 9.21. The 8-bit event counter operating clock source is asynch

event input from the AEVH pin for ECH, and asynchronous event input from the AEV ECL. When the next clock is input after the ECH count value reaches H'FF, ECH over OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL o the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit is 1 at this time, an interrupt request is sent to the CPU.

Rev. 6.00 Aug 04, 2006 page 328 of 680 REJ09B0145-0600

ECL		Reset	Functions	Functions	Functions*	Functions	Functions	Functions
Note:	*		an asynchro w H/L flags		nal event is i cted.	nput, the co	ounter incre	ments but

Functions*

Functions

Functions

Functions

9.7.5 Application Notes

Reset

Functions

ECH

1. When reading the values in ECH and ECL, the correct value will not be returned i counter increments during the read operation. Therefore, if the counter is being use

Functions

- bit mode, clear bits CUEH and CUEL in ECCSR to 0 before reading ECH or ECL counter is being used in the 16-bit mode, clear CUEL only to 0 before reading EC.
- In the H8/3847R Group, if the internal power supply step-down circuit is not used maximum clock frequency to be input to the AEVH and AEVL pins is 16 MHz what 4.5 to 5.5 V, 10 MHz when Vcc = 2.7 to 5.5 V, and 4 MHz when Vcc = 1.8 to 5.5 internal power step-down circuit is used, the maximum clock frequency to be input.

frequency to be input is 16 MHz when Vcc = 2.7 to 5.5 V. In addition, ensure that

maximum clock frequency to be input to the AEVH and AEVL pins is 16 MHz what 4.5 to 5.5 V, 10 MHz when Vcc = 2.7 to 5.5 V, and 4 MHz when Vcc = 1.8 to 5.5 internal power step-down circuit is used, the maximum clock frequency to be input when Vcc = 2.7 to 5.5 V, and 4 MHz when Vcc = 1.8 to 5.5 V. In the H8/3847S G maximum clock frequency to be input is 10 MHz when Vcc = 2.7 to 3.6 V, and 4 Vcc = 1.8 to 3.6 V. In the H8/38347 Group and H8/38447 Group, the maximum clock frequency to be input in the H8/38447 Group and H8/38447 Group, the maximum clock frequency to be input in the H8/38447 Group and H8/38447 Group, the maximum clock frequency frequency to be input in the H8/38447 Group and H8/3847 Group and H8/3847 Group and H8/3847 Group and H8/3847 Group

low widths of the clock are at least 32 ns. The duty cycle is immaterial.

Rev. 6.00 Aug 04, 2006 pag

8-bit mode

8-bit mode

3.

When using the clock in the 16-bit mode, set CUEH to 1 first, then set CRCH to 1 i
Or, set CUEH and CRCH simultaneously before inputting the clock. After that, do
the CUEH value while using in the 16-bit mode. Otherwise, an error counter increr
occur. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or cle
and CRCH to 0 sequentially, in that order.

Watch, subactive, subsleep, standby

 f_{OSC} = 1 MHz to 16 MHz

 ϕ_{w} = 32.768 kHz or 38.4 kHz

Active (medium-speed), sleep (medium-speed) (\$\phi\$/16)

SIED-MOWIT CITCU $V_{CC} = 2.7 \text{ to } 5.5$ $V_{CC} = 1.8 \text{ to } 5.5$ H8/3847S Group $V_{CC} = 2.7 \text{ to } 3.6$ $V_{CC} = 1.8 \text{ to } 3.6$ H8/38347 Group $V_{CC} = 2.7 \text{ to } 5.5$ H8/38447 Group $V_{CC} = 4.5 \text{ to } 5.5$ $V_{CC} = 2.7 \text{ to } 5.5$

 $2 \cdot f_{OSC}$

1/2 · fosc

1/4 · fosc

1000 kHz

500 kHz

250 kHz

fosc

 $(\phi/32)$

 $(\phi/64)$

 $(\phi/128)$

 $(\phi w/2)$

 $(\phi w/4)$

 $(\phi w/8)$

REJ09B0145-0600 RENESAS

Rev. 6.00 Aug 04, 2006 page 330 of 680

S	CI Name	Functions
S	SCI1	Synchronous serial transfer •Choice of transfer data lenged bits)

bits)

SCI32

Features •Choice of 8 internal clocks (d

φw/4) or external clock Open-drain output option •Interrupt generated on comp transfer

On-chip baud rate generator

Interrupt generated on comp

transfer or in case of error

•Receive error detection

Break detection

•8-bit transfer data length

•Transmission/reception/simultaneous

Asynchronous serial transfer functions

•Choice of stop bit length (1 or 2 bits)

•Multiprocessor communication function •Choice of transfer data length (5 or 7 or 8

Synchronous serial transfer functions

transmission and reception

Parity addition function

SCI31,

•Continuous clock output function

functions

gth (8 or 16

RENESAS

REJ09

Rev. 6.00 Aug 04, 2006 pag

1. Features

Features of SCI1 are listed below.

- Choice of 8-bit or 16-bit transfer data length
- Choice of 8 internal clocks ($\phi/1024$, $\phi/256$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$, or $\phi_W/4$) or exclock as clock source
- Interrupt request generated on completion of transfer
- Choice of hold mode or latch mode in SSB mode

Rev. 6.00 Aug 04, 2006 page 332 of 680

REJ09B0145-0600




Figure 10.1 SCI1 Block Diagram

SCI1 data output	SO ₁	Output	SCI1 transmit data output
------------------	-----------------	--------	---------------------------

4. Register Configuration

Table 10.3 shows the SCI1 register configuration.

Table 10.3 Registers

Name

Serial control register 1	SCR1	R/W	H'00	H'FF
Serial control status register 1	SCSR1	R/W	H'9C	H'FF
Serial data register U	SDRU	R/W	Undefined	H'FF
Serial data register L	SDRL	R/W	Undefined	H'FF
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FFI

R/W

Initial Value

Addr

Abbr.

10.2.2 Register Descriptions

1. Serial Control Register 1 (SCR1)

Bit	7	6	5	4	3	2	1
	SNC1	SNC0	MRKON	LTCH	CKS3	CKS2	CKS1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR1 is an 8-bit read/write register that controls the operating mode, serial clock source prescaler division ratio.

Upon reset, SCR1 is initialized to H'00. If this register is written to during transfer, tranhalted.

Rev. 6.00 Aug 04, 2006 page 334 of 680

REJ09B0145-0600

Notes: 1.	Use pins SI ₁ and SO ₁ as ports.
2.	Do not set bits SNC1 and SNC0 to 11.
Bit 5: TAl	L MARK control (MRKON)
Bit 5 contr	rols tail mark output after transfer of 8-bit or 16-bit data.
Bit 5 MRKON	Description
MIKKON	Description
0	TAIL MARK is not output (synchronous mode)
1	TAIL MARK is output (SSB mode)
Bit 4: LA	ΓCH TAIL select (LTCH)

Continuous clock output mode

Reserved*2

LTCH Description

0 HOLD TAIL is output

Bit 4

1 LATCH TAIL is output

Bits 2 to 0: Clock select 2 to 0 (CKS2 to CKS0)

When CKS3 is cleared to 0, bits 2 to 0 selects the prescaler division ratio and the serial cycle.

Bit 2	Bit 1	Bit 0		Serial Clock Cycle
CKS2	CKS1	CKS0	Prescaler Division Ratio	φ = 2.5 MHz
0	0	0	φ/1024 (initial value)	409.6 μs
0	0	1	ф/256	102.4 µs
0	1	0	φ/64	25.6 µs
0	1	1	ф/32	12.8 µs
1	0	0	φ/16	6.4 μs
1	0	1	φ/8	3.2 µs
1	1	0	φ/4	1.6 µs
1	1	1	φ _W /4	122 µs

2. Serial Control Status Register 1 (SCSR1)

Bit	7	6	5	4	3	2	1
	_	SOL	ORER	_	_	_	MTRF
Initial value	1	0	0	1	1	1	0
Read/Write	_	R/W	R/(W)*	_	_	_	R

Note: * Only a write of 0 for flag clearing is possible.

SCSR1 is an 8-bit register that indicates the operational and error status of SCI1.

Upon reset, SCSR1 is initialized to H'9C.

Rev. 6.00 Aug 04, 2006 page 336 of 680

REJ09B0145-0600

before or after transmission. However, the SOL bit setting becomes invalid when the transmission starts*. Therefore, when changing the SO₁ pin output level after transmission operation must be performed on the SOL bit each time transmission is completed. Wr register during data transfer will cause incorrect operation, so this register should not manipulated during transmission.

Note:	*	The SOL b	oit setting	is also	invalid	in SSB	mode.

Bit 6 SOL	Descrip	otion	
0	Read	SO ₁ pin output level is low	
	Write	Changes SO ₁ pin output to low level	
1	Read	SO ₁ pin output level is high	
	Write	Changes SO₁ pin output to high level	

Bit 5: Overrun error flag (ORER)

Bit 5 indicates that an overrun error has occurred when using an external clock. If extra superimposed on the regular serial clock due to extraneous noise, etc., the transfer date

guaranteed. If the clock is input after transfer is completed, this will be interpreted as state and this bit will be set to 1.

Description

0	Clearing condition: After reading ORER = 1, cleared by writing 0 to ORER
1	Setting condition: When an external clock is used and the clock is input after transfer is co

Bits 4 to 2: Reserved bits

Bit 5

ORER

Bits 4 to 2 are reserved; they are always read as 0 and cannot be modified.



Bit 0: Start flag (STF)

The STF bit controls the start of transfer operations. SCI1 transfer operation is started vibit is set to 1.

STF remains set to 1 during transfer and while SCI1 is waiting for a start bit, and is cle when transfer ends.

Bit 0 STF	Descrip	otion	
0	Read	Transfer operation stopped	(i
	Write	Invalid	
1	Read	Transfer operation in progress	
	Write	Starts transfer operation	
		·	

3. Serial Data Register U (SDRU)

Вιτ	/	ь	5	4	3	2	i i
	SDRU7	SDRU6	SDRU5	SDRU4	SDRU3	SDRU2	SDRU1
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W						

SDRU is an 8-bit read/write register used as the data register for the upper 8 bits in 16-(while SDRL is used for the lower 8 bits).

The data written into SDRU is output to SDRL in LSB-first order. In the replacement p is input LSB-first from the SI_1 pin, and the data is shifted in the MSB \rightarrow LSB direction

Rev. 6.00 Aug 04, 2006 page 338 of 680

REJ09B0145-0600



	SDRL7	SDRL6	SDRL5	SDRL4	SDRL3	SDRL2	SDRL1
Initial value	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
SDRL is an 8-bit	t read/write	e register ı	used as the	e data regi	ster in 8-b	it transfer	, and as tl

register for the lower 8 bits in 16-bit transfer (while SDRU is used for the upper 8 bits In 8-bit transfer, the data written into SDRL is output from the SO₁ pin in LSB-first or

replacement process, data is input LSB-first from the SI₁ pin, and the data is shifted in LSB direction.

The operation in 16-bit transfer is the same as for 8-bit transfer, except that the input of

from SDRU. SDRL read/write operations must only be performed after data transmission/reception completed. Data contents are not guaranteed if read/write operations are executed whi

transmission/reception is in progress.

The value of SDRL is undefined upon reset.

5. Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP
Initial value	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control to modules. Only the bit relating to SCI1 is described here. For details of the other bits, s sections on the relevant modules.

> Rev. 6.00 Aug 04, 2006 pag REJ09

TCCKST 1

R/W



Total Standay mode resets CONT, CONT, CONT, CONT.

10.2.3 Operation

Either 8-bit or 16-bit transfer data can be selected as the transfer format. An internal clock external clock can be selected as the clock source. When an external clock is used, over can be detected.

1. Clock

The serial clock can be selected from 8 internal clocks or an external clock. When an inclock is selected, the SCK_1 pin functions as the clock output pin. When continuous clock mode is set (SNC1, SNC0 = 10 in SCR1), the clock selected by bits CKS2 to CKS0 ($\phi_W/4$) is output continuously from the SCK_1 pin. When an external clock is selected, the functions as the clock input pin.

2. Data Transfer Format

The SCI1 transfer format is shown in figure 10.2. LSB-first transfer is used (i.e. transmereception are performed starting with the least significant bit of the transfer data). Tranoutput from one falling edge of the serial clock until the next falling edge. Receive data at the rising edge of the serial clock.




Figure 10.2 Transfer Format

Rev. 6.00 Aug 04, 2006 page 340 of 680

REJ09B0145-0600



SCI1 is initialized.

- (3) Write the transfer data to SDRL/SDRU.
 - 8-bit transfer mode: SDRL
 - 16-bit transfer mode: Upper byte to SDRU, lower byte to SDRL
- (4) When STF is set to 1 in SCSR1, SCI1 starts operating and transmit data is output pin.
- (5) After transmission is completed, IRRS1 is set to 1 in IRR1.

When an internal clock is used, the serial clock is output from the SCK_1 pin simultane transmit data output. When transmission ends, the serial clock is not output until the s next set to 1. During this interval, the SO_1 pin continuously outputs the last bit of the p data.

When an external clock is used, data is transmitted in synchronization with the clock is

the SCK_1 pin. If the serial clock continues to be input after the end of transmission, th as an overrun state, and the ORER flag is set to 1 in SCSR1 (consequently, transmissi performed).

While transmission is halted, the output value of the SO_1 pin can be changed by mean bit in SCSR1.

Receiving: The procedure for receiving data is as follows.

- (1) Set both SI1 and SCK1 to 1 in PMR2 to designate the SI1 and SCK1 pin functions.
- (2) Clear SNC1 in SCR1 to 0, clear or set SNC0 to 0 or 1, and clear MRKON to 0, to synchronous mode or 16-bit synchronous mode, and select the serial clock with bi CKS0. When data is written to SCR1 with MRKON in SCR1 cleared to 0, the inte SCI1 is initialized.
- (3) When STF is set to 1 in SCSR1, SCI1 starts operating and receive data is taken in pin.
- (4) After reception is completed, IRRS1 is set to 1 in IRR1.

Rev. 6.00 Aug 04, 2006 pag REJ09



- (1) Set SO1, SI1, and SCK1 all to 1 in PMR2 to designate the SO1, SI1, and SCK1 pin
- necessary, also designate the SO₁ pin as an NMOS open-drain output with bit POF
- (2) Clear SNC1 in SCR1 to 0, clear or set SNC0 to 0 or 1, and clear MRKON to 0, to s synchronous mode or 16-bit synchronous mode, and select the serial clock with bits CKS0. When data is written to SCR1 with MRKON in SCR1 cleared to 0, the inter SCI1 is initialized.

(4) When STF is set to 1 in SCSR1, SCI1 starts operating and transmit data is output fr

- (3) Write the transfer data to SDRL/SDRU.
- 8-bit transfer mode: SDRL
- 16-bit transfer mode: Upper byte to SDRU, lower byte to SDRL
- pin, or receive data is input from the SI₁ pin.
- (5) After transmission/reception is completed, IRRS1 is set to 1 in IRR1.
 - (6) Read the transfer data from SDRL/SDRU.
 - 8-bit transfer mode: SDRL
 - 16-bit transfer mode: Upper byte from SDRU, lower byte from SDRL

When an internal clock is used, the serial clock is output from the SCK₁ pin simultaneous transmit data output. When transmission ends, the serial clock is not output until the sta

next set to 1. During this interval, the SO₁ pin continuously outputs the last bit of the pi

When an external clock is used, data is transmitted and received in synchronization wit input from the SCK₁ pin. If the serial clock continues to be input after the end of transmission/reception, this is regarded as an overrun state, and the ORER flag is set to

SCSR1 (consequently, transmission/reception is not performed).

While transmission is halted, the output value of the SO₁ pin can be changed by means bit in SCSR1.

Rev. 6.00 Aug 04, 2006 page 342 of 680 REJ09B0145-0600

data.






Figure 10.3 Example of SSB Connections

1. Clock

The serial clock can be selected from 8 internal clocks or an external clock, but since Group chip provides the clock output, an external clock should not be selected. The tr can be selected with bits CKS2 to CKS0 in SCR1; since this is also the tail mark trans setting should provide for a serial clock cycle of at least 2 µs.

2. Data Transfer Format

The SCI1 transfer format is shown in figure 10.4. LSB-first transfer is used (i.e. transfer) performed starting with the least significant bit of the transfer data). A tail mark is add 8-bit or 16-bit transfer.

> Rev. 6.00 Aug 04, 2006 pag REJ09

Figure 10.4 Transfer Format (When SNC1 = 0, SNC0 = 1, MRKON = 1

3. Tail Mark

There are two tail marks: HOLD TAIL and LATCH TAIL. The output waveforms of E and LATCH TAIL are shown in figure 10.5. Time t in figure 10.5 is determined by the cycle set by bits CKS2 to CKS0 in SCR1.




Figure 10.5 HOLD TAIL and LATCH TAIL Output Waveforms

- (4) Write the transfer data to SDRL/SDRU. Set the tail mark with LTCH in SCR1.
- 8-bit transfer mode: SDRL
 - - 16-bit transfer mode: Upper byte to SDRU, lower byte to SDRL
 - (5) When STF is set to 1 in SCSR1, SCI1 starts operating and transmit data is output
 - pin. (6) After 8-bit or 16-bit data has been transmitted, STF is reset to 0 in SCSR1 and at t
- IRRS1 is set to 1 in IRR2. Following data transmission, the selected tail mark is or is set to 1 in SCSR1 during tail mark output.

Data can be transmitted continuously by repeating steps (4) to (6). Ensure that SCI1 is state before modifying the MRKON bit in SCR1.

10.2.6 Application Notes

the external clock must not be input before transfer operation is started by setting S SCSR1.

(1) When SCK₁ is designated as an input pin and an external clock is selected as the clo

- (2) In subactive or subsleep mode, SCI1 can be used only when the CPU operation close
- (3) Do not read or write to SCSRI during serial transfer. Use one of the following method confirm that serial transfer has ended.
 - (a) Use SCI1 interrupt exception handling.

Set IENSI to 1 in IENR1, and execute interrupt exception handling.

(b) Perform IRR1 polling.

Confirm that IRRS1 has been set to 1 in IRRI while SCI interrupts are disabled in IEHR1).

Rev. 6.00 Aug 04, 2006 page 346 of 680

REJ09B0145-0600

asynchronous or synchronous mode. It is also provided with a multiprocessor communication that enables serial data to be transferred among processors.

1. Features

Features of SCI3 are listed below.

- Choice of asynchronous or synchronous mode for serial data communication
 - Asynchronous mode

character by character. In this mode, serial data can be exchanged with standa asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Ada

Serial data communication is performed asynchronously, with synchronization

(ACIA). A multiprocessor communication function is also provided, enabling communication among processors.

There is a choice of 16 data transfer formats.

Data length	7, 8, 5 bits
Stop bit length	1 or 2 bits
Parity	Even, odd, or none
Multiprocessor bit	"1" or "0"
Receive error detection	Parity, overrun, and framing errors
Break detection	Break detected by reading the RXD _{3X} pin level directly we error occurs

Separate transmission and reception units are provided, enabling transmission and r be carried out simultaneously. The transmission and reception units are both doubl allowing continuous transmission and reception.

- On-chip baud rate generator, allowing any desired bit rate to be selected
- Choice of an internal or external clock as the transmit/receive clock source
 - Six interrupt sources: transmit end, transmit data empty, receive data full, overrun e framing error, and parity error

Rev. 6.00 Aug 04, 2006 page 348 of 680

REJ09B0145-0600




Figure 10.6 SCI3 Block Diagram

SCI3 transmit data output	TXD_{3X}	Output	SCI3 transmit data out

Abbr.

SPCR

4. Register Configuration

Table 10.5 shows the SCI3 register configuration.

Table 10.5 Registers

Serial port control register

Name

Serial mode register	SMR	R/W	H'00	H'FF
Bit rate register	BRR	R/W	H'FF	H'FF
Serial control register 3	SCR3	R/W	H'00	H'FF
Transmit data register	TDR	R/W	H'FF	H'FF
Serial data register	SSR	R/W	H'84	H'FF
Receive data register	RDR	R	H'00	H'FF
Transmit shift register	TSR	Protected	_	_
Receive shift register	RSR	Protected	_	_
Bit rate counter	BRC	Protected	_	_
Clock stop register 1	CKSTPR1	R/W	H'FF	H'FF

R/W

R/W

Initial Value

H'C0

Addı

H'FF

REJ09B0145-0600



RSR is a register used to receive serial data. Serial data input to RSR from the RXD₃: the order in which it is received, starting from the LSB (bit 0), and converted to parall When one byte of data is received, it is transferred to RDR automatically.

RSR cannot be read or written directly by the CPU.

2. Receive Data Register (RDR)

Bit	7	6	5	4	3	2	1
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

RDR is an 8-bit register that stores received serial data.

When reception of one byte of data is finished, the received data is transferred from R and the receive operation is completed. RSR is then able to receive data. RSR and R double-buffered, allowing consecutive receive operations.

RDR is a read-only register, and cannot be written by the CPU.

RDR is initialized to H'00 upon reset, and in standby, watch or module standby mode.

and serial data transmission is carried out by sending the data to the TXD_{3X} pin in orde from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit d transferred to TDR, and transmission started, automatically. Data transfer from TDR to not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial s register (SSR)).

TSR cannot be read or written directly by the CPU.

4. Transmit Data Register (TDR)

Bit	7	6	5	4	3	2	1
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the data written in TDR is transferred to TSR, and serial data transmission is started. Cont transmission is possible by writing the next transmit data to TDR during TSR serial data transmission.

TDR can be read or written by the CPU at any time.

TDR is initialized to H'FF upon reset, and in standby, watch or module standby mode.



the baud rate generator.

SMR can be read or written by the CPU at any time.

SMR is initialized to H'00 upon reset, and in standby, watch or module standby mode

Bit 7: Communication mode (COM)

Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode.

Bit 7 COM	Description	
0	Asynchronous mode	
1	Synchronous mode	

Bit 6: Character length (CHR)

Description

Bit 6 CHR

Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In mode the data length is always 8 bits, irrespective of the bit 6 setting.

0	8-bit data/5-bit data ^{*2}	
1	7-bit data ^{*1} /5-bit data ^{*2}	

Notes: 1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.

When 5-bit data is selected, set both PE and MP to 1. The three most sign (bits 7, 6, and 5) of TDR are not transmitted.

1	Parity bit addition and checking enabled*1,*2

data before it is sent, and the received parity bit is checked against the parity designated by bit PM.

2. For the case where 5-bit data is selected, see table 10.11.

Notes: 1. When PE is set to 1, even or odd parity, as designated by bit PM, is added to

Bit 4: Parity mode (PM)

Bit 4

Bit 4 selects whether even or odd parity is to be used for parity addition and checking. setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit a

checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mobit addition and checking is disabled.

PIVI	Description	
0	Even parity*1	(i
1	Odd parity*2	
Notes:	number of 1 bits in the	elected, a parity bit is added in transmission so that the transmit data plus the parity bit is an even number; in the confirm that the number of 1 bits in the receive data

a check is carried out to confirm that the number of 1 bits in the receive data parity bit is an even number.When odd parity is selected, a parity bit is added in transmission so that the number of 1 bits in the transmit data plus the parity bit is an odd number; in check is carried out to confirm that the number of 1 bits in the receive data p

parity bit is an odd number.

1		2 stop bits*2	
Notes:	1.	In transmission, a single 1 bit (stop bit) is added at the end of a transr	nit ch
	2.	In transmission, two 1 bits (stop bits) are added at the end of a transm	nit cha
In rece	ptic	on, only the first of the received stop bits is checked, irrespective of the	e STC
If the s	eco	and stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the star	rt bit o

Bit 2: Multiprocessor mode (MP)

transmit character.

Bit 2 enables or disables the multiprocessor communication function. When the multi-

communication function is disabled, the parity settings in the PE and PM bits are inva bit setting is only valid in asynchronous mode. When synchronous mode is selected t should be set to 0. For details on the multiprocessor communication function, see sec Multiprocessor Communication Function.

Bit 2 MP	Description
0	Multiprocessor communication function disabled*
1	Multiprocessor communication function enabled*

For the case where 5-bit data is selected, see table 10.11. Note:

Rev. 6.00 Aug 04, 2006 pag

0		0	φ clock	(iı
0		1	φ _W /2 clock*1/φ _W clock*2	
1		0	φ/16 clock	
1		1	φ/64 clock	
Notes:	1.	φ _W /2 cloc speed) m	k is selected in active (medium- and high-speed) or sleep (medioode.	um

2. ϕ_W clock is selected in subactive or subsleep mode. SCI3 can be used only $\phi_W/2$ is selected as the CPU clock in subactive or subsleep mode.

6. Serial Control Register 3 (SCR3)

Bit	7	6	5	4	3	2	1
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous receives the selecting transmit or receives operation, the asynchronous receives the selecting transmit or receives operation, the asynchronous receives the selecting transmit or receives operation. output, interrupt request enabling or disabling, and the transmit/receive clock source.

SCR3 can be read or written by the CPU at any time.

SCR3 is initialized to H'00 upon reset, and in standby, watch or module standby mode.

IE	Description
)	Transmit data empty interrupt request (TXI) disabled
	Transmit data empty interrupt request (TXI) enabled

Bit 6 selects enabling or disabling of the receive data full interrupt request (RXI) and error interrupt request (ERI) when receive data is transferred from the receive shift reg to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is

Bit 6: Receive interrupt enable (RIE)

There are three kinds of receive error: overrun, framing, and parity.

RXI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, o

bit RIE to 0.

Bit 6

Bit 6 RIE	Description
0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled

Rev. 6.00 Aug 04, 2006 pag

2. When transmit data is written to TDR in this state, bit TDR in SSR is cleared serial data transmission is started. Be sure to carry out serial mode register settings, and setting of bit SPC31 or SPC32 in SPCR, to decide the transmis before setting bit TE to 1.

Bit 4: Receive enable (RE)

Bit 4

Bit 4 selects enabling or disabling of the start of receive operation.

RE	Description	
0	Receive operation disabled*1 (RXD pin is I/O port)	(
1	Receive operation enabled*2 (RXD pin is receive data pin)	
Notes: 1	1. Note that the RDRF, FER, PER, and OER flags in SSR are not affect	ted wh

cleared to 0, and retain their previous state.

2. In this state, serial data reception is started when a start bit is detected in as mode or serial clock input is detected in synchronous mode. Be sure to carr mode register (SMR) settings to decide the reception format before setting by

		Clearing condition: When data is received in which the multiprocessor bit is set to
1		Multiprocessor interrupt request enabled*
Note:	*	Receive data transfer from RSR to RDR, receive error detection, a

RDRF, FER, and OER status flags in SSR is not performed. RXI, ERI, and the RDRF, FER, and OER flags in SSR, are disabled until data with the mu bit set to 1 is received. When a receive character with the multiprocessor by

received, bit MPBR in SSR is set to 1, bit MPIE is automatically cleared to and ERI requests (when bits TIE and RIE in serial control register 3 (SCR3 1) and setting of the RDRF, FER, and OER flags are enabled.

Bit 2: Transmit end interrupt enable (TEIE)

Bit 2 selects enabling or disabling of the transmit end interrupt request (TEI) if there i

transmit data in TDR when MSB data is to be sent.

Bit 2 TEIE	Description
0	Transmit end interrupt request (TEI) disabled
1	Transmit end interrupt request (TEI) enabled*

TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in

Bits 1 and 0: Clock enable 1 and 0 (CKE1, C	CKE0)

clearing bit TEIE to 0.

Bits 1 and 0 select the clock source and enabling or disabling of clock output from the The combination of CKE1 and CKE0 determines whether the SCK_{3X} pin functions as

The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in a mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), b

a clock output pin, or a clock input pin.

should be cleared to 0.

Note:

REJ09

and settin

0	1	Asynchronous	Internal clock	Clock output*	
		Synchronous	Reserved		
1	0	Asynchronous	External clock	Clock input*3	
		Synchronous	External clock	Serial clock in	
1	1	Asynchronous	Reserved		
		Synchronous	Reserved		
Notes	: 1. Initial	value			
	2. A clock with the same frequency as the bit rate is output.				

Bit

Initial value

multiprocessor bits.

3. Input a clock with a frequency 16 times the bit rate.

6

RDRF

0

7. Serial Status Register (SSR)

7

TDRE

1

Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R
Note: * Only	y a write of	0 for flag	clearing is	s possible.			
SSR is an 8-bit re	egister con	taining sta	tus flags t	hat indica	te the opera	tional sta	itus of SC

5

OER

0

4

FER

0

3

PER

0

2

TEND

1

1

MPBR

0

SSR can be read or written by the CPU at any time, but only a write of 1 is possible to RDRF, OER, PER, and FER. In order to clear these bits by writing 0, 1 must first be re

Bits TEND and MPBR are read-only bits, and cannot be modified.

SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode.

Rev. 6.00 Aug 04, 2006 page 360 of 680

REJ09B0145-0600

	Transmit data has not been written to TDIX, or transmit data written i
	TDR has been transferred to TSR
	Setting conditions:
	When bit TE in SCR3 is cleared to 0
	When data is transferred from TDR to TSR
•	

when data is written to TDR by an instruction

Bit 6: Receive data register full (RDRF) Bit 6 indicates that received data is stored in RDR.

Bit 6

RDRF	Description
0	There is no receive data in RDR
	Clearing conditions:
	After reading RDRF = 1, cleared by writing 0 to RDRF
	When RDR data is read by an instruction
4	TI : : : DDD

	when RDR data is read by an instruction
1	There is receive data in RDR
	Setting condition:
	When recention ends normally and receive data is transferred from D

	Setting condition: When reception ends normally and receive data is transferred from RSI
Note:	If an error is detected in the receive data, or if the RE bit in SCR3 has been cle

	octing condition.
	When reception ends normally and receive data is transferred from RSF
Note:	If an error is detected in the receive data, or if the RE bit in SCR3 has been cle
	RDR and bit RDRF are not affected and retain their previous state.
	Note that if data reception is completed while bit RDRF is still set to 1, an overr
	(OER) will result and the receive data will be lost.

RENESAS

Rev. 6.00 Aug 04, 2006 pag

REJ0

1	An overrun error has occurred during reception* ² Setting condition: When reception is completed with RDRF set to 1
Notes: 1	When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its state.
2	RDR retains the receive data it held before the overrun error occurred, and o

received after the error is lost. Reception cannot be continued with bit OER and in synchronous mode, transmission cannot be continued either.

Bit 4: Framing error (FER)

Bit 4

Bit 4 indicates that a framing error has occurred during reception in asynchronous mod

FER	Description			
0	Reception in progress or completed*1 (Clearing condition: After reading FER = 1, cleared by writing 0 to FER			
1	A framing error has occurred during reception Setting condition: When the stop bit at the end of the receive data is checked for a value			

- of 1 at the end of reception, and the stop bit is 0*2

 Notes: 1. When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its p state.
 - state.
 Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of second stop bit is not checked. When a framing error occurs the receive da transferred to RDR but bit RDRF is not set. Reception cannot be continued FER set to 1. In synchronous mode, neither transmission nor reception is personal transmission.

Rev. 6.00 Aug 04, 2006 page 362 of 680 REJ09B0145-0600

when bit FER is set to 1.



	When the number of 1 bits in the receive data plus parity bit does not match the parity designated by bit PM in the serial mode register (SMR)
	When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains its state.
	Receive data in which it a parity error has occurred is still transferred to RD RDRF is not set. Reception cannot be continued with bit PER set to 1. In a mode, neither transmission nor reception is possible when bit FER is set to
Bit 2: Tran	smit end (TEND)
Bit 2 indica	ates that bit TDRE is set to 1 when the last bit of a transmit character is ser
Bit 2 is a re	ead-only bit and cannot be modified.

After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction

After reading PER = 1, cleared by writing 0 to PER
A parity error has occurred during reception*2

Setting condition:

Description

sent

Transmission in progress Clearing conditions:

Transmission ended Setting conditions:

1

Bit 2 TEND

1

When bit TE in SCR3 is cleared to 0

RENESAS

Rev. 6.00 Aug 04, 2006 pag

REJ09

When bit TDRE is set to 1 when the last bit of a transmit character is

0	Data in which the multiprocessor bit is 0 has been received*
1	Data in which the multiprocessor bit is 1 has been received

affected and retains its previous state.

Note:

Bit 0: Multiprocessor bit transfer (MPBT)

Bit 0 stores the multiprocessor bit added to transmit data when transmitting in asynchro mode. The bit MPBT setting is invalid when synchronous mode is selected, when the multiprocessor communication function is disabled, and when not transmitting.

When bit RE is cleared to 0 in SCR3 with the multiprocessor format, bit MPE

(i

Bit 0 MPBT	Description	
0	A 0 multiprocessor bit is transmitted	(
1	A 1 multiprocessor bit is transmitted	

8. Bit Rate Register (BRR)

Bit

	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						
BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with							

rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode regi

BRR can be read or written by the CPU at any time.

BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Rev. 6.00 Aug 04, 2006 page 364 of 680 REJ09B0145-0600



300	•	0	1	0	0	103	0.16	3	1
600	•	0	0	0	0	51	0.16	3	0
1200	•	_	_	_	0	25	0.16	2	1
2400	•	_	_	_	0	12	0.16	2	0
4800	•	_	_	_	_	_	_	0	7
9600	•	_	_	_	_	_	_	0	3
19200	•	_	_	_	_	_	_	0	1
31250	•	_	_	_	0	0	0	_	_
38400		_	_	_	_	_	_	0	0

Cannot be used,

as error exceeds

3%

-0.83 -

-0.26 0

0.16 3

0.16 3

200	2	48	-0.35	2	77	0.16
250	2	38	0.16	2	62	-0.79
300	_	_	_	2	51	0.16
600	_	_	_	2	25	0.16
1200	0	129	0.16	0	207	0.16
2400	0	64	0.16	0	103	0.16
4800	_	_	_	0	51	0.16
9600	_	_	_	0	25	0.16
19200	_	_	_	0	12	0.16
31250	0	4	0	0	7	0
38400	_	_	_	_	_	_

Notes: 1. The setting should be made so that the error is not more than 1%.

2. The value set in BRR is given by the following equation:

$$V = \frac{OSC}{(64 \times 2^{2n} \times B)} - 1$$

where

B: Bit rate (bit/s)

N: Baud rate generator BRR setting $(0 \le N \le 255)$

OSC: Value of ϕ_{OSC} (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)

(The relation between n and the clock is shown in table 10.7.)

Table 10.7 Relation between n and Clock

		SMR Setting				
n	Clock	CKS1	CKS0			
0	ф	0	0			
0	$\phi_W/2^{*1}/\phi_W^{*2}$	0	1			
2	φ/16	1	0			
3	φ/64	1	1			

Rev. 6.00 Aug 04, 2006 page 366 of 680

REJ09B0145-0600



Table 10.8 shows the maximum bit rate for each frequency. The values shown are for (high-speed) mode.

Table 10.8 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

		Setting		
OSC (MHz)	Maximum Bit Rate (bit/s)	n	N	
0.0384*	600	0	0	
2	31250	0	0	
2.4576	38400	0	0	
4	62500	0	0	
10	156250	0	0	
16	250000	0	0	

Note: * When SMR is set up to CKS1 = "0", CKS0 = "1".

Table 10.9 shows examples of BRR settings in synchronous mode. The values shown active (high-speed) mode.

500	_	_	_	_	_	_
1k	0	249	0	_	_	_
2.5k	0	99	0	0	199	0
5k	0	49	0	0	99	0
10k	0	24	0	0	49	0
25k	0	9	0	0	19	0
50k	0	4	0	0	9	0
100k	_	_	_	0	4	0
250k	0	0	0	0	1	0
500k				0	0	0
1M						

Rev. 6.00 Aug 04, 2006 page 368 of 680 REJ09B0145-0600

500	_	_	_	2	249	0	
1k	_	_	_	2	124	0	
2.5k	_	_	_	2	49	0	
5k	0	249	0	2	24	0	
10k	0	124	0	0	199	0	
25k	0	49	0	0	79	0	
50k	0	24	0	0	39	0	
100k	_	_	_	0	19	0	
250k	0	4	0	0	7	0	
500k	_	_	_	0	3	0	
1M		_	_	0	1	0	

Blank: Cannot be set.

—: A setting can be made, but an error will result.

Table 10.10 Relation between n and Clock

		SMR Setting			
n	Clock	CKS1	CKS0		
0	ф	0	0		
0	$\phi_W/2^{*1}/\phi_W^{*2}$	0	1		
2	ф/16	1	0		
3	φ/64	1	1		

Notes: 1. $\phi_W/2$ clock is selected in active (medium- and high-speed) or sleep (rand high-speed) mode.

2. ϕ_W clock is selected in subactive or subsleep mode. SCI3 can be us when the $\phi_W/2$ is selected as the CPU operation clock in subactive or mode.

Rev. 6.00 Aug 04, 2006 page 370 of 680

REJ09B0145-0600



modules. Only the bits relating to SCI3 are described here. For details of the other bits sections on the relevant modules.

Bit 6: SCI3-1 module standby mode control (S31CKSTP)

Bit 6 controls setting and clearing of module standby mode for SCI31.

S31CKSTP	Description
0	SCI3-1 is set to module standby mode*

SCI3-1 module standby mode is cleared Note: Setting to module standby mode resets all the registers in SCI31.

Bit 5: SCI3-2 module standby mode control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI32.

	\mathcal{E}	U	,	
S32CKSTP	Description			
0	SCI3-2 is set to	module standl	by mode*	

SCI3-2 module standby mode is cleared Note: Setting to module standby mode resets all the registers in SCI32.

10. Serial Port Control Register (SPCR)

Bit	7	6	5

SPC32 SPC31 SCINV3 SCINV2 Initial value 0 0 Read/Write R/W R/W R/W

SPCR is an 8-bit readable/writable register that performs RXD₃₁, RXD₃₂, TXD₃₁, and input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

RENESAS

4

3

Rev. 6.00 Aug 04, 2006 pag REJ09

2

0

R/W

1

0

R/W

SCINV1

0	Functions as P4 ₂ I/O pin	
1	Functions as TXD ₃₂ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	
_	s/TXD ₃₁ pin function switch (SPC31) elects whether pin P3 ₅ /TXD ₃₁ is used as P3 ₅ or as TXD ₃₁ .	
Bit 4 SPC31	Description	
0	Functions as P3₅ I/O pin	
1	Functions as TXD ₃₁ output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	
	D ₃₂ pin output data inversion switch	
	· ·	
	D ₃₂ pin output data inversion switch	

1

TXD₃₂ output data is inverted

Rev. 6.00 Aug 04, 2006 page 372 of 680 REJ09B0145-0600 RENESAS

(i

Bit 1: TXD₃₁ pin output data inversion switch

Bit 1 specifies whether or not TXD₃₁ pin output data is to be inverted.

Bit 1 SCINV1	Description
0	TXD ₃₁ output data is not inverted
1	TXD ₃₁ output data is inverted

Bit 0: RXD₃₁ pin input data inversion switch

Bit 0 specifies whether or not RXD₃₁ pin input data is to be inverted.

Bit 0 SCINV0	Description
0	RXD ₃₁ input data is not inverted
1	RXD ₃₁ input data is inverted

REJO

The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE as shown in table 10.12.

- a. Asynchronous mode
- Choice of 5-, 7-, or 8-bit data length
 - Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bit combination of these parameters determines the data transfer format and the charac
- Framing error (FER), parity error (PER), overrun error (OER), and break detection reception
- Choice of internal or external clock as the clock source

When internal clock is selected: SCI3 operates on the baud rate generator clock, and with the same frequency as the bit rate can be output.

When external clock is selected: A clock with a frequency 16 times the bit rate mus (The on-chip baud rate generator is not used.)

- b. Synchronous mode
- Data transfer format: Fixed 8-bit data length
- Overrun error (OER) detection during reception
- Choice of internal or external clock as the clock source

When internal clock is selected: SCI3 operates on the baud rate generator clock, and

clock is output.

When external clock is selected: The on-chip baud rate generator is not used, and S operates on the input serial clock.

0	0	0	1	1	
0	1	0	0	0	
0	1	0	0	1	
0	1	0	1	0	
0	1	0	1	1	
0	0	1	0	0	<u> </u>
0	0	1	0	1	<u> </u>
0	0	1	1	0	<u> </u>
0	0	1	1	1	<u> </u>
0	1	1	0	0	<u> </u>
0	1	1	0	1	<u> </u>
0	1	1	1	0	
0	1	1	1	1	<u> </u>
1	*	0	*	*	Synchronous mode

7-bit data

8-bit data Yes

5-bit data No

7-bit data Yes

5-bit data No

8-bit data No

No

Yes

No

Yes

No

Rev. 6.00 Aug 04, 2006 pag REJ09

1	0	0	Synchronous	Internal	Outputs serial clock
1	1	0	mode	External	Inputs serial clock
0	1	1	Reserved (Do	not specify th	ese combinations)
1	0	1			
1	1	1			

Rev. 6.00 Aug 04, 2006 page 376 of 680 REJ09B0145-0600

	(See figure 10.7 (b).)	has been transmitted.
TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.7 (c).)	data has not been writt when the last bit of the

(See figure 10.7 (a).)

normally and receive data is transferred

from RSR to RDR, bit RDRF is set to 1,

enabled and an interrupt is requested.

When TSR is found to be empty (on

completion of the previous transmission)

and the transmit data placed in TDR is

If bit TIE is set to 1 at this time, TXI is

enabled and an interrupt is requested.

transferred to TSR, bit TDRE is set to 1.

and if bit RIE is set to 1 at this time, RXI is

RIE

TDRE

TIE

TXI

TEI

receive data transferre

and clears bit RDRF to

Continuous reception of

performed by repeating

operations until recepti next RSR data is comp

The TXI interrupt routing

next transmit data to T

clears bit TDRE to 0. (

transmission can be pe

repeating the above or

until the data transferre has been transmitted.

Rev. 6.00 Aug 04, 2006 pag

REJ09

rigure 10.7 (a) KDRF Setting and KXI Interrupt




Figure 10.7 (b) TDRE Setting and TXI Interrupt




Figure 10.7 (c) TEND Setting and TEI Interrupt

Rev. 6.00 Aug 04, 2006 page 378 of 680

REJ09B0145-0600

a. Data transfer format

The general data transfer format in asynchronous communication is shown in figure 1




Figure 10.8 Data Format in Asynchronous Communication

In asynchronous communication, the communication line is normally in the mark statlevel). SCI3 monitors the communication line and when it detects a space (low level) this as a start bit and begins serial data communication.

One transfer data character consists of a start bit (low level), followed by transmit/rec (LSB-first format, starting from the least significant bit), a parity bit (high or low leve finally one or two stop bits (high level).

In asynchronous mode, synchronization is performed by the falling edge of the start b reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times t period, so that the transfer data is latched at the center of each bit.

Table 10.14 shows the 16 data transfer formats that can be set in asynchronous mode. is selected by the settings in the serial mode register (SMR).

Rev. 6.00 Aug 04, 2006 pag REJ09

0	0	1	0	S 8-bit data MPB STOP
0	0	1	1	S 8-bit data MPB STOP STOP
0	1	0	0	S 8-bit data P STOP
0	1	0	1	S 8-bit data P STOP STOP
0	1	1	0	S 5-bit data STOP
0	1	1	1	S 5-bit data STOP STOP
1	0	0	0	S 7-bit data STOP
1	0	0	1	S 7-bit data STOP STOP
1	0	1	0	S 7-bit data MPB STOP
1	0	1	1	S 7-bit data MPB STOP STOP
1	1	0	0	S 7-bit data P STOP
1	1	0	1	S 7-bit data P STOP STOP
1	1	1	0	S 5-bit data P STOP
1	1	1	1	S 5-bit data P STOP STOP

Legend: S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

IPB: Multiprocessor bit

Rev. 6.00 Aug 04, 2006 page 380 of 680 REJ09B0145-0600

When SCI3 operates on an internal clock, the clock can be output at the SCK_{3X} pin. I the frequency of the output clock is the same as the bit rate, and the phase is such that rises at the center of each bit of transmit/receive data, as shown in figure 10.9.




Figure 10.9 Phase Relationship between Output Clock and Transfer D (Asynchronous Mode) (8-bit data, parity, 2 stop bits)

- Data transfer operations
- SCI3 initialization

Before data is transferred on SCI3, bits TE and RE in SCR3 must first be cleared to 0. SCI3 must be initialized as follows.

If the operation mode or data transfer format is changed, bits TE and RE must cleared to 0.

When bit TE is cleared to 0, bit TDRE is set to 1.

when RE is cleared to 0.

Note that the RDRF, PER, FER, and OER flags and the contents of RDR are in

When an external clock is used in asynchronous mode, the clock should not be during operation, including initialization. When an external clock is used in s

mode, the clock should not be supplied during operation, including initializati





Figure 10.10 Example of SCI3 Initialization Flowchart



- Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. (After the TE bit is set to 1, one frame of 1s is output, then transmission is possible.)
- When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
- If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.

Figure 10.11 Example of Data Transmission Flowchart (Asynchronous M

Rev. 6.00 Aug 04, 2006 pag REJ09



next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1the mark state, in when the set to 1 is set to transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to time, a TEI request is made.

Figure 10.12 shows an example of the operation when transmitting in asynchronous mo





Figure 10.12 Example of Operation when Transmitting in Asynchronous M (8-bit data, parity, 1 stop bit)



if there is an error. If a receive er occurred, execute receive error processing. 2. Read SSR and check that bit RD set to 1. If it is, read the receive of in RDR. When the RDR data is re

Read bits OER, PER, and FER in

serial status register (SSR) to det

- bit RDRF is cleared to 0 automati 3. When continuing data reception,
 - reading of bit RDRF and RDR bet receiving the stop bit of the currer frame. When the data in RDR is bit RDRF is cleared to 0 automati

Rev. 6.00 Aug 04, 2006 pag

REJ09




Figure 10.13 Example of Data Reception Flowchart (Asynchronous Mode)

set in bit PM in the serial mode register (SMR).

- Stop bit check
 - SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked
- Status check

SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be trans RSR to RDR.

If no receive error is found in the above checks, bit RDRF is set to 1, and the receive of in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error che receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RI its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is r

Table 10.15 shows the conditions for detecting a receive error, and receive data proce

No further receive operations are possible while a receive error flag is set. Bi FER, PER, and RDRF must therefore be cleared to 0 before resuming reception

Table 10.15 Receive Error Detection Conditions and Receive Data Processing

Receive Error	Abbr.	Detection Conditions	Receive Data Pro
Overrun error	OER	When the next date receive operation is completed while bit RDRF is still set to 1 in SSR	Receive data is no from RSR to RDR
		AAD O L L. C O.	Danation data in the

Framing error Receive data is tra from RSR to RDR Parity error When the parity (odd or even) set Receive data is tra

received data



REJ09




Figure 10.14 Example of Operation when Receiving in Asynchronous Mo (8-bit data, parity, 1 stop bit)

3. Operation in Synchronous Mode


In synchronous mode, SCI3 transmits and receives data in synchronization with clock pmode is suitable for high-speed serial communication.

SCI3 has separate transmission and reception units, allowing full-duplex communication shared clock.

As the transmission and reception units are both double-buffered, data can be written d transmission and read during reception, making possible continuous transmission and read during reception.

Rev. 6.00 Aug 04, 2006 page 388 of 680

REJ09B0145-0600



In synchronous communication, data on the communication line is output from one fa the serial clock until the next falling edge. Data confirmation is guaranteed at the risin the serial clock.

One transfer data character begins with the LSB and ends with the MSB. After outpu MSB, the communication line retains the MSB state.

When receiving in synchronous mode, SCI3 latches receive data at the rising edge of clock.

The data transfer format uses a fixed 8-bit data length.

Parity and multiprocessor bits cannot be added.

b. Clock

Either an internal clock generated by the baud rate generator or an external clock inpu SCK_{3x} pin can be selected as the SCI3 serial clock. The selection is made by means o SMR and bits CKE1 and CKE0 in SCR3. See table 10.12 for details on clock source

When SCI3 operates on an internal clock, the serial clock is output at the SCK_{3x} pin. of the serial clock are output in transmission or reception of one character, and when s transmitting or receiving, the clock is fixed at the high level.


> Rev. 6.00 Aug 04, 2006 pag REJ09



Figure 10.16 shows an example of a flowchart for data transmission. This procedure sl followed for data transmission after initializing SCI3.

Rev. 6.00 Aug 04, 2006 page 390 of 680 REJ09B0145-0600





TDRE is cleared to 0 automatically, the clock is output, and data transmission is started. When clock output is selected, the clock is output and data transmission started when data is written to TDR.

 When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatical

Figure 10.16 Example of Data Transmission Flowchart (Synchronous M

Serial data is transmitted from the TXD3x pin in order from the LSB (bit 0) to the MSI When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 trans from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, S TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TE is set to 1 at this time, a TEI request is made.

After transmission ends, the SCK pin is fixed at the high level.

Transmission is not possible if an error flag (OER, FER, or PER) that indicates Note: reception status is set to 1. Check that these error flags are all cleared to 0 before transmit operation.

Figure 10.17 shows an example of the operation when transmitting in synchronous mod




Figure 10.17 Example of Operation when Transmitting in Synchronous M.




Figure 10.18 Example of Data Reception Flowchart (Synchronous Mo

Rev. 6.00 Aug 04, 2006 pag

REJ09



If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the che identifies an overrun error, bit OER is set to 1.

Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested

See table 10.15 for the conditions for detecting a receive error, and receive data process

No further receive operations are possible while a receive error flag is set. Bits FER, PER, and RDRF must therefore be cleared to 0 before resuming reception

Figure 10.19 shows an example of the operation when receiving in synchronous mode.




Figure 10.19 Example of Operation when Receiving in Synchronous Mo




Figure 10.20 Example of Simultaneous Data Transmission/Reception Flow (Synchronous Mode)

Rev. 6.00 Aug 04, 2006 pag REJ09



specified, and a data transmission cycle in which the transfer data is sent to the specified. These two cycles are differentiated by means of the multiprocessor bit, 1 indicating an transmission cycle, and 0, a data transmission cycle.

The sender first sends transfer data with a 1 multiprocessor bit added to the ID code of it wants to communicate with, and then sends transfer data with a 0 multiprocessor bit at transmit data. When a receiver receives transfer data with the multiprocessor bit set to compares the ID code with its own ID code, and if they are the same, receives the transfer next. If the ID codes do not match, it skips the transfer data until data with the multiprocessor bit set to 1 is sent again.

In this way, a number of processors can exchange data among themselves.

Figure 10.21 shows an example of communication between processors using the multiplic format.

Rev. 6.00 Aug 04, 2006 page 396 of 680 REJ09B0145-0600

_




Figure 10.21 Example of Inter-Processor Communication Using Multiprocess
(Sending data H'AA to receiver A)

There is a choice of four data transfer formats. If a multiprocessor format is specified bit specification is invalid. See table 10.14 for details.

For details on the clock used in multiprocessor communication, see section 10.3.3, 2.


Asynchronous Mode.

Multiprocessor transmitting

Figure 10.22 shows an example of a flowchart for multiprocessor data transmission. Procedure should be followed for multiprocessor data transmission after initializing States.

Rev. 6.00 Aug 04, 2006 pag

REJ09



- TDR, bit TDRE is cleared to 0 automatically.
- When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
 - If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.

Figure 10.22 Example of Multiprocessor Data Transmission Flowchar

Rev. 6.00 Aug 04, 2006 page 398 of 680

End

REJ09B0145-0600



bit TDRE is set to 1 bit TEND in SSR bit is set to 1, the mark state, in which 1s are translated after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time request is made.

Figure 10.23 shows an example of the operation when transmitting using the multiproformat.




Figure 10.23 Example of Operation when Transmitting Using Multiprocesso (8-bit data, multiprocessor bit, 1 stop bit)

Multiprocessor receiving

Figure 10.24 shows an example of a flowchart for multiprocessor data reception. This should be followed for multiprocessor data reception after initializing SCI3.

REJ09




Figure 10.24 Example of Multiprocessor Data Reception Flowchart

Rev. 6.00 Aug 04, 2006 page 400 of 680

REJ09B0145-0600






Figure 10.24 Example of Multiprocessor Data Reception Flowchart (co

Figure 10.25 shows an example of the operation when receiving using the multiproces

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 10.25 Example of Operation when Receiving Using Multiprocessor F (8-bit data, multiprocessor bit, 1 stop bit)

Rev. 6.00 Aug 04, 2006 page 402 of 680

REJ09B0145-0600



		Add
RXI	Interrupt request initiated by receive data full flag (RDRF)	H'0
TXI	Interrupt request initiated by transmit data empty flag (TDRE)	_
TEI	Interrupt request initiated by transmit end flag (TEND)	_
ERI	Interrupt request initiated by receive error flag (OER, FER, PER)	

Interrupt Abbr. Interrupt Request

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SC When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is so

SSR, a TEI interrupt is requested. These two interrupts are generated during transmis

The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interrupts are generated during transmit data empty interrupts.

(TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to interrupt will be requested even if the transmit data is not ready.

Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to

interrupt will be requested even if the transmit data has not been sent.

Effective use of these interrupt requests can be made by having processing that transfer

data to TDR carried out in the interrupt service routine.

To prevent the generation of these interrupt requests (TXI and TEI), on the other hand

bits for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit d transferred to TDR.

When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OI

FER is set to 1, an ERI interrupt is requested. These two interrupt requests are general reception.

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09

Ved

transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is 0 automatically. When SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of it yet been transferred to TSR. Accordingly, to ensure that serial transmission is perform dependably, you should first check that bit TDRE is set to 1, then write the transmit dat once only (not two or more times).

2. Operation when a Number of Receive Errors Occur Simultaneously

If a number of receive errors are detected simultaneously, the status flags in SSR will be states shown in table 10.17. If an overrun error is detected, data transfer from RSR to I not be performed, and the receive data will be lost.

Table 10.17 SSR Status Flag States and Receive Data Transfer

SSR S	tatus Fl	ags		Receive Data Transfer	
RDRF*	* OER	FER	PER	RSR → RDR	Receive Error Status
1	1	0	0	×	Overrun error
0	0	1	0	0	Framing error
0	0	0	1	0	Parity error
1	1	1	0	×	Overrun error + framing error
1	1	0	1	×	Overrun error + parity error
0	0	1	1	0	Framing error + parity error
1	1	1	1	×	Overrun error + framing error +
0:	Receive	data i	s transf	erred from RSR to RDR.	

the previous frame was delayed, RDRF will be cleared to 0.

Receive data is transferred from RSR to RDR.

×: Receive data is not transferred from RSR to RDR.

Rev. 6.00 Aug 04, 2006 page 404 of 680 REJ09B0145-0600

Note:

00



Bit RDRF retains its state prior to data reception. However, note that if RDR

after an overrun error has occurred in a frame because reading of the receiv

4. Mark State and Break Detection

This is illustrated in figure 10.26.

When bit TE is cleared to 0, the TXD_{3X} pin functions as an I/O port whose input/output and level are determined by PDR and PCR. This fact can be used to set the TXD_{3X} pin mark state, or to detect a break during transmission.

To keep the communication line in the mark state (1 state) until bit TE is set to 1, set PDR = 1. Since bit TE is cleared to 0 at this time, the TXD_{3X} pin functions as an I/O output.

To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0.

When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the TXD_{3X} pin functions as an I/O port, and 0 is output from the T

5. Receive Error Flags and Transmit Operation (Synchronous Mode Only)

bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting a Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0.

When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be star

6. Receive Data Sampling Timing and Receive Margin in Asynchronous Mode

In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the when receiving, SCI3 performs internal synchronization by sampling the falling edge bit with the basic clock. Receive data is latched internally at the 8th rising edge of the

REJ09




Figure 10.26 Receive Data Sampling Timing in Asynchronous Mode

Consequently, the receive margin in asynchronous mode can be expressed as shown in (1).

$$M = \{(0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F\} \times 100 [\%]$$
 Equation (1)

where

M: Receive margin (%)

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock frequency deviation

Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock equation (1), a receive margin of 46.875% is given by equation (2).

When D = 0.5 and F = 0,
M =
$$\{0.5 - 1/(2 \times 16)\} \times 100 \, [\%]$$

= 46.875% Equation (2)

However, this is only a computed value, and a margin of 20% to 30% should be allowe carrying out system design.

Rev. 6.00 Aug 04, 2006 page 406 of 680

REJ09B0145-0600



0, if the read operation coincides with completion of reception of a frame, the next fra may be read. This is illustrated in figure 10.27.




Figure 10.27 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed checking that bit RDRF is set to 1. If two or more reads are performed, the data read should be transferred to RAM, etc., and the RAM contents used. Also, ensure that the sufficient margin in an RDR read operation before reception of the next frame is complete precise in terms of timing, the RDR read should be completed before bit 7 is transf

synchronous mode, or before the STOP bit is transferred in asynchronous mode.

8. Transmission and Reception Operation at State Transition

Make sure state transition operation is performed after transmission and reception operation completed.

Rev. 6.00 Aug 04, 2006 pag REJ09



When stopping signal transmission, clear the bits TE and RE in SCR3, and set the bit to "1" and the CKE0 bit to "0" simultaneously with a single command.

In this case, use the COM bit in SMR set at "1". This means it cannot be used a port. Also, to avoid intermediate potential from being applied to the SCK_{3X} pin line connected to the SCK_{3X} pin to V_{CC} potential with a resistance, or supply an from other devices.

- b. When switching the SCK_{3X} pin function from clock output to I/O port
 - When stopping signal transmission,
 - (1) Clear the bits TE and RE in SCR3, and set the CKE1 bit to "1" and the CKE simultaneously with a single command.
 - (2) Then, clear the COM bit in SMR to "0".
 - (3) Finally, clear the bits CKE1 and CKE0 in SCR3 to "0". Avoid intermediate from being applied to the SCK_{3X} pin.

Setting in Subactive and Subsleep Modes

In subactive or subsleep mode, SCI3 can be used only when the $\phi_W/2$ is selected as the Set the SA1 bit in SYSCR2 to "1".

Rev. 6.00 Aug 04, 2006 page 408 of 680 REJ09B0145-0600

11.1.1 Features

Features of the 14-bit PWM are as follows.

• Choice of two conversion periods

Any of the following four conversion periods can be chosen:

- 131,072/ ϕ , with a minimum modulation width of 8/ ϕ (PWCR1 = 1, PWCR0 = 1)
- $65,536/\phi$, with a minimum modulation width of $4/\phi$ (PWCR1 = 1, PWCR0 = 0)
- 32,768/ ϕ , with a minimum modulation width of 2/ ϕ (PWCR1 = 0, PWCR0 = 1) 16,384/ ϕ , with a minimum modulation width of 1/ ϕ (PWCR1 = 0, PWCR0 = 0)
- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode in when not used.




Figure 11.1 Block Diagram of the 14 bit PWM

11.1.3 Pin Configuration

Table 11.1 shows the output pin assigned to the 14-bit PWM.

Table 11.1 Pin Configuration

Name	Abbr.	I/O	Function
PWM output pin	PWM	Output	Pulse-division PWM wavef

Rev. 6.00 Aug 04, 2006 page 410 of 680

REJ09B0145-0600

PWM data register L	PWDRL	W	H'00	H'FI
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FI

11.2 Register Descriptions

11.2.1 PWM Control Register (PWCR)

Bit	7	6	5	
				Т

PWCR is an 8-bit write-only register for input clock selection.

Upon reset, PWCR is initialized to H'FC.

Bits 7 to 2: Reserved bits

Read/Write

Bits 7 to 2 are reserved; they are always read as 1, and cannot be modified.

PWCR1 0

W

			width of 1/φ
0		1	The input clock is $\phi/4$ ($t\phi^*=4/\phi$) The conversion period is 32,768/ ϕ , with a minimum modulation width of $2/\phi$
1		0	The input clock is $\phi/8$ ($t\phi^*=8/\phi$) The conversion period is 65,536/ ϕ , with a minimum modulation width of $4/\phi$
1		1	The input clock is $\phi/16$ ($t\phi^*=16/\phi$) The conversion period is 131,072/ ϕ , with a minimum modulation width of $8/\phi$
Note:	*	Period of	PWM input clock.

Note: * Period of Pyvivi input clock

Rev. 6.00 Aug 04, 2006 page 412 of 680 REJ09B0145-0600

PWDRL							
Bit	7	6	5	4	3	2	1
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PWDRU and PWDRL form a 14-bit write-only register, with the upper 6 bits assigned and the lower 8 bits to PWDRL. The value written to PWDRU and PWDRL gives the level width of one PWM waveform cycle.

When 14-bit data is written to PWDRU and PWDRL, the register contents are latched waveform generator, updating the PWM waveform generation data. The 14-bit data s always be written in the following sequence:

- 1. Write the lower 8 bits to PWDRL.
- 2. Write the upper 6 bits to PWDRU.

PWDRU and PWDRL are write-only registers. If they are read, all bits are read as 1.

Upon reset, PWDRU and PWDRL are initialized to H'C000.

Rev. 6.00 Aug 04, 2006 pag

REJ09

modules. Only the bit relating to the PWM is described here. For details of the other besettions on the relevant modules.

Bit 1: PWM module standby mode control (PWCKSTP)

Bit 1 controls setting and clearing of module standby mode for the PWM.

PWCKSTP	Description	
0	PWM is set to module standby mode	
1	PWM module standby mode is cleared	(

REJ09B0145-0600



- 2. Set bits PWCR1 and PWCR0 in the PWM control register (PWCR) to select a conperiod of $131,072/\phi$ (PWCR1 = 1, PWCR0 = 1), $65,536/\phi$ (PWCR1 = 1, PWCR0 = $32,768/\phi$ (PWCR1 = 0, PWCR0 = 1), or $16,384/\phi$ (PWCR1 = 0, PWCR0 = 0).
 - 3. Set the output waveform data in PWM data registers U and L (PWDRU/L). Be su the correct sequence, first PWDRL then PWDRU. When data is written to PWDR in these registers will be latched in the PWM waveform generator, updating the PV waveform generation in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 11.2. The total of the pulse widths during this period (T_H) corresponds to the data in PWDRU and PWDRL relation can be represented as follows.

$$T_H$$
 = (data value in PWDRU and PWDRL + 64) \times t _{ϕ} /2 where t ϕ is the PWM input clock period: 2/ ϕ (PWCR = H'0), 4/ ϕ (PWCR = H'1), 8/ ϕ

H'2), or $16/\phi$ (PWCR = H'3).

Example: Settings in order to obtain a conversion period of 32,768 μs:

When PWCR1 = 0 and PWCR0 = 0, the conversion period is $16,384/\phi$, so of MHz. In this case, tfn = 512 μ s, with $1/\phi$ (resolution) = 2.0 μ s.

MHz. In this case, tfn = 512 μ s, with $4/\phi$ (resolution) = 2.0 μ s.

be 0.5 MHz, 1 MHz, or 2 MHz.

When PWCR1 = 0 and PWCR0 = 1, the conversion period is $32,768/\phi$, so MHz. In this case, tfn = 512 μ s, with $2/\phi$ (resolution) = 2.0 μ s. When PWCR1 = 1 and PWCR0 = 0, the conversion period is $65,536/\phi$, so

Accordingly, for a conversion period of 32,768 µs, the system clock freque

$$T_H = t_{H1} + t_{H2} + t_{H3} + \dots t_{H64}$$

 $t_{f1} = t_{f2} = t_{f3} \dots = t_{f64}$

Figure 11.2 PWM Output Waveform

11.3.2 PWM Operation Modes

PWM operation modes are shown in table 11.3.

Table 11.3 PWM Operation Modes

Operation

Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby
PWCR	Reset	Functions	Functions	Held	Held	Held	Held
PWDRU	Reset	Functions	Functions	Held	Held	Held	Held
PWDRL	Reset	Functions	Functions	Held	Held	Held	Held

Rev. 6.00 Aug 04, 2006 page 416 of 680

REJ09B0145-0600



12.1.1 Features

The A/D converter has the following features.

- 10-bit resolution
- 12 input channels
- Conversion time: approx. 12.4 µs per channel (at 5 MHz operation)
- Built-in sample-and-hold function
- Interrupt requested on completion of A/D conversion
- A/D conversion can be started by external trigger input
- Use of module standby mode enables this module to be placed in standby mode in when not used.

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 12.1 Block Diagram of the A/D Converter

Rev. 6.00 Aug 04, 2006 page 418 of 680

REJ09B0145-0600

,a.ogpar .	,		, maneg mpar emanner .
Analog input 2	AN ₂	Input	Analog input channel 2
Analog input 3	AN ₃	Input	Analog input channel 3
Analog input 4	AN ₄	Input	Analog input channel 4
Analog input 5	AN ₅	Input	Analog input channel 5
Analog input 6	AN ₆	Input	Analog input channel 6
Analog input 7	AN ₇	Input	Analog input channel 7
Analog input 8	AN ₈	Input	Analog input channel 8
Analog input 9	AN ₉	Input	Analog input channel 9
Analog input 10	AN ₁₀	Input	Analog input channel 10
Analog input 11	AN ₁₁	Input	Analog input channel 11
External trigger input	ADTRG	Input	External trigger input for starting A/D co
12.1.4 Register Co	onfiguration	n	

 AV_{SS}

 AN_0

 AN_1

Input

Input

Input

Ground and reference voltage of analog

Analog input channel 0

Analog input channel 1

Analog ground

Analog input 0

Analog input 1

Table 12.2 shows the A/D converter register configuration.

A/D mode register

A/D start register

A/D result register H

A/D result register L

Clock stop register 1

Table 12.2	Register Configuration	

Table 12.2	Register Configuration		
Name	Abbr.	R/W	

AMR

ADSR

ADRRH

ADRRL

CKSTPRT1



Rev. 6.00 Aug 04, 2006 pag

Addres

H'FFC6

H'FFC7

H'FFC4

H'FFC5

H'FFFA

REJ09

Initial Value

H'30

H'7F

H'FF

Not fixed

Not fixed

RENESAS

R/W

R/W

R

R

R/W

Read/Write	,R	R	R	R	R	R	R	R	R	R	_	_	_	_
	ADRRH										ADF	RRL		

ADRRH and ADRRL together comprise a 16-bit read-only register for holding the result analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the bits in ADRRL.

ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRR during A/D conversion are not fixed. After A/D conversion is complete, the conversion stored as 10-bit data, and this data is held until the next conversion operation starts.

ADRRH and ADRRL are not cleared on reset.

12.2.2 A/D Mode Register (AMR)

Bit	7	6	5	4	3	2	1
	CKS	TRGE	_	_	СНЗ	CH2	CH1
Initial value	0	0	1	1	0	0	0
Read/Write	R/W	R/W	_	_	R/W	R/W	R/W

AMR is an 8-bit read/write register for specifying the A/D conversion speed, external toption, and the analog input pins.

Upon reset, AMR is initialized to H'30.

Rev. $6.00\,$ Aug $04,\,2006\,$ page $420\,$ of $680\,$

REJ09B0145-0600

* For information on conversion time settings for which operation is guarante section 15, Electrical Characteristics.

Bit 6: External trigger select (TRGE)

Bit 6 enables or disables the start of A/D conversion by external trigger input.

TRGE		Description
0		Disables start of A/D conversion by external trigger
1		Enables start of A/D conversion by rising or falling edge of external trigg ADTRG*
Note:	*	The external trigger (ADTRG) edge is selected by bit IEG4 of IEGR. See 1

Bits 5 and 4: Reserved bits

Bit 6

Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified.

select register (IEGR) in section 3.3.2 for details.

Rev. 6.00 Aug 04, 2006 pag

REJ09

U	1	Ü	Ü	AN_0	
0	1	0	1	AN ₁	
0	1	1	0	AN ₂	
0	1	1	1	AN ₃	
1	0	0	0	AN ₄	
1	0	0	1	AN ₅	
1	0	1	0	AN ₆	
1	0	1	1	AN ₇	
1	1	0	0	AN ₈	
1	1	0	1	AN ₉	
1	1	1	0	AN ₁₀	
1	1	1	1	AN ₁₁	
					*:

12.2.3 A/D Start Register (ADSR)

Bit	7	6	5	4	3	2	1
	ADSF	_	_	_	_	_	_
Initial value	0	1	1	1	1	1	1
Read/Write	R/W						

A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the c

The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A conversion.

edge of the external trigger signal, which also sets ADSF to 1. When conversion is cor converted data is set in ADRRH and ADRRL, and at the same time ADSF is cleared to Write: Starts A/D conversion

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.

12.2.4 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKST
Initial value	1	1	1	1	1	1	1
Read/Mrite	RΛΛ	R/M	RΛΛ	RΛΛ	RΛΛ	RΛΛ	RΛΛ/

CKSTPR1 is an 8-bit read/write register that performs module standby mode control is modules. Only the bit relating to the A/D converter is described here. For details of t see the sections on the relevant modules.

Bit 4: A/D converter module standby mode control (ADCKSTP)

Bit 4 controls setting and clearing of module standby mode for the A/D converter.

ADCKSTP	Description	
0	A/D converter is set to module standby mode	
1	A/D converter module standby mode is cleared	(

value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is

The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2 A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (I set to 1.

If the conversion time or input channel needs to be changed in the A/D mode register (a during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion in order to avoid malfunction.

12.3.2 Start of A/D Conversion by External Trigger Input

The A/D converter can be made to start A/D conversion by input of an external trigger External trigger input is enabled at pin ADTRG when bit IRQ4 in PMR1 is set to 1 and in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrup select register (IEGR) is detected at pin ADTRG, bit ADSF in ADSR will be set to 1, s

Figure 12.2 shows the timing.

conversion.




Figure 12.2 External Trigger Input Timing

Rev. 6.00 Aug 04, 2006 page 424 of 680

REJ09B0145-0600



ADSR	Reset	Functions Functions Held	Held	Held	Held
ADRRH	Held*	Functions Functions Held	Held	Held	Held
ADRRL	Held*	Functions Functions Held	Held	Held	Held
Note: *	Undefine	ed in a power-on reset.			

12.4 **Interrupts**

When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt requ (IRR2) is set to 1.

A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in i

enable register 2 (IENR2). For further details see section 3.3, Interrupts.

12.5 **Typical Use**

- An example of how the A/D converter can be used is given below, using channel 1 (p the analog input channel. Figure 12.3 shows the operation timing.
- input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D cor started by setting bit ADSF to 1. 2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion stored is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0,

1. Bits CH3 to CH0 of the A/D mode register (AMR) are set to 0101, making pin AN

- converter goes to the idle state. 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.



Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 12.3 Typical A/D Converter Operation Timing

Rev. 6.00 Aug 04, 2006 page 426 of 680 REJ09B0145-0600




Figure 12.4 Flow Chart of Procedure for Using A/D Converter (Polling by S

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 12.5 Flow Chart of Procedure for Using A/D Converter (Interrupts

12.6 Application Notes

12.6.1 Application Notes

- start register (ADSR) is cleared to 0.
 Changing the digital input signal at an adjacent pin during A/D conversion may advaffect conversion accuracy.

Data in ADRRH and ADRRL should be read only when the A/D start flag (ADSF)

When A/D conversion is started after clearing module standby mode, wait for 10 ϕ cycles before starting.

Rev. 6.00 Aug 04, 2006 page 428 of 680

REJ09B0145-0600

This LSI's analog input is designed such that conversion precision is guaranteed for as signal for which the signal source impedance is $10 \text{ k}\Omega$ or less. This specification is preenable the A/D converter's sample-and-hold circuit input capacitance to be charged w sampling time; if the sensor output impedance exceeds $10 \text{ k}\Omega$, charging may be insuff may not be possible to guarantee A/D conversion precision. However, a large capacitate provided externally, the input load will essentially comprise only the internal input rest $10 \text{ k}\Omega$, and the signal source impedance is ignored. However, as a low-pass filter effect in this case, it may not be possible to follow an analog signal with a large differential (e.g., $5 \text{ mV/}\mu\text{s}$ or greater) (see figure 12.6). When converting a high-speed analog significance buffer should be inserted.

12.6.3 Influences on Absolute Precision

Adding capacitance results in coupling with GND, and therefore noise in GND may a affect absolute precision. Be sure to make the connection to an electrically stable GNI

Care is also required to ensure that filter circuits do not interfere with digital signals o antennas on the mounting board.




Figure 12.6 Analog Input Circuit Example

Rev. 6.00 Aug 04, 2006 pag REJ09



Rev. 6.00 Aug 04, 2006 page 430 of 680 REJ09B0145-0600

13.1.1 **Features**

Features of the LCD controller/driver are given below.

Display capacity

Duty Cycle	Internal Driver	Segment External Expansion
Static	40 seg	256 seg
1/2	40 seg	128 seg
1/3	40 seg	64 seg
1/4	40 seg	64 seg
Note: * The ex	tornal expansion function for	LCD cogments is not implemented in

The external expansion function for LCD segments is not implemented in the Note: Group and H8/38447 Group.

 LCD RAM capacity 8 bits \times 32 bytes (256 bits)

when not used.

- Word access to LCD RAM
- All eight segment output pins can be used individually as port pins.
- Common output pins not used because of the duty cycle can be used for common of buffering (parallel connection).
- Display possible in operating modes other than standby mode
- Choice of 11 frame frequencies
- Built-in power supply split-resistance, supplying LCD drive power
- Use of module standby mode enables this module to be placed in standby mode in
- A or B waveform selectable by software

Rev. 6.00 Aug 04, 2006 pag

REJ09




Figure 13.1 Block Diagram of LCD Controller/Driver

Rev. 6.00 Aug 04, 2006 page 432 of 680

REJ09B0145-0600

Segment external expansion signal pin*	CL ₁	Output	Multiplexed as the display of clock, SEG ₄₀
	CL ₂	Output	Multiplexed as the display of clock, SEG ₃₉
	M	Output	Multiplexed as the LCD alto signal, SEG ₃₇
	DO	Output	Multiplexed as the serial dis
LCD power supply pins	V ₀ , V ₁ , V ₂ , V ₃	_	Used when a bypass capac connected externally, and v external power supply circu
Note: * The external expa Group and H8/384		LCD segm	ents is not implemented in th

COM₄ to COM₁

Output

13.1.4

LCD control register

Common output pins

Table 13.2 shows the register configuration of the LCD controller/driver.

LCR

Table 13.2 LCD Controller/Driver Registers

Register Configuration

Name	Abbr.	R/W	Initial Value	Address
_CD port control register	LPCR	R/W	H'00	H'FFC0

LCD control register 2	LCR2	R/W	H'60
LCD RAM	_	R/W	Undefined
Clock stop register 2	CKSTPR2	R/W	H'FF

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09

H'FFC1

H'FFC2

H'FFFB

H'F740 to I

(setting programmable) LCD common drive pins

or 1/2 duty

Pins can be used in paralle



R/W

H'80

Read/Write R/W R/W R/W R/W R/W R/W R/W LPCR is an 8-bit read/write register which selects the duty cycle and LCD driver pin fu

LPCR is initialized to H'00 upon reset.

Bits 7 to 5: Duty cycle select 1 and 0 (DTS1, DTS0), common function select (CMX)

The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifie or not the same waveform is to be output from multiple pins to increase the common dr when not all common pins are used because of the duty setting.

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM ₁ (initial value)	Do not use COM ₄ , COI COM ₂ .
0	0	1		COM ₄ to COM ₁	COM ₄ , COM ₃ , and COI the same waveform as
0	1	0	1/2 duty	COM ₂ to COM ₁	Do not use COM ₄ and
0	1	1		COM ₄ to COM ₁	COM ₄ outputs the sam as COM ₃ , and COM ₂ o same waveform as CO
1	0	0	1/3 duty	COM ₃ to COM ₁	Do not use COM ₄ .
1	0	1		COM ₄ to COM ₁	Do not use COM ₄ .
1	1	0	1/4 duty	COM ₄ to COM ₁	_
1	1	1			

Rev. 6.00 Aug 04, 2006 page 434 of 680 REJ09B0145-0600

4 11			Segmen	it drive	rs to be i	ased. The	e SGX = 0	0 setting	is selecte	ed
anu n	[8/38447	•			Functio	on of Pin	s SEG ₄₀ 1	to SEG₁		_
	D:4 0	Rit 2	Bit 1	Bit 0	SEG ₄₀ to	to	SEG ₂₄ to	to	SEG ₈ to	_
Bit 4 SGX	Bit 3 SGS3		SGS1	SGS0	SEG ₃₃	SEG_{25}	SEG ₁₇	SEG ₉	SEG₁	N
			SGS1	SGS0 0	SEG ₃₃	SEG ₂₅	SEG ₁₇ Port	SEG ₉	SEG ₁ Port	(i
SGX	SGS3	SGS2								

SGX

0 1

Description

SEG₄₀ to SEG₃₇ pins*

CL₁, CL₂, DO, and M pins

0	0	0	1	*	SEG	SEG	Port	Port	Port
0	0	1	0	*	SEG	SEG	SEG	Port	Port
0	0	1	1	*	SEG	SEG	SEG	SEG	Port
0	1	*	*	*	SEG	SEG	SEG	SEG	SEG
1	0	0	0	0	Port(*1) Port	Port	Port	Port
1	0	0	0	1	Do not	use			
1	0	0	1	*					
1	0	1	*	*					
1	1	*	*	*					

1. SEG₄₀ to SEG₃₇ are external expansion pins.

RENESAS

Rev. 6.00 Aug 04, 2006 pag

REJ0



display data control, and selects the frame frequency.

LCR is initialized to H'80 upon reset.

Bit 7: Reserved bit

Bit 7 is reserved; it is always read as 1 and cannot be modified.

Bit 6: LCD drive power supply on/off control (PSW)

Bit 6 can be used to turn the LCD drive power supply off when LCD display is not requipower-down mode, or when an external power supply is used. When the ACT bit is closer in standby mode, the LCD drive power supply is turned off regardless of the setting

(

Bit 5: Display function activate (ACT)

Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 l operation of the LCD controller/driver. The LCD drive power supply is also turned off of the setting of the PSW bit. However, register contents are retained.

Bit 5 ACT	Description	
0	LCD controller/driver operation halted	(
1	LCD controller/driver operates	

Rev. 6.00 Aug 04, 2006 page 436 of 680

REJ09B0145-0600



Bits 3 to 0: Frame frequency select 3 to 0 (CKS3 to CKS0)

Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, wa and subsleep mode, the system clock (ϕ) is halted, and therefore display operations are performed if one of the clocks from $\phi/2$ to $\phi/256$ is selected. If LCD display is require modes, ϕw , $\phi w/2$, or $\phi w/4$ must be selected as the operating clock.

Bit 3	t 3 Bit 2 Bit 1 Bit 0			Frame Frequ	ency*2	
CKS3	CKS2	CKS1	CKS0	Operating Clock	φ = 2 MHz	φ =
0	*	0	0	φW	128 Hz*3 (initi	al value
0	*	0	1	φw/2	64 Hz* ³	
0	*	1	*	φw/4	32 Hz* ³	
1	0	0	0	φ/2	_	244
1	0	0	1	ф/4	977 Hz	122
1	0	1	0	ф/8	488 Hz	61 H
1	0	1	1	ф/16	244 Hz	30.5
1	1	0	0	ф/32	122 Hz	_
1	1	0	1	ф/64	61 Hz	_
1	1	1	0	ф/128	30.5 Hz	_
1	1	1	1	φ/256	_	_

Notes: 1. This is the frame frequency in active (medium-speed, ϕ osc/16) mode when 2. When 1/3 duty is selected, the frame frequency is 4/3 times the value show

3. This is the frame frequency when $\phi w = 32.768 \text{ kHz}$.

waveform, and selects the duty cycle of the charge/discharge pulses which control disc of the power supply split-resistance from the power supply circuit.

LCR2 is initialized to H'60 upon reset.

Bit 7: A waveform/B waveform switching control (LCDAB)

Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive wave

Bit 7 LCDAB	Description	
0	Drive using A waveform	
1	Drive using B waveform	

Bits 6 and 5: Reserved bits

Bits 6 and 5 are reserved; they are always read as 1 and cannot be modified.

Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 0 and must not be written with 1.

Rev. 6.00 Aug 04, 2006 page 438 of 680 REJ09B0145-0600

1	1	*	*	1/32	
1	0	*	*	1/16	
0	1	1	1	0	Fixed low
0	1	1	0	6/8	
0	1	0	1	5/8	
0	1	0	0	4/8	

Bits 3 to 0 select the duty cycle while the power supply split-resistance is connected to supply circuit.

When a 0 duty cycle is selected, the power supply split-resistance is permanently disc

from the power supply circuit, so power should be supplied to pins $V_1,\,V_2,\,$ and V_3 by circuit.

Figure 13.2 shows the waveform of the charge/discharge pulses. The duty cycle is To




Figure 13.2 Example of A Waveform with 1/2 Duty and 1/2 Bias

Rev. 6.00 Aug 04, 2006 pag REJ09

disconnected



modules. Only the bit relating to the LCD controller/driver is described here. For deta other bits, see the sections on the relevant modules.

Bit 0: LCD controller/driver module standby mode control (LDCKSTP)

Bit 0 controls setting and clearing of module standby mode for the LCD controller/driv

Bit 0 LDCKSTP	Description	
0	LCD controller/driver is set to module standby mode	
1	LCD controller/driver module standby mode is cleared	(

Rev. 6.00 Aug 04, 2006 page 440 of 680

REJ09B0145-0600



a. Using 1/2 duty

When 1/2 duty is used, interconnect pins V_2 and V_3 as shown in figure 13.3.




Figure 13.3 Handling of LCD Drive Power Supply when Using 1/2 Du

b. Large-panel display

suitable for driving a large panel. If the display lacks sharpness when using a l refer to section 13.3.6, Boosting the LCD Drive Power Supply. When static or selected, the common output drive capability can be increased. Set CMX to 1 selecting the duty cycle. In this mode, with a static duty cycle pins COM₄ to C the same waveform, and with 1/2 duty the COM₁ waveform is output from pin

COM₁, and the COM₂ waveform is output from pins COM₄ and COM₃.

As the impedance of the built-in power supply split-resistance is large, it may

c. Luminance adjustment function (V₀ pin)

Connecting a resistance between the V₀ and V₁ pins enables the luminance to between the V₀ and V₁ pins enables the luminance to between the V₀ and V₁ pins enables the luminance to between the V₀ and V₁ pins enables the luminance to between the V₀ and V₁ pins enables the luminance to between the V₀ and V₁ pins enables the luminance to between the V₀ and V₁ pins enables the luminance to be tween the V₀ and V₁ pins enables the luminance to be tween the V₀ and V₁ pins enables the luminance to be tween the V₀ and V₁ pins enables the luminance to be tween the V₀ and V₁ pins enables the luminance to be tween the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the luminance to be the V₀ and V₁ pins enables the V₀ pins ena For details, see section 13.3.3, Luminance Adjustment Function (V₀ Pin).

Rev. 6.00 Aug 04, 2006 pag

REJ09






Figure 13.4 Examples of LCD Power Supply Pin Connections

- e. Low-power-consumption LCD drive system
 Use of a low-power-consumption LCD drive system enables the power consumption LCD drive to be optimized. For details, see section 13.3.4, Low-Po Consumption LCD Drive System.
- f. External expansion of segment Segment can be expanded by externally connecting the HD66100. For details, s 13.3.7, Connection to HD66100.

Rev. 6.00 Aug 04, 2006 page 442 of 680 REJ09B0145-0600

The frame frequency can be selected by setting bits CKS₃ to CKS₀. The frame should be selected in accordance with the LCD panel specification. For the clo method in watch mode, subactive mode, and subsleep mode, see section 13.3.5 in Power-Down Modes.

d. A or B waveform selection

Either the A or B waveform can be selected as the LCD waveform to be used by LCDAB.

REJ09

using the same kind of instruction as for ordinary RAM, and display is started automati turned on. Word- or byte-access instructions can be used for RAM setting.


	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
H'F740	SEG ₂	SEG ₂	SEG ₂	SEG ₂	SEG ₁	SEG ₁	SEG ₁
H'F753	SEG ₄₀	SEG ₄₀	SEG ₄₀	SEG ₄₀	SEG ₃₉	SEG ₃₉	SEG ₃₉
	↓ COM4	↓ COM₃	↓ COM2	↓ COM₁	↓ COM4	↓ COM₃	↓ COM2
	COIVI4	COIVIS	COIVIZ	COM	OOIVI4	COIVIS	COIVIZ

Figure 13.5 LCD RAM Map with Segments Not Externally Expanded (1/4)

Rev. 6.00 Aug 04, 2006 page 444 of 680

REJ09B0145-0600








Figure 13.7 LCD RAM Map with Segments Not Externally Expanded (1/2)




Figure 13.8 LCD RAM Map with Segments Not Externally Expanded (Stati

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 13.9 LCD RAM Map with Segment Externally Expanded (SGX = "1", SGS3 to SGS0 = "0000" 1/4 duty)

Rev. 6.00 Aug 04, 2006 page 448 of 680

REJ09B0145-0600




Figure 13.10 LCD RAM Map with Segment Externally Expanded (SGX = "1", SGS3 to SGS0 = "0000" 1/3 duty)

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 13.11 LCD RAM Map with Segment Externally Expanded (SGX = "1", SGS3 to SGS0 = "0000" 1/2 duty)

Rev. 6.00 Aug 04, 2006 page 450 of 680

REJ09B0145-0600




Figure 13.12 LCD RAM Map with Segment Externally Expanded (SGX = "1", SGS3 to SGS0 = "0000" static)

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 13.13 LCD Drive Power Supply Unit

Rev. 6.00 Aug 04, 2006 page 452 of 680 REJ09B0145-0600

power supply circuit for the LCD panel's current dissipation.

1. Principles

shown in figure 13.14. 2. The capacitors connected to V1, V2, and V3 are repeatedly charged and discharged

3. At this time, the charged potential is a potential corresponding to the V1, V2, a

1. Capacitors are connected as external circuits to LCD power supply pins V1, V

- cycle shown in figure 13.14, maintaining the potentials.
- respectively. (For example, with 1/3 bias drive, the charge for V2 is 2/3 that of for V3 is 1/3 that of V1.) 4. Power is supplied to the LCD panel by means of the charges accumulated in the
- capacitors. 5. The capacitances and charging/discharging periods of these capacitors are ther

1. During charging period Tc in the figure, the potential is divided among pins V

3. At this time, a slight voltage drop occurs due to the discharging; optimum valu

6. The charging and discharging periods can be selected by software.

determined by the current dissipation of the LCD panel.

- 2. Example of operation (with 1/3 bias drive)
- - V3 by the built-in split-resistance (the potential of V2 being 2/3 that of V1, an being 1/3 that of V1), as shown in figure 13.14, and external capacitors C1, C2 charged. The LCD panel is continues to be driven during this time.
 - 2. In the following discharging period, Tdc, charging is halted and the charge acc each capacitor is discharged, driving the LCD panel.
 - selected for the charging period and the capacitor capacitances to ensure that the affect the driving of the LCD panel.
 - 4. In this way, the capacitors connected to V1, V2, and V3 are repeatedly charge discharged in the cycle shown in figure 13.14, maintaining the potentials and c

driving the LCD panel.

Rev. 6.00 Aug 04, 2006 pag REJ09






Figure 13.14 Example of Low-Power-Consumption LCD Drive Operation




Figure 13.15 Output Waveforms for Each Duty Cycle (A Waveform

Rev. 6.00 Aug 04, 2006 pag

REJ0




Figure 13.16 Output Waveforms for Each Duty Cycle (B Waveform)

Rev. 6.00 Aug 04, 2006 page 456 of 680 REJ09B0145-0600



1/3 duty		Common output	V_3	V_2	V_1	١
		Segment output	V_2	V ₃	V _{SS}	\
	1/4 duty	Common output	V ₃	V_2	V ₁	١
		Segment output	V ₂	V ₃	Vss	١

13.3.5 **Operation in Power-Down Modes**

13.4.

Mode

Clock

φ

φw

In this LSI, the LCD controller/driver can be operated even in the power-down modes

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops therefore, unless ϕw , $\phi w/2$, or $\phi w/4$ has been selected by bits CKS3 to CKS0, the cloc supplied and display will halt. Since there is a possibility that a direct current will be the LCD panel in this case, it is essential to ensure that ϕ_W , $\phi_W/2$, or $\phi_W/4$ is selected. (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 mi

operating state of the LCD controller/driver in the power-down modes is summarized

modified to ensure that the frame frequency does not change.

Table 13.4 Power-Down Modes and Display Operation

Runs

Runs

Reset Active

Runs

Runs

, ,	ACT = "0"			Stops	Stops	Stops	Stops	Stops*
operation	ACT = "1"	Stops	Functions	Functions	Functions *3	Functions *3	Functions *3	Stops*
Notes: 1. The subclock oscillator does not stop, but clock supply is halted.								

Sleep

Runs

Runs

- 2. The LCD drive power supply is turned off regardless of the setting of the PSW bit.
 - Display operation is performed only if ϕw , $\phi w/2$, or $\phi w/4$ is selected as the operating
- The clock supplied to the LCD stops.

Watch

Stops

Runs

Rev. 6.00 Aug 04, 2006 pag REJ09

Subactive Subsleep

Stops

Runs

Stops

Runs

Stand

Stops Stops*




Figure 13.17 Connection of External Split-Resistance

Rev. 6.00 Aug 04, 2006 page 458 of 680 REJ09B0145-0600



Figure 13.18 shows examples of connection to an HD66100. The output level is deter combination of the data and the M pin output, but these combinations differ from thos HD66100. Table 13.3 shows the output levels of the LCD drive power supply, and fig and 13.16 show the common and segment waveforms for each duty cycle.

(1 or 0) being output at that instant. In standby mode, the expansion pins go to the high impedance (floating) state. When external expansion is implemented, the load in the LCD panel increases and the

When ACT is cleared to 0, operation stops with $CL_2 = 0$, $CL_1 = 0$, M = 0, and DO at t

power supply may not provide sufficient current capacity. In this case, measures show as described in section 13.3.6, Boosting the LCD Drive Power Supply.

REJ09




Figure 13.18 Connection to HD66100

Rev. 6.00 Aug 04, 2006 page 460 of 680

REJ09B0145-0600

at 3.0 V or above can be held down to virtually the same low level as when used at ap 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be prac same as the external voltage. It is, of course, also possible to use the same level of extrapply voltage and internal power supply voltage without using the internal power supply down circuit.

14.2 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{CC} pin, and connect a capacitance of appro μF , in the case of the H8/3847R, or approximately 0.33 μF , in the case of the H8/383448, between CV_{CC} and V_{SS} , as shown in figure 14.1. The internal step-down c made effective simply by adding this external circuit. In the external circuit interface, power supply voltage connected to V_{CC} and the GND potential connected to V_{SS} are the levels. For example, for port input/output levels, the V_{CC} level is the reference for the and the V_{SS} level is that for the low level. The LCD power supply and A/D converter power supply are not affected by the internal step-down circuit.




Figure 14.1 Power Supply Connection when Internal Step-Down Circuit i




Figure 14.2 Power Supply Connection when Internal Step-Down Circuit is N

14.4 H8/3847S Group

The H8/3847S Group has two V_{CC} pins, which should be interconnected externally.

14.5 Notes on Switching from the H8/3847R to the H8/38347 or H

Examine the following with regard to the power supply circuit.

- (1) If the internal power supply step-down circuit was used on the H8/3847R The stabilization capacitance value differs between the products. It is necessary to α value from 0.1 μF (H8/3847R) to 0.33 μF (H8/38347 or H8/38447). Note that these rough guidelines and it is still necessary to confirm system operation.
- (2) If the internal power supply step-down circuit was not used on the H8/3847R Use of the internal power supply step-down circuit of the H8/38347 or H8/38447 is recommended. Furthermore, operation at a V_{CC} of 3.6 V or greater is not guaranteed internal power supply step-down circuit is not used. It is therefore necessary to char CV_{CC} connection to use the internal power supply step-down circuit.

Rev. 6.00 Aug 04, 2006 page 462 of 680

REJ09B0145-0600



Table 13.1 Absolute Maximum 1
Item
Power supply voltage
Analog power supply voltage
Programming voltage
In a structural trans. Danta attack there Da

Programming v	/oltage	V_{PP}	–0.3 to +13.0	V
Input voltage Ports other than Ports B and		Vin	-0.3 to V _{CC} +0.3	V
	Ports B and C	AVin	-0.3 to AV _{CC} +0.3	V
Operating temperature			–20 to +75* ²	°C
Storage temperature			-55 to +125	°C
Notes: 1. Per	manent damage may occur to the	chip if ma	aximum ratings are exc	cee

Symbol

 V_{CC}

 AV_{CC}

Value

-0.3 to +7.0

-0.3 to +7.0


Unit


٧

V

operation should be under the conditions specified in Electrical Characteris Exceeding these values can result in incorrect operation and reduced relial

2. The operating temperature is the temperature range in which power (voltage in "Electrical Characteristics") can be applied to the chip.






All operating modes

- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used

Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.




- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit used

Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.

Rev. 6.00 Aug 04, 2006 page 464 of 680 REJ09B0145-0600




- Sleep (high-speed) mode (except CPU)
- · Internal power supply step-down circuit not used Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is \(\phi = 1 \) MHz.



- Active (medium-speed) mode (except A/D converter)
 Sleep (medium-speed) mode (except A/D converter)

• Internal power supply step-down circuit not used Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is ϕ =15.625kHz.




- Active (high-speed) mode
 Sleep (high-speed) mode (except CPU)
- Internal power supply step-down circuit used

Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is ϕ =1MHz.



- Active (medium-speed) mode (except A/D converter)
- Sleep (medium-speed) mode (except A/D converter)
- Internal power supply step-down circuit used


Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is ϕ =15.625kHz.



- Subactive mode
- · Subsleep mode (except CPU)
- · Watch mode (except CPU)

Rev. 6.00 Aug 04, 2006 pag REJ09





Active (high-speed) mode


- Class (high speed) me
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used and used

• Active (medium-speed) mode

1.8

- Sleep (medium-speed) mode
- Internal power supply step-down of

2.7



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down of

Rev. 6.00 Aug 04, 2006 page 466 of 680 REJ09B0145-0600

SI_1 , RXD_{31} , RXD_{32} , UD	$0.7\;V_{\text{CC}}$	_	V_{CC} + 0.3	V	V_{CC} = 4.0 V to 5.
	0.8 V _{CC}	_	V _{CC} + 0.3	-	Except the above
OSC ₁	0.8 V _{CC}	_	V _{CC} + 0.3	٧	V_{CC} = 4.0 V to 5.
	0.9 V _{CC}	_	V _{CC} + 0.3	=	Except the above
X ₁	0.9 V _{CC}	_	V _{CC} + 0.3	V	V _{CC} = 1.8 V to 5.
P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ ,	0.7 V _{CC}	_	V _{CC} + 0.3	V	V _{CC} = 4.0 V to 5.
P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃	0.8 V _{CC}	_	V _{CC} + 0.3	=	Except the above
PB ₀ to PB ₇ ,	0.7 V _{CC}	_	AV _{CC} + 0.3	-	V_{CC} = 4.0 V to 5.
PC ₀ to PC ₃	0.8 V _{CC}	_	AV _{CC} + 0.3	-	Except the above

Values

 $0.8\ V_{CC}$

 $0.9 \ V_{CC}$

Тур

Max

 $V_{CC} + 0.3$

 $V_{CC} + 0.3$

Min

Symbol Applicable Pins

RES, WKP₀ to WKP₇,

 \overline{IRQ}_0 to \overline{IRQ}_4 , AEVL,

AEVH, TMIC, TMIF,

TMIG, SCK₁, SCK₃₁,

SCK₃₂, ADTRG

Item

Input

high

voltage

 V_{IH}

Unit Test Condition

 $V_{CC} = 4.0 \text{ V to 5}.$

Except the abov

REJ09

RENESAS

		00			
Output high	V_{OH}	P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ ,		_	_
voltage		P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ ,		_	_
		P9 ₀ to P9 ₇ , PA ₀ to PA ₃	$V_{\text{CC}} - 0.3$	_	_
Output	V_{OL}	P1 ₀ to P1 ₇ , P4 ₀ to P4 ₂	_	_	0.6
voltage			_	_	0.5
		P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃		_	0.5
		P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇	_	_	1.5
			_	_	0.6
			_	_	0.5

 $P1_0$ to $P1_7$, $P2_0$ to $P2_7$, -0.3

 $P3_0$ to $P3_7$, $P4_0$ to $P4_3$, $P5_0$ to $P5_7$, $P6_0$ to $P6_7$, $P7_0$ to $P7_7$, $P8_0$ to $P8_7$, -0.3

P9₀ to P9₇, PA₀ to PA₃,

PB₀ to PB₇, PC₀ to PC₃

OSC₁

X1

-0.3

-0.3

-0.3

-0.3

0.2

 $0.2 V_{CC}$

 $0.1 V_{CC}$

 $0.1 V_{CC}$

 $0.3 V_{CC}$

 $0.2 \, V_{\text{CC}}$

Internal power sur step-down circuit

 V_{CC} = 4.0 V to 5.5

Except the above

 V_{CC} = 1.8 V to 5.5

 V_{CC} = 4.0 V to 5.5

Except the above

 $V_{CC} = 4.0 \text{ V to } 5.5$

 V_{CC} = 4.0 V to 5.5

 $V_{CC} = 4.0 \text{ V to } 5.5$ $I_{OL} = 10 \text{ mA}$ $V_{CC} = 4.0 \text{ V to } 5.5$ $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 0.4 \text{ mA}$

 $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 0.4 \text{ mA}$ $I_{OL} = 0.4 \text{ mA}$

 $-I_{OH}$ = 1.0 mA V_{CC} = 4.0 V to 5.5 $-I_{OH}$ = 0.5 mA $-I_{OH}$ = 0.1 mA

REJ09B0145-0600 **₹ENES∆S**

Rev. 6.00 Aug 04, 2006 page 468 of 680



		0					
Active mode current dissi-	I _{OPE1}	V _{cc}	_	4.5	6.5	mA	Active (high-sper mode $V_{CC} = 5 V$, $f_{OSC} = 10 MHz$
pation	I _{OPE2}	V _{cc}	_	1.3	2.0	mA	Active (medium- speed) mode V_{CC} = 5 V, f_{OSC} = 10 MHz, ϕ_{OSC} /128
Sleep mode current dissi- pation	I _{SLEEP}	V _{cc}	_	2.5	4.0	mA	$V_{CC} = 5 \text{ V},$ $f_{OSC} = 10 \text{ MHz}$
					Rev.	6.00 A	ug 04, 2006 pag

PA₀ to PA₃

PB₀ to PB₇,

PC₀ to PC₃

Pull-up -Ip

 C_{IN}

MOS

Input

capaci-

tance

current

P1₀ to P1₇, P3₀ to P3₇, 50.0

 $P5_0$ to $P5_7$, $P6_0$ to $P6_7$ —

All input pins except

power supply, RES,

P4₃, PB₀ to PB₇

RES

P4₃

PB₀ to PB₇



REJ09

 $V_{IN} = 0.5 V to$

 $AV_{CC} - 0.5 V$

 V_{CC} = 5 V, V_{IN} =

 V_{CC} = 2.7 V, V_{IN}

 $f = 1 MHz, V_{IN} = 0$

Ta = 25°C

1.0

300.0

15.0

80.0 15.0

50.0 15.0

15.0

35.0

μΑ

pF

Sub- sleep mode current dissi- pation	I _{SUBSP}	V _{cc}	_	7.5	16	μΑ	V_{CC} = 2.7 V, LCD 32 kHz crystal oscillator (ϕ_{SUB} = ϕ
Watch mode current dissi- pation	I _{WATCH}	V _{cc}	_	2.8	6.0	μΑ	V _{CC} = 2.7 V, 32 kł crystal oscillator LCD not used
Stand- by mode current dissi- pation	I _{STBY}	V _{cc}	_	1.0	5.0	μΑ	32 kHz crystal oscillator not used
RAM data retain- ing voltage	V _{RAM}	V _{CC}	1.5	_	_	V	
Allow- able	I _{OL}	Output pins except ports 2 and 3	_	_	2.0	mA	V_{CC} = 4.0 V to 5.5

Rev. 6.00	Aug 04, 2006	page 470 of 680

Ports 2 and 3

All output pins

ports 2 and 3

Ports 2 and 3

All output pins

Output pins except

output

current (per pin)

Allow-

able output

low

current (total)

 $\sum I_{OL}$

REJ09B0145-0600

low

RENESAS

10.0

0.5

40.0

0.08

20.0

 V_{CC} = 4.0 V to 5.5

 V_{CC} = 4.0 V to 5.5

 V_{CC} = 4.0 V to 5.5

AllOw-	Z - 10H	All Out
able		
output		
high		
current		
(total)		
	able output high current	output high current

10.0 Except the abov

Other LCD Power

Supply

Halted

Halted

Halted

Halted

Halted

Rev. 6.00 Aug 04, 2006 pag

Oscillato

System cl Crystal Subclock Pin $X_1 = G$

System cl

Subclock

System cl

REJ09

crystal

crystal

crystal

Pins

 V_{CC}

 V_{CC}

 V_{CC}

 V_{CC}

 V_{CC}

 V_{CC}

Notes:	Connect the TEST pin to V _{SS} .
	1. Applies to the Mask ROM products.

- 2. Applies to the HD6473847R.
- 3. Pin states during current measurement.

Mode	RES Pin	Internal State
Active (high-speed)	V _{CC}	Only CPU Operates
mode		
Active (medium-	-	
speed) mode		
Sleep mode	V_{CC}	Only timers operate

 V_{CC}

 V_{CC}

 V_{CC}

 V_{CC}

Subclock Pin $X_1 = 0$

Only CPU Operates

Only timers operate.

operates, CPU stops

CPU and timers both

CPU stops

stop

Only time base

- 4. The guaranteed temperature as an electrical characteristic for Die products 5. Excludes current in pull-up MOS transistors and output buffers. 6. When internal step-down circuit is used.

Subactive mode

Subsleep mode

Watch mode

Standby mode



Subclock oscilla- f_W X_1, X_2 — 32.768 — k tion frequency 38.4 Watch clock (ϕ_W) t_W X_1, X_2 — 30.5 — p_W or p_W cycle time p_W	• (1)	t _{cyc}		2	_	128	tosc
tion frequency $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	cycle time			_	_	244.1	μs
cycle time		f _W	X ₁ , X ₂	_	or	_	kHz
cycle time Instruction cycle 2 — to time		t _W	X ₁ , X ₂	_	or	_	μs
time	(1/	t _{subcyc}		2	_	8	t _W
*	,			2	_	_	t _{cyc}
Oscillation t_{rc} OSC ₁ , OSC ₂ — 20 45 μ	Oscillation	t	OSC ₄ OSC ₆		20	45	US

Values

Тур

Max

16

10

4

500

500 (1000)

500 (1000)

(1000)

Unit

MHz

ns

Test Condition

 V_{CC} = 4.5 V to 5.5 V

 V_{CC} = 2.7 V to 5.5 V

V_{CC} = 1.8 V to 5.5 V

 V_{CC} = 4.5 V to 5.5 V

 V_{CC} = 2.7 V to 5.5 V

 V_{CC} = 1.8 V to 5.5 V

Figure 15.10

Figure 15.10 V_{CC} = 2.2 V to 5.5 V

 V_{CC} = 2.2 V to 5.5 V

Except the above

Min

2

2

100

250

Applicable

OSC₁, OSC₂ 2

OSC₁, OSC₂ 62.5

Symbol Pins

 f_{OSC}

Item

System clock

OSC clock (\$\phi_{OSC}\$) tosc

stabilization time

oscillation

frequency

cycle time

RENESAS

0.1

8

50

2.0

ms

ms

s

Rev. 6.00 Aug 04, 2006 page 472 of 680 REJ09B0145-0600

 X_1, X_2

			_	_	10	_	V_{CC} = 2.7 V to 5.5 V
			_	_	25	_	V_{CC} = 1.8 V to 5.5 V
		X ₁	_	_	55.0	ns	
External clock fall time	t _{CPf}	OSC ₁	_	_	6	ns	V _{CC} = 4.5 V to 5.5 V
			_	_	10	_	V _{CC} = 2.7 V to 5.5 V
			_	_	25	_	V_{CC} = 1.8 V to 5.5 V
		X ₁	_	_	55.0	ns	
Pin RES low width	t _{REL}	RES	10	_	_	t _{cyc}	
Input pin high width	t _{iH}	IRQ₀ to IRQ₄ WKP₀ to WKP7, ADTRG, TMIC TMIF, TMIG, AEVL, AEVH		_	_	t _{cyc}	

13.02

15.26

6

or 13.02 ns

μs

ns

25

40

100

 V_{CC} = 4.5 V to 5.5 V

 V_{CC} = 2.7 V to 5.5 V

V_{CC} = 1.8 V to 5.5 V

 V_{CC} = 4.5 V to 5.5 V

OSC₁

 X_1

OSC₁

 t_{CPL}

 t_{CPr}

External clock

External clock

rise time

low width



REJ0

OD PILLINININIUM LODA modulation width t_{UDL}

Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

- 2. When internal power supply step-down circuit is not used.
- 3. Figures in parentheses are the maximum tosc rate with external clock input.
- 4. The guaranteed temperature as an electrical characteristic for Die products

Rev. 6.00 Aug 04, 2006 page 474 of 680 REJ09B0145-0600



Input clock low width	t _{SCKL}	SCK₁	0.4	_	_	t _{Scyc}	
Input clock rise	t _{SCKr}	SCK₁	_	_	60.0	ns	V_{CC} = 4.0 V to 5.5 V
time			_	_	80.0	ns	Except the above
Input clock fall	t _{SCKf}	SCK₁	_	_	60.0	ns	V _{CC} = 4.0 V to 5.5 V
time			_	_	80.0	ns	Except the above
Serial output	t _{SOD}	SO ₁	_	_	200.0	ns	V _{CC} = 4.0 V to 5.5 V
data delay time			_	_	350.0	ns	Except the above
Serial input data	t _{SIS}	SI ₁	200.0	_	_	ns	V_{CC} = 4.0 V to 5.5 V
setup time			400.0	_		ns	Except the above
Serial input data	t _{SIH}	SI ₁	200.0	_	_	ns	V _{CC} = 4.0 V to 5.5 V

width

hold time

400.0 Except the above ns

Notes: 1. When internal power supply step-down circuit is not used. 2. The guaranteed temperature as an electrical characteristic for Die products

Rev. 6.00 Aug 04, 2006 pag

REJ0

Transmit data delay time	t _{TXD}	_	_	1	t _{cyc} or	V _{CC} = 4.0 V to 5.5 V
(synchronous)		_	_	1	t _{subcyc}	Except the above
Receive data setup time	t _{RXS}	200.0	_	_	ns	V _{CC} = 4.0 V to 5.5 V
(synchronous)		400.0	_	_	_	Except the above
Receive data hold time	t _{RXH}	200.0	_	_	ns	V _{CC} = 4.0 V to 5.5 V
(synchronous)		400.0	_	_	_	Except the above
Natara A Milara internal				:		

0.4

0.6

Notes: 1. When internal power supply step-down circuit is not used

 t_{SCKW}

2. The guaranteed temperature as an electrical characteristic for Die products

Rev. 6.00 Aug 04, 2006 page 476 of 680 REJ09B0145-0600

Input clock pulse width

RENESAS

oapaoitarioc						
Allowable signal source impedance	R _{AIN}	_	_	10.0	kΩ	
Resolution (data length)		_	_	10	bit	
Nonlinearity error		_	_	±2.5	LSB	AV_{CC} = 2.7 V to 5.5 V_{CC} = 2.7 V to 5.5 V
		_	_	±5.5		AV_{CC} = 2.0 V to 5.5 V_{CC} = 2.0 V to 5.5 V
		_	_	±7.5		Except the above
Quantization error		_	_	±0.5	LSB	
Absolute accuracy		_	_	±3.0	LSB	AV_{CC} = 2.7 V to 5.5 V_{CC} = 2.7 V to 5.5 V
		_	_	±6.0		AV_{CC} = 2.0 V to 5.5 V_{CC} = 2.0 V to 5.5 V
		_	_	±8.0		Except the above
Conversion time		12.4	_	124	μs	AV_{CC} = 2.7 V to 5.5 V_{CC} = 2.7 V to 5.5 V
		62	_	124		Except the above
2. 3. 4. 5.	Set $AV_{CC} = V_{CC}$ when AI_{STOP1} is the current in AI_{STOP2} is the current a while the A/D converte When internal powers Conversion time: 62 μ The guaranteed temper	n active at reset er is idle supply s s	and sl and in tep-do	eep mode standby, v wn circuit	es while t watch, su is not us	ibactive, and subsleed.

Item

voltage

Analog power

supply voltage Analog input

Analog power

Analog input

capacitance

supply current Alstop1

Symbol Pins

 AV_{CC}

 AV_CC

 AV_{CC}

 AV_CC

 AV_{CC}

 AV_{IN}

 AI_{OPE}

Al_{STOP2}

 C_{AIN}

Min

1.8

 AN_0 to $AN_{11} - 0.3$

 AN_0 to AN_{11} —

Typ

600

Max

5.5

1.5

5

15.0

 $AV_{CC} + 0.3 V$

Unit

mΑ

μΑ

μΑ

pF

Test Condition

 $AV_{CC} = 5.0 V$

Rev. 6.00 Aug 04, 2006 pag



REJ09

Notes: 1.	The voltage drop from power supply pins $V_1,V_2,V_3,$ and V_{SS} to each segment common pin.
2.	When the liquid crystal display voltage is supplied from an external power so ensure that the following relationship is maintained: $V_1 \ge V_2 \ge V_3 \ge V_{SS}$.
3.	The guaranteed temperature as an electrical characteristic for Die products i

Applicable values

Min

0.5

2.2

Тур

3.0

Pins

SEG₁ to

COM₁ to

SEG₄₀

COM₄

 V_1

Symbol

 R_{LCD}

 V_{LCD}

Item

Segment driver V_{DS}

Common driver V_{DC}

drop voltage

drop voltage

LCD power

supply split-

Liquid crystal

display voltage

resistance

Test

Conditions

 $V_1 = 2.7 \text{ V to } 5.5 \text{ V}$

 $V_1 = 2.7 \text{ V to } 5.5 \text{ V}$

 $I_D = 2 \mu A$

 $I_D = 2 \mu A$

and V_{SS}

Between V₁

Unit

٧

٧

 $M\Omega$

٧

Max

0.6

0.3

9.0

5.5

Rev. 6.00 Aug 04, 2006 page 478 of 680

Clock setup time	t _{CSU}	CL ₁ , CL ₂	500.0	_	_	ns	*1
Data setup time	t _{SU}	DO	300.0	_	_	ns	*1
Data retaining time	t _{DH}	DO	300.0	_	_	ns	*1
M delay time	t _{DM}	M	-1000.0		1000.0	ns	*1
Clock rise/fall time	t _{CT}	CL ₁ , CL ₂	_	_	170.0	ns	

Notes: 1. When the frame frequency is set at 488 Hz to 30.5 Hz.

when the frame frequency is set at 488 Hz to 30.5 Hz.
 The guaranteed temperature as an electrical characteristic for Die products

Rev. 6.00 Aug 04, 2006 pag


REJO


Power supply \	voitage	Vcc	-0.3 to $+7.0$
Analog power	supply voltage	AV _{CC}	-0.3 to +7.0
Programming v	voltage	V_{PP}	-0.3 to +13.0
Input voltage	Ports other than Ports B and C	Vin	-0.3 to V _{CC} +0.3
	Ports B and C	AVin	-0.3 to AV _{CC} +0.3
Operating temp	perature	Topr	-40 to +85
Storage tempe	rature	Tstg	-55 to +125
Note: Permar	ent damage may occur to the chi	n if maxim	um ratings are exceede

Note: Permanent damage may occur to the chip if maximum ratings are exceeded. No operation should be under the conditions specified in Electrical Characteristics. these values can result in incorrect operation and reduced reliability.

Rev. 6.00 Aug 04, 2006 page 480 of 680 REJ09B0145-0600

RENESAS






fw (kHz)

- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used


Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.



- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit used

Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.

All operating modes



• Sleep (high-speed) mode (except CPU)

· Active (high-speed) mode

15.625 (7.813)


5.5

Active (medium-speed) mode (except A/D converter)
 Sleep (medium-speed) mode (except A/D converter)

2.7


1.8

• Internal power supply step-down circuit not used Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is ϕ =15.625kHz.




- Active (high-speed) mode
- · Sleep (high-speed) mode (except CPU)
- Internal power supply step-down circuit used


Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is ϕ =1MHz.



- Active (medium-speed) mode (except A/D converter)
- Sleep (medium-speed) mode (except A/D converter)
- Internal power supply step-down circuit used

Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating





- Subactive mode
- Subsleep mode (except CPU)
- · Watch mode (except CPU)

4.5 1.8 2.7 5.5 AVcc (V)


• Active (high-speed) mode

- Sleep (high-speed) mode
- Internal power supply step-down circuit not used and used
- Sleep (medium-speed) mode • Internal power supply step-down

• Active (medium-speed) mode

1.8

2.7



- Active (medium-speed) mode

Rev. 6.00 Aug 04, 2006 pag

REJ0

• Sleep (medium-speed) mode • Internal power supply step-down

P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ ,	0.7 V _{CC}	_	V _{CC} + 0.3
P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ ,			
P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃	0.8 V _{CC}	_	V _{CC} + 0.3
PB ₀ to PB ₇ ,	$0.7~V_{\text{CC}}$	_	AV _{CC} + 0.3
PC ₀ to PC ₃	0.8 V _{CC}	_	AV _{CC} + 0.3

SI₁, RXD₃₁, RXD₃₂, UD 0.7 V_{CC}

Item

Input

high

voltage

 V_{IH}

Symbol Applicable Pins

OSC₁

 X_1

RES, WKP₀ to WKP₇,

ĪRQ₀ to ĪRQ₄, AEVL,

AEVH, TMIC, TMIF, TMIG, SCK₁, SCK₃₁,

SCK₃₂, ADTRG

Values

 $0.8\ V_{\text{CC}}$

 $0.9\ V_{CC}$

 $0.8\ V_{\text{CC}}$

 $0.8\ V_{\text{CC}}$

 $0.9 \ V_{\text{CC}}$

 $0.9 \ V_{\text{CC}}$

Тур

Max

 $V_{CC} + 0.3$

 .3 V

Min

Unit Test Condition

 V_{CC} = 4.0 V to 5.5

Except the above

 $V_{CC} = 4.0 \text{ V to } 5.5$

Except the above

 V_{CC} = 4.0 V to 5.5

Except the above

 V_{CC} = 1.8 V to 5.5

 V_{CC} = 4.0 V to 5.5

Except the above

 $V_{CC} = 4.0 \text{ V to } 5.5$

Except the above

9		1 00 10 1 07, 1 10 10 1 12,			
voltage		P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ ,	V _{CC} - 0.5	_	_
		$P9_0$ to $P9_7$, PA_0 to PA_3	V _{CC} - 0.3	_	_
Output	V_{OL}	P1 ₀ to P1 ₇ , P4 ₀ to P4 ₂	_	_	0.6
voltage			_	_	0.5
		P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃	_	_	0.5
		P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇	_	_	1.5
			_	_	0.6
			_	_	0.5

 $P1_0$ to $P1_7$, $P2_0$ to $P2_7$, -0.3

 $P1_0$ to $P1_7$, $P2_0$ to $P2_7$, $V_{CC} - 1.0$

P3₀ to P3₇, P4₀ to P4₃, P5₀ to P5₇, P6₀ to P6₇, $P7_0$ to $P7_7$, $P8_0$ to $P8_7$, -0.3

 $P9_0$ to $P9_7$, PA_0 to PA_3 ,

P3₀ to P3₇, P4₀ to P4₂,

PB₀ to PB₇, PC₀ to PC₃

OSC₁

X1

Output V_{OH}

high

-0.3

-0.3

-0.3

-0.3

RENESAS

REJ09

Rev. 6.00 Aug 04, 2006 pag

٧

٧

٧

Internal power s step-down circui

 $V_{CC} = 4.0 \text{ V to 5}.$

Except the abov

 $V_{CC} = 1.8 \text{ V to 5}.$

 $V_{CC} = 4.0 \text{ V to 5}.$

Except the abov

 $V_{CC} = 4.0 \text{ V to 5}.$

 $V_{CC} = 4.0 \text{ V to 5}.$ $-I_{OH} = 0.5 \text{ mA}$ $-I_{OH} = 0.1 \text{ mA}$ $V_{CC} = 4.0 \text{ V to 5}.$ I_{OL} = 1.6 mA $I_{OL} = 0.4 \text{ mA}$ I_{OL} = 0.4 mA

 $V_{CC} = 4.0 \text{ V to 5}.$ I_{OL} = 10 mA $V_{CC} = 4.0 \text{ V to 5}.$ I_{OL} = 1.6 mA $I_{OL} = 0.4 \text{ mA}$

 $-I_{OH} = 1.0 \text{ mA}$

0.2

 $0.2 V_{CC}$

 $0.1 V_{CC}$

 $0.1 V_{CC}$

 $0.3 \ V_{CC}$

 $0.2\ V_{\text{CC}}$

			_	_	15.0
		P4 ₃	_	_	50.0
			_	_	15.0
		PB ₀ to PB ₇	_	_	15.0
Active mode current dissi-	I _{OPE1}	V _{cc}	_	4.5	6.5
pation	I _{OPE2}	V _{cc}	_	1.3	2.0
Sleep mode current dissi- pation	I _{SLEEP}	V _{cc}	_	2.5	4.0
рацоп					

PA₀ to PA₃

PB₀ to PB₇,

PC₀ to PC₃

Pull-up -lp

 C_{IN}

MOS

Input

tance

capaci-

current

P1₀ to P1₇, P3₀ to P3₇, 50.0

 $P5_0$ to $P5_7$, $P6_0$ to $P6_7$ —

All input pins except

power supply, RES,

P4₃, PB₀ to PB₇

RES

Rev. 6.00 Aug 04, 2006 page 486 of 680 REJ09B0145-0600 RENESAS $V_{IN} = 0.5 \text{ V to}$

 $AV_{CC} - 0.5 V$

 $V_{CC} = 5 \text{ V}, V_{IN} = 0$

 $V_{CC} = 2.7 \text{ V}, V_{IN} =$

 $f = 1 MHz, V_{IN} = 0$

Active (high-spee

 f_{OSC} = 10 MHz

mode $V_{CC} = 5 V$ $f_{OSC} = 10 \text{ MHz}$ Active (mediumspeed) mode $V_{CC} = 5 V$, f_{OSC} = 10 MHz, $\phi_{OSC}/128$ $V_{CC} = 5 V$

Ta = 25°C

1.0

300.0

15.0

0.08

35.0

μΑ

pF

mΑ

mΑ

Sub- sleep mode current dissi- pation	I _{SUBSP}	V _{cc}	_	7.5	16	μА	V_{CC} = 2.7 V, LCI 32 kHz crystal oscillator (ϕ_{SUB} =
Watch mode current dissi- pation	I _{WATCH}	V _{cc}	_	2.8	6.0	μА	V _{CC} = 2.7 V, 32 F crystal oscillator LCD not used
Stand- by mode current dissi- pation	I _{STBY}	V _{cc}	_	1.0	5.0	μА	32 kHz crystal oscillator not use
RAM data retain- ing voltage	V _{RAM}	Vcc	1.5	_	_	V	
Allow- able	I _{OL}	Output pins except ports 2 and 3	_	_	2.0	mA	V _{CC} = 4.0 V to 5.
output low		Ports 2 and 3	_	_	10.0		V _{CC} = 4.0 V to 5.

Ports 2 and 3 0.08 low All output pins 20.0 current (total)

All output pins

ports 2 and 3

Output pins except

low

current (per pin)

Allow-

output

able

 $\sum I_{OL}$

0.5

40.0

Rev. 6.00 Aug 04, 2006 pag REJ0

 $V_{CC} = 4.0 \text{ V to 5}.$

 V_{CC} = 4.0 V to 5.



WIIOW-Z - IOH All Output pills able output high current (total)

10.0 Except the above

Halted

Halted

Halted

Halted

Oscillator

System clo Crystal Subclock of Pin $X_1 = G$

System clo

Subclock of

System clo

crystal

crystal

crystal Subclock of Pin $X_1 = G$

10.0

Notes: Connect the TEST pin to V_{SS}. 1. Applies to the Mask ROM products.

- 2. Applies to the HD6473847R.
- 3. Pin States during Current Dissipation Measurement

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply
Active (high-speed) mode	V_{CC}	Only CPU Operates	V_{CC}	Halted
Active (medium- speed) mode	_			

Sleep mode V_{CC} V_{CC} Only timers operate Subactive mode V_{CC} Only CPU Operates V_{CC} Subsleep mode Only timers operate, V_{CC} V_{CC} CPU stops

Watch mode V_{CC} Only time base V_{CC} operates, CPU stops Standby mode V_{CC} CPU and timers both V_{CC} stop

- 4. Excludes current in pull-up MOS transistors and output buffers. 5. When internal step-down circuit is used.

REJ09B0145-0600

Rev. 6.00 Aug 04, 2006 page 488 of 680

RENESAS

Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition
System clock	f _{OSC}	OSC ₁ , OSC ₂	2	_	16	MHz	V _{CC} = 4.5 V to 5.5 V
oscillation frequency			2	_	10	-	V _{CC} = 2.7 V to 5.5 V
nequency			2	_	4	-	V _{CC} = 1.8 V to 5.5 V
OSC clock (ϕ_{OSC}) cycle time	tosc	OSC ₁ , OSC ₂	62.5	_	500 (1000)	ns	V _{CC} = 4.5 V to 5.5 V
			100	_	500 (1000)	-	V _{CC} = 2.7 V to 5.5 V
			250	_	500 (1000)	-	V _{CC} = 1.8 V to 5.5 V
System clock (\$\phi\$)	t _{cyc}		2		128	tosc	
cycle time			_		244.1	μs	_
Subclock oscilla- tion frequency	f _W	X ₁ , X ₂	_	32.768 or 38.4	_	kHz	
Watch clock (φ _W) cycle time	tw	X ₁ , X ₂	_	30.5 or 26.0	_	μs	
Subclock (φ _{SUB}) cycle time	t _{subcyc}		2	_	8	t _W	
Instruction cycle			2	_	_	t _{cyc}	
time						$t_{\text{subcyc}} \\$	
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45	μs	Figure 15.10 V _{CC} = 2.2 V to 5.5 V
			_	0.1	8	ms	Figure 15.10 V _{CC} = 2.2 V to 5.5 V
			_	_	50	ms	Except the above
		X ₁ , X ₂	_	_	2.0	S	

Values

Applicable



External clock low width	t _{CPL}	OSC ₁	25	_	_	ns	V_{CC} = 4.5 V to 5.5 V
			40	_	_	_	V _{CC} = 2.7 V to 5.5 V
			100	_	_	_	V _{CC} = 1.8 V to 5.5 V
		X ₁	_	15.26 or 13.02	_	μs	
External clock rise time	t _{CPr}	OSC ₁	_	_	6	ns	V _{CC} = 4.5 V to 5.5 V
			_	_	10	_	V _{CC} = 2.7 V to 5.5 V
			_	_	25	_	V _{CC} = 1.8 V to 5.5 V
		X ₁	_	_	55.0	ns	
External clock fall time	t _{CPf}	OSC ₁	_	_	6	ns	V _{CC} = 4.5 V to 5.5 V
			_	_	10	_	V _{CC} = 2.7 V to 5.5 V
			_	_	25	_	V _{CC} = 1.8 V to 5.5 V
		X ₁	_	_	55.0	ns	
Pin RES low width	t _{REL}	RES	10	_	_	t _{cyc}	
Input pin high width	t _{iH}	IRQ₀ to IRQ₄ WKP₀ to WKP₁, ADTRG, TMIC TMIF, TMIG, AEVL, AEVH		_	_	t _{cyc} t _{subcyc}	

13.02



 \dot{m} modulation width t_{UDL}

- Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).
 - 2. When internal power supply step-down circuit is not used.
 - 3. Figures in parentheses are the maximum tosc rate with external clock input.

Rev. 6.00 Aug 04, 2006 pag

REJ0

width							
Input clock low width	t _{SCKL}	SCK₁	0.4	_	_	t _{Scyc}	
Input clock rise	t _{SCKr}	SCK ₁	_	_	60.0	ns	V _{CC} = 4.0 V to 5.5 V
time			_	_	80.0	ns	Except the above
Input clock fall	t _{SCKf}	SCK ₁	_	_	60.0	ns	V_{CC} = 4.0 V to 5.5 V
time			_	_	80.0	ns	Except the above
Serial output	t_{SOD}	SO ₁	_	_	200.0	ns	V_{CC} = 4.0 V to 5.5 V
data delay time			_	_	350.0	ns	Except the above
Serial input data	t_{SIS}	SI ₁	200.0	_	_	ns	V_{CC} = 4.0 V to 5.5 V
setup time			400.0	_	_	ns	Except the above
Serial input data	t _{SIH}	SI ₁	200.0	_	_	ns	V_{CC} = 4.0 V to 5.5 V
hold time			400.0	_	_	ns	Except the above

Note: * When internal power supply step-down circuit is not used.

Rev. 6.00 Aug 04, 2006 page 492 of 680 REJ09B0145-0600



Input clock pulse width	t _{SCKW}	0.4	_	0.6	t_{Scyc}	
Transmit data delay time	t_{TXD}	_	_	1	t _{cyc} or	V _{CC} = 4.0 V to 5.5 V
(synchronous)		_	_	1	t _{subcyc}	Except the above
Receive data setup time	t _{RXS}	200.0	_	_	ns	V _{CC} = 4.0 V to 5.5 V
(synchronous)		400.0	_	_	 ;	Except the above
Receive data hold time	t _{RXH}	200.0	_	_	ns	V _{CC} = 4.0 V to 5.5 V
(synchronous)		400.0	_	_		Except the above

Rev. 6.00 Aug 04, 2006 pag REJ09

	01012	00				- F	
Analog input capacitance		AN ₀ to AN ₁₁	_	_	15.0	pF	
Allowable signal source impedance	R _{AIN} e		_	_	10.0	kΩ	
Resolution (data length))		_	_	10	bit	
Nonlinearity error			_	_	±2.5	LSB	AV_{CC} = 2.7 V to 5.5 V V_{CC} = 2.7 V to 5.5 V
			_	_	±5.5		AV _{CC} = 2.0 V to 5.5 V V _{CC} = 2.0 V to 5.5 V
			_	_	±7.5	_	Except the above
Quantization error	1		_	_	±0.5	LSB	
Absolute accuracy			_	_	±3.0	LSB	AV_{CC} = 2.7 V to 5.5 V V_{CC} = 2.7 V to 5.5 V
			_	_	±6.0	_	AV _{CC} = 2.0 V to 5.5 V V _{CC} = 2.0 V to 5.5 V
			_	_	±8.0		Except the above
Conversion time			12.4	_	124	μs	AV_{CC} = 2.7 V to 5.5 V V _{CC} = 2.7 V to 5.5 V
			62	_	124		Except the above
2. 3.	Al _{STOP1} is t Al _{STOP2} is t while the A When inter		active reset a is idle apply st	and sleand in s	eep modes standby, wa	while thatch, su	ne A/D converter is id bactive, and subslee ed.

Rev. 6.00 Aug 04, 2006 page 494 of 680

REJ09B0145-0600

Item

Analog power

supply voltage

supply current Alstop1

Analog input

voltage Analog power Symbol Pins

 AV_{CC}

 $\mathsf{AV}_{\mathsf{C}\underline{\mathsf{C}}}$

 AV_CC

 AV_CC

 AV_{CC}

 AV_{IN}

 AI_{OPE}

 AI_{STOP2}

Min

1.8

 AN_0 to $AN_{11} - 0.3$

Typ

600

Max

5.5

1.5

5

 $AV_{CC} + 0.3 V$



Unit

V

mA

μΑ

μΑ

Test Condition

 $AV_{CC} = 5.0 V$

RENESAS

drop vo	oltaç	ge		COM ₄					$V_1 = 2.7 \text{ V to } 5.5 \text{ V}$
LCD po supply resistar	spli	t-	R _{LCD}		0.5	3.0	9.0	ΜΩ	Between V ₁ and V _{SS}
Liquid o	,		V _{LCD}	V ₁	2.2	_	5.5	V	
Notes:	1.		voltage mon pir		ower sup	ply pins	s V ₁ , V ₂	, V ₃ , an	d V _{SS} to each segme
	2.								an external power s $\geq V_2 \geq V_3 \geq V_{SS}$.

Pins

SEG₁ to

COM₁ to

SEG₄₀

Symbol

Item

Segment driver V_{DS}

Common driver V_{DC}

drop voltage

Applicable values

Min

Тур

Test

Conditions

 $V_1 = 2.7 \text{ V to } 5.5 \text{ V}$

 $V_1 = 2.7 \text{ V to } 5.5 \text{ V}$

 $I_D = 2 \mu A$

 $I_D = 2 \mu A$

Unit

٧

V

Max

0.6

0.3

	Cicol iow width	CVVL	OLZ	000.0			110	
	Clock setup time	t _{CSU}	CL ₁ , CL ₂	500.0	_	_	ns	*
	Data setup time	t _{SU}	DO	300.0	_	_	ns	*
•	Data retaining time	t _{DH}	DO	300.0	_	_	ns	*
	M delay time	t_{DM}	М	-1000.0	_	1000.0	ns	*
•	Clock rise/fall time	t _{CT}	CL ₁ , CL ₂	_		170.0	ns	

Note: * When the frame frequency is set at 488 Hz to 30.5 Hz.

Rev. 6.00 Aug 04, 2006 page 496 of 680 REJ09B0145-0600

RENESAS

		•			
		Port B, C	AVin	-0.3 to AV _{CC} +0.3	٧
Opera	ting	temperature	Topr	–20 to +75 (Regular specifications)	°C
				-40 to +85 (wide-range specifications)	•
				+75 (products shipped as chips)*2	
Storag	je te	mperature	Tstg	-55 to +125	°C
Note:		operation should be unde Exceeding these values c	r the conditions s an result in incor	if maximum ratings are excerpecified in Electrical Charact rect operation and reduced reure is between –20 and +75°C	eris eliat

 AV_{CC}

Ports other than Port B, Vin


-0.3 to +4.3-0.3 to V_{CC} +0.3


٧

Analog power supply voltage

Input voltage

Rev. 6.00 Aug 04, 2006 pag REJ09






- Active (high-speed) mode
- Sleep (high-speed) mode


• All operating modes

fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.




- Active (medium-speed) mode (except A/D converter)
- Sleep (medium-speed) mode (except A/D converter)


Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is 6=15.625kHz.



3. Analog power supply voltage and A/D converter operating range



- Active (high-speed) mode
- Sleep (high-speed) mode



- Active (medium-speed) m
- Sleep (medium-speed) m

	P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃			
	PB ₀ to PB ₇ , PC ₀ to PC ₃	0.8 V _{CC}	_	AV _{CC} + 0.3
Input low V _{IL} voltage	$\begin{array}{c} \overline{\text{RES}}, \overline{\text{WKP}_0} \text{ to } \overline{\text{WKP}_7}, \\ \overline{\text{IRQ}_0} \text{ to } \overline{\text{IRQ}_4}, \text{ AEVL}, \\ \text{AEVH, TMIC, TMIF,} \\ \text{TMIG, SCK}_1, \text{SCK}_{31}, \\ \text{SCK}_{32}, \overline{\text{ADTRG}} \end{array}$	-0.3	_	0.1 V _{cc}
	SI ₁ , RXD ₃₁ , RXD ₃₂ , UD	-0.3	_	$0.2\ V_{\text{CC}}$
	OSC ₁	-0.3	_	0.1 V _{CC}
	X1	-0.3	_	$0.1~V_{\text{CC}}$
	P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃ , PB ₀ to PB ₇ , PC ₀ to PC ₃		_	0.2 V _{CC}
Output V _{OH} high voltage	P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃	V _{CC} - 0.3	_	_
Rev. 6.00 Aug (REJ09B0145-06	04, 2006 page 500 of 600	680 REN	ES	ΛS

nL3, WKF0 to WKF7, 0.9 VCC

SI₁, RXD₃₁, RXD₃₂, UD 0.8 V_{CC}

 $0.9\ V_{CC}$

0.9 V_{CC}

 V_{CC} + 0.3

V_{CC} + 0.3

 $V_{CC} + 0.3$

V_{CC} + 0.3

٧

٧

٧

٧

٧

 $-I_{OH} = 0.1 \text{ mA}$

 \overline{IRQ}_0 to \overline{IRQ}_4 , AEVL,

AEVH, TMIC, TMIF, TMIG, SCK₁, SCK₃₁, SCK₃₂, $\overline{\text{ADTRG}}$

OSC₁

 X_1

IIIput

high

voltage

	PC₀ to PC₃					$AV_{CC} - 0.5 V$
-lp	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	10.0	_	300.0	μA	$V_{CC} = 3 \text{ V}, V_{IN} =$
C _{IN}	All input pins except power supply	_	_	15.0	pF	f = 1 MHz, V _{IN} =0 Ta = 25°C
I _{OPE1}	V _{cc}	_	0.4	*3	mA	Active (high-spector) mode $V_{CC} = 1.8 \text{ V},$ $f_{OSC} = 2 \text{ MHz}$
		_	1.4	*3	_	Active (high-spec mode $V_{CC} = 3 V$, $f_{OSC} = 4 MHz$
		_	3.5	5.5		Active (high-specimode V _{CC} = 3 V, f _{OSC} = 10 MHz
	C _{IN}	-lp P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ C _{IN} All input pins except power supply	-lp P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , 10.0 P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ C _{IN} All input pins except power supply	-Ip P1₀ to P1₀, P3₀ to P3₀, P6₀ to P6₀ 10.0 — P5₀ to P5₀, P6₀ to P6₀ — — CIN All input pins except power supply — — I₀PE1 Vcc — 0.4 — 1.4	-Ip P1₀ to P1₀, P3₀ to P3₀, P6₀ to P6₀ 10.0 — 300.0 C _{IN} All input pins except power supply — — 15.0 I _{OPE1} V _{CC} — 0.4 *³ — 1.4 *³	-Ip P1₀ to P1₀, P3₀ to P3₀, P6₀ to P6₀ 10.0 — 300.0 µA C _{IN} All input pins except power supply — — 15.0 pF I _{OPE1} V _{CC} — 0.4 *3 mA — 1.4 *3

P2₀ to P2₇, P3₀ to P3₇, P4₀ to P4₃, P5₀ to P5₇, P6₀ to P6₇, P7₀ to P7₇, P8₀ to P8₇, P9₀ to P9₇,

PA₀ to PA₃ PB₀ to PB₇,

current

1.0

 $V_{IN} = 0.5 V to$ $AV_{CC} - 0.5 V$ V_{CC} = 3 V, V_{IN} =

REJ09

Sub- active mode current	I _{SUB}	V _{cc}	_	8	*3
dissipa- tion			_	4	*3
			_	14	*3
Sub- sleep mode current dissipa- tion	Isubsp	V _{CC}	_	5.0	12

Rev. 6.00 Aug 04, 2006 page 502 of 680

REJ09B0145-0600

Sleep

mode

current

dissipa-

tion

I_{SLEEP}

 V_{CC}

RENESAS

0.7

0.2

0.6

1.4

1.6

*3

2.9

μΑ

 $(\phi_{SUB} = \phi_W/8)$ $V_{CC} = 2.7 V$, LCD on 32 kHz cr oscillator

 $(\phi_{SUB} = \phi_W/2)$ $V_{CC} = 2.7 V, LCD$ 32 kHz crystal oscillator ($\phi_{SUB} = \phi$

 $V_{CC} = 3 V$, $f_{OSC} = 4 MHz$ $\phi_{OSC}/128$

mA $V_{CC} = 1.8 V$,

 $f_{OSC} = 2 MHz$

 f_{OSC} = 4 MHz

 $V_{CC} = 3 V$

 $V_{CC} = 3 V$, f_{OSC} = 10 MHz

 $V_{CC} = 1.8 V$, LCD on 32 kHz cr oscillator $(\phi_{SUB} = \phi_W/2)$ $V_{CC} = 2.7 V,$ LCD on 32 kHz cr oscillator

Active (mediumspeed) mode $V_{CC} = 3 V$, f_{OSC} = 10 MHz $\phi_{OSC}/128$

Stand-by mode current dissipa- tion	I _{STBY}	V _{CC}	_	0.3	*3	μА	32 kHz crystal oscillator not used V_{CC} = 1.8 V, Ta = 25°C
			_	0.5	*3		32 kHz crystal oscillator not used V_{CC} = 2.7 V, Ta = 25°C
			_	1	5		Except the above
RAM data retaining voltage	V _{RAM}	V _{cc}	1.5	_	_	V	
Allowable output low current (per pin)	loL	All output pins	_	_	0.5	mA	
Allowable output low current (total)	∑ l _{OL}	All output pins	_	_	20.0	mA	
Allowable output high current (per pin)	–I _{OH}	All output pins	_	_	0.2	mA	

JZ KI IZ CI YSTAI oscillator LCD not used

 $V_{CC} = 2.7 V$, 32 kHz crystal oscillator LCD not used

REJ0

2.8

6

Active (medium- speed) mode		
Sleep mode	V _{CC}	Only timers operate
Subactive mode	Vcc	Only CPU Operates
Subsleep mode	V _{CC}	Only timers operate, CPU stops
Watch mode	V_{CC}	Only time base operates, CPU stops
Standby mode	V _{CC}	CPU and timers both stop
	•	-up MOS transistors a

 V_{CC}

and output buffers.

RES Pin Internal State

Only CPU Operates

3. The maximum current consumption value (standard) is $1.1 \times typ$.

Other Constant-

Voltage

Halted

Halted

Halted

Halted

Halted

Oscillator I

System cloc

Subclock os Pin $X_1 = GN$

System cloc crystal

Subclock os

System cloc crystal Subclock os Pin $X_1 = GN$

crystal

Crystal

Pins

 V_{CC}

 V_{CC} V_{CC}

 V_{CC}

 V_{CC}

 V_{CC}

Rev. 6.00 Aug 04, 2006 page 504 of 680 REJ09B0145-0600

Mode

mode

Active (high-speed)

Ο γοιοιτί οισσικ (φ)	•CyC		_			•030	
cycle time			_	_	128	μs	•
Subclock oscilla- tion frequency	f _W	X ₁ , X ₂	_	32.768 or 38.4	_	kHz	
Watch clock (φ _W) cycle time	t _w	X ₁ , X ₂	_	30.5 or 26.0	_	μs	
Subclock (φ _{SUB}) cycle time	t _{subcyc}		2	_	8	t _W	
Instruction cycle time			2	_	_	t _{cyc}	
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45	μs	Ceramic Oscillator Parameters V _{CC} = 2.2 V to 3.6 V
			_	80	_		Ceramic Oscillator Parameters Except the above
			_	8.0	2	ms	Crystal Oscillator Parameters V _{CC} = 2.7 V to 3.6 V
			_	1.2	3	-	Crystal Oscillator Parameters V _{CC} = 2.2 V to 3.6 V

OSC₁, OSC₂ 2

OSC₁, OSC₂ 100

250

2

10

4

500

500 (1000)

128

(1000)

MHz

tosc

System clock

OSC clock (ϕ_{OSC}) t_{OSC}

System clock (\$\phi\$) t_{cyc}

oscillation

frequency


cycle time

 f_{OSC}









/ to 3.6 V

REJ0

/ to 3.6 V scillator

 $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$

 V_{CC} = 1.8 V to 3.6 V

 V_{CC} = 2.7 V to 3.6 V

V_{CC} = 1.8 V to 3.6 V

/ to 3.6 V cillator

		X ₁	_	15.26 or 13.02	_	μs	
External clock	t _{CPL}	OSC ₁	40	_	_	ns	V _{CC} = 2.7 V to 3.6 V
low width			100	_	_	_	V _{CC} = 1.8 V to 3.6 V
		X ₁	_	15.26	_	μs	
				or 13.02			
External clock	t_{CPr}	OSC ₁	_	_	10	ns	V_{CC} = 2.7 V to 3.6 V
rise time			_	_	25		V _{CC} = 1.8 V to 3.6 V
		X ₁	_		55.0	ns	
External clock	t _{CPf}	OSC ₁	_	_	10	ns	V _{CC} = 2.7 V to 3.6 V
fall time			_	_	25	_	V_{CC} = 1.8 V to 3.6 V
		X ₁	_	_	55.0	ns	
Pin RES low width	t _{REL}	RES	10	_	_	t _{cyc}	
Input pin high	t _{IH}	IRQ ₀ to IRQ ₄ ,	2	_	_	t _{cyc}	
width		WKP₀ to WKP₁, ADTRG, TMIC TMIF, TMIG, AEVL, AEVH				t _{subcyc}	
Input pin low width	t₁∟	IRQ₀ to IRQ₄, WKP₀ to WKP7, ADTRG, TMIC, TMIF, TMIG, AEVL, AEVH		_	_	t _{cyc} t _{subcyc}	

OSC₁

 t_{CPH}

40

100

 V_{CC} = 2.7 V to 3.6 V

V_{CC} = 1.8 V to 3.6 V

ns

External clock

high width

Rev. 6.00 Aug 04, 2006 pag REJ09

Input clock rise time	t _{SCKr}	SCK ₁	_	_	80.0	ns
Input clock fall time	t _{SCKf}	SCK ₁	_	_	80.0	ns
Serial output data delay time	t _{SOD}	SO ₁	_	_	350.0	ns
Serial input data setup time	t _{SIS}	SI ₁	400.0	_	_	ns
Serial input data hold time	t _{SIH}	SI ₁	400.0	_	_	ns

Rev. 6.00 Aug 04, 2006 page 508 of 680 REJ09B0145-0600

Receive data setup time (synchronous)	t _{RXS}	400.0 —	_	ns	
Receive data hold time (synchronous)	t _{RXH}	400.0 —	_	ns	

(Syrioin Onodo)

Analog nower	Λ1	۸۱/			1.2	mA	۸۱/ = ۵ ۵ ۱/
Analog power	Alope	AVCC			1.2		AV _{CC} = 3.0 V
supply current	AI _{STOP1}	AV_CC	_	600	_	μA	
	Al _{STOP2}	AV _{CC}			5	μA	
2 1 1						•	
Analog input capacitance	C _{AIN}	AN ₀ to AN ₁₁		_	15.0	pF	
Allowable signal source impedance	R _{AIN}		_	_	10.0	kΩ	
Resolution (data length)			_	_	10	bit	
Nonlinearity error			_	_	±3.5	LSB	AV _{CC} = 2.7 V to 3.6 V V _{CC} = 2.7 V to 3.6 V
			_	_	±5.5	_	AV _{CC} = 2.0 V to 3.6 V V _{CC} = 2.0 V to 3.6 V
			_	_	±7.5	_	Except the above
Quantization error			_	_	±0.5	LSB	
Absolute accuracy			_	±2	±4	LSB	AV _{CC} = 2.7 V to 3.6 V V _{CC} = 2.7 V to 3.6 V
			_	±2.5	±6	_	AV _{CC} = 2.0 V to 3.6 V V _{CC} = 2.0 V to 3.6 V
			_	±3	±8	_	Except the above
Conversion time			12.4	_	124	μs	AV_{CC} = 2.7 V to 3.6 V V_{CC} = 2.7 V to 3.6 V
			62	_	124	_	Except the above
2. AI 3. AI wh	I _{STOP1} is t I _{STOP2} is t hile the A		active t reset r is idle	and sl and in	leep mode	es while	e the A/D converter is id subactive, and subslee

 AN_0 to $AN_{11} - 0.3$ —

AV_{CC} +

0.3

٧

supply voltage Analog input

voltage

 AV_{IN}

Rev. 6.00 Aug 04, 2006 page 510 of 680

REJ09B0145-0600 RENESAS

Segment driver drop voltage	V_{DS}	SEG ₁ to SEG ₄₀
Common driver drop voltage	V_{DC}	$\begin{array}{c} COM_1 \ to \\ COM_4 \end{array}$
LCD power supply split- resistance	R _{LCD}	

 $V_{\text{\tiny LCD}}$

 V_1

Liquid crystal

display voltage Notes: 1. The voltage drop from power supply pins V₁, V₂, V₃, and V_{SS} to each segment common pin. 2. When the liquid crystal display voltage is supplied from an external power s

1.5

2.2

ensure that the following relationship is maintained: $V_1 \ge V_2 \ge V_3 \ge V_{SS}$.

3.5

0.6

0.3

7

3.6

 $M\Omega$

٧

 $I_D = 2 \mu A$ $V_1 = 2.7 \text{ V to } 3.6 \text{ V}$

 $I_D = 2 \mu A$

and V_{SS}

Between V₁

 $V_1 = 2.7 \text{ V to } 3.6 \text{ V}$

Rev. 6.00 Aug 04, 2006 pag

REJ0

Data retaining time t _{DH}	DO	300.0	_	_	ns	*
M delay time t _{DM}	М	-1000.0	_	1000.0	ns	*
Clock rise/fall time t _{CT}	CL ₁ , CL ₂	_	_	170.0	ns	
Note: * When the frame f	requency is s	set at 488 F	to 3	0 5 Hz		

Rev. 6.00 Aug 04, 2006 page 512 of 680 REJ09B0145-0600



				-40 to +85*2 (wide-range temperature specifications)	=
				+75*3 (chip shipment specifications)	=
Storag	e te	mperature	T _{stg}	-55 to +125	°C
Notes:	1.	Permanent damage may resushould be under the condition values can result in incorrect	ns specified	in Electrical Characteristics. I	
	2.	The operating temperature rathe flash memory.	inges from -	–20°C to +75°C when prograr	nmin
	3.	The temperature range in whi	ich power m	nay he applied to the device is	

Other than ports B, C

Ports B, C

Vcc

 CV_{CC}

 AV_{CC}

 V_{in} AV_{in}

Topr

-0.3 to +7.0

-0.3 to +4.3

-0.3 to +7.0

-20 to +75*2

-0.3 to V_{CC} +0.3

-0.3 to AV_{CC} +0.3

(regular specifications)

٧

٧

V

V

°C

Power supply voltage

Operating temperature


Input voltage

Analog power supply voltage


Rev. 6.00 Aug 04, 2006 pag

REJ09

• H8/38347 Group




- Active (high-speed) mode
- · Sleep (high-speed) mode



· All operating modes

• H8/38447 Group




38.4 TH 32.768 2.7

· All operating modes


Note: fosc is the oscillator frequency. When an external clock is used 1 MHz is the most fosc value.

Rev. 6.00 Aug 04, 2006 page 514 of 680

REJ09B0145-0600




H8/38447 Group



- · Active (medium-speed) mode
- Active (medium-speed) mode
 Sleep (medium-speed) mode (except A/D converter)
- Notes 1. The figure in parentheses () indicates the minimum operating frequency when an external clock is used. When the resonator is used the minimum operating frequency (ϕ) is 1 MHz.
 - The figure in parentheses () indicates the minimum operating frequency when an external clock is used. When the resonator is used the minimum operating frequency (o) is 15.625 kHz.

Rev. 6.00 Aug 04, 2006 pag






- · Active (medium-speed) mode
- · Sleep (medium-speed) mode

2.7

5.5 AVcc (V)

• H8/38447 Group



Rev. 6.00 Aug 04, 2006 page 516 of 680

REJ09B0145-0600



	P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ ,	V _{CC} × 0.7 —	V _{CC} + 0.3
	P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃	V _{CC} × 0.8 —	V _{CC} + 0.3
	PB ₀ to PB ₇ ,	V _{CC} × 0.7 —	AV _{CC} + 0.3
	PC ₀ to PC ₃	V _{CC} × 0.8 —	AV _{CC} + 0.3
	EXCL	V _{CC} × 0.9 —	V _{CC} + 0.3
Note: Connect	the TEST pin to V	'ss.	

Item

voltage

Input high VIH

Symbol

Applicable Pins

 \overline{WKP}_0 to \overline{WKP}_7 , ĪRQ₀, to ĪRQ₄, AEVL, AEVH,

TMIC, TMIF, TMIG, ADTRG, SCK₁, SCK₃₂, SCK₃₁ RXD₃₂, UD,

RXD₃₁, SI₁

OSC₁

RES.

Min

V_{CC} × 0.8 —

 $V_{CC} \times 0.9$ —

V_{CC} × 0.7 —

 $V_{CC} \times 0.8$ —

 $V_{CC} \times 0.8$ —

V_{CC}×0.9 —

Тур

Max

 $V_{CC} + 0.3$

 $V_{CC} + 0.3$

 V_{CC} + 0.3

 $V_{CC} + 0.3$

 $V_{CC} + 0.3$

 $V_{CC} + 0.3$

+ 0.3 V

٧

+ 0.3

Unit

٧

V

٧

Test Condition

 $V_{CC} = 4.0 \text{ V to}$

Other than ab

 V_{CC} = 4.0 V to

Other than ab

 V_{CC} = 4.0 V to

Other than ab

 $V_{CC} = 4.0 \text{ V to}$

Other than ab

 V_{CC} = 4.0 V to

Other than ab

REJ09





0 1 1		PC ₀ to PC ₃		
Output	Vон	P1 ₀ , to P1 ₇ ,	V _{CC} – 1.0 —	
high voltage		$P2_0$ to $P2_7$, $P3_0$ to $P3_7$,		
voltage		P4 ₀ to P4 ₂ ,	V _{CC} - 0.5 —	
		P5 ₀ to P5 ₇ ,		
		P6 ₀ to P6 ₇ ,	-	_
		P7 ₀ to P7 ₇ ,	$V_{CC} - 0.3$ —	
		P8 ₀ to P8 ₇ ,		
		$P9_0$ to $P9_7$,		
		PA ₀ to PA ₃		

RXD₃₂, UD,

RXD₃₁, SI₁

OSC₁

EXCL

P1₀ to P1₇,

P2₀ to P2₇, P3₀ to P3₇, P4₀ to P4₃,

P5₀ to P5₇, P6₀ to P6₇, P7₀ to P7₇, -0.3

-0.3

-0.3

-0.3

-0.3

-0.3

-0.3

 $V_{\text{CC}} \times 0.3$

 $V_{\text{CC}} \times 0.2$

 $V_{\text{CC}}\times 0.2$

 $V_{\text{CC}} \times 0.1$

 $V_{CC} \times 0.1$

 $V_{\text{CC}} \times 0.3$

 $V_{\text{CC}} \times 0.2$

٧

٧

V



 V_{CC} = 4.0 V to \$

Other than abo

 V_{CC} = 4.0 V to \$

Other than abo

 $V_{CC} = 4.0 \text{ V to }$

Other than abo

 $V_{CC} = 4.0 \text{ V to }$ $-I_{OH}$ = 1.0 mA $V_{CC} = 4.0 \text{ V to }$ $-I_{OH} = 0.5 \text{ mA}$ $-I_{OH} = 0.1 \text{ mA}$

	$P7_0$ to $P7_7$, $P8_0$ to $P8_7$, $P9_0$ to $P9_7$, PA_0 to PA_3					
	PB ₀ to PB ₇ , PC ₀ to PC ₃	_	_	1.0		V _{IN} = 0.5 V to - 0.5 V
Pull-up –I MOS current	P2 ₄ *6, P3 ₀ to P3 ₇ ,	20	_	200	μА	$V_{CC} = 5.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$
	P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	_	40	_		$V_{CC} = 2.7 \text{ V},$ $V_{IN} = 0.0 \text{ V}$
Input C capaci- tance	All input pins except power supply pin	_	_	15.0	pF	f = 1 MHz, $V_{IN} = 0.0 \text{ V},$ $T_a = 25^{\circ}\text{C}$

P2₀ to P2₇, P3₀ to P3₇

RES, P4₃,

OSC₁, X₁,

Input/

output

 $\| \, I_{IL} \, \|$

Rev. 6.00 Aug 04, 2006 pag REJ0

V_{CC} = 4.0 V to

 I_{OL} = 10 mA

V_{CC} = 4.0 V to I_{OL} = 1.6 mA

I_{OL} = 0.4 mA

V_{IN} = 0.5 V to

0.5 V

1.0

0.6

0.5

1.0

μΑ

_	1.0	_	Active (high-speed) mode V _{CC} = 5 V, f _{OSC} = 2 MHz
_	1.5	_	-
_	2.0	_	Active (high-speed) mode V _{CC} = 5 V, f _{OSC} = 4 MHz
_	2.4	_	-
_	4.0	7.0	Active (high-speed)
_	4.9	7.0	mode $V_{CC} = 5 V$, $f_{OSC} = 10 MHz$

_	0.5	_	Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 2 MHz$, $\phi_{OSC}/128$
_	1.0	_	-
_	0.8	_	Active (medium- speed) mode $V_{CC} = 5 V$, $f_{OSC} = 4 MHz$, $\phi_{OSC}/128$
_	1.2	_	-
_	1.2	3.0	Active (medium-
_	1.7	3.0	speed) mode $V_{CC} = 5 \text{ V}$, $f_{OSC} = 10 \text{ MHz}$, $\phi_{OSC}/128$

			_	0.7	_		V _{CC} = 5 V, f _{OSC} = 2 MHz
			_	1.2	_	-	
				1.1	_		V _{CC} = 5 V, f _{OSC} = 4 MHz
				1.6	_	-	
				1.9	5.0	-	V _{CC} = 5 V,
			_	2.6	5.0	=	f _{OSC} = 10 MHz
Subactive mode current	I _{SUB}	Vcc	_	12	_	μΑ	V _{CC} = 2.7 V, LCD on, 32-kHz crystal
consump- tion			_	15	_	•	resonator used $(\phi_{SUB} = \phi_W/8)$
			_	18	50	=	V _{CC} = 2.7 V,
			_	30	50	-	LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$

Rev. 6.00 Aug 04, 2006 page 522 of 680 REJ09B0145-0600



			_	3.0	6.0	_	V _{CC} = 2.7 V, 32-kHz crystal resonator used, LCD not used
Standby mode current consump-	mode current	rby Vcc	_	0.3	_	μА	V _{CC} = 2.7 V, T _a = 25°C, 32-kHz crystal resonator not used
tion		_	0.3	_	_	V _{CC} = 2.7 V, T _a = 25°C, 32-kHz crystal resonator not used	
			_	0.4	_		$V_{CC} = 5.0 \text{ V},$ $T_a = 25^{\circ}\text{C},$ 32-kHz crystal
			_	0.5	_	_	resonator not used
			_	1.0	5.0	_	32-kHz crystal resonator not used
RAM data retaining voltage	V _{RAM}	Vcc	2.0	_	_	V	

1.8

32-Ki iz Ci ystai

LCD not used

resonator used,

Current

tion

consump-

Rev. 6.00 Aug 04, 2006 pag REJ09

current (total)	∠ •0L	except ports 2 and 3			
		Ports 2 and 3			
		All pins			
Allowable output high current (per pin)	-Іон	All output pins			
Allowable output high current (total)	Σ-I _{OH}	All output pins	_		

mΑ

mΑ

0.08

20.0 2.0

0.2

15.0

10.0

5.5 V

5.5 V

5.5 V

 $V_{CC} = 4.0$

 $V_{CC} = 4.0$

Other tha above

 V_{CC} = 4.0 5.5 V

Other tha above

1. Applies to the mask-ROM version.

2. Applies to the F-ZTAT version.

Notes: Connect the TEST pin to V_{SS}.

REJ09B0145-0600

Rev. 6.00 Aug 04, 2006 page 524 of 680

		CPU stops	CPU stops					
Watch mode	Vatch mode Vcc	Only clock time base operates	Vcc	Stops				
		CPU stops						
Standby mode	V _{CC}	CPU and timers both stop	Vcc	Stops	Sy cry Su Pir			
5. Voltage mai	intained in	flows to the pull-up MOS standby mode version. The specified	·		ference			

 $V_{CC} \\$

 V_{CC}

Subactive mode

Subsleep mode

Only CPU operates

operate

Only all on-chip timers V_{CC}

 $V_{CC} \\$

Sy

cry

Sι

cry

Stops

Stops

System clock (\$\phi\$)	t _{cyc}		2	_	128
cycle time			_	_	128
Subclock oscillation frequency	f _W	X ₁ , X ₂ , EXCL	_	32.768 or 38.4	_
Watch clock (φ _W) cycle time	tw	X ₁ , X ₂ , EXCL	_	30.5 or 26.0	_
Subclock (\$\phi_{SUB}\$) cycle time	t _{subcyc}		2	_	4
Instruction cycle time			2	_	_
Oscillation stabilization time	t _{rc}	OSC ₁ , OSC ₂	_	20	45
			_	80	_
			_	0.8	2
			_	_	50

 X_1, X_2

Symbol

fosc

 t_{OSC}

 t_{rc}

Pins

OSC₁,

OSC₂

OSC₁,

OSC₂

Min

2.0

2.0

2.0

62.5

62.5

100

Тур

Max

16.0

16.0

10.0

500

500 (1000)

500 (1000)

(1000)

Unit

MHz

ns

tosc μs kHz

μs

tw

 t_{cyc} tsubcyc

μs

ms

s

Test Condition

 V_{CC} = 4.5 to 5.5 V

 V_{CC} = 2.7 to 5.5 V

 V_{CC} = 4.5 to 5.5 V

 V_{CC} = 2.7 to 5.5 V

Ceramic resonator

 $(V_{CC} = 3.0 \text{ to } 5.5 \text{ V})$ Ceramic resonator other than above Crystal resonator

Other than above

Item

System clock

OSC clock (\$\phi_{OSC})

oscillation

frequency

cycle time



2.0

Rev. 6.00 Aug 04, 2006 page 526 of 680

			25	_	_	-	V_{CC} = 4.5 to 5.5 V
			40	_	_	-	V_{CC} = 2.7 to 5.5 V
		EXCL	_	15.26 or 13.02	_	μs	
External clock rise time	t _{CPr}	OSC ₁	_	_	6	ns	
			_	_	6	_	V _{CC} = 4.5 to 5.5 V
			_	_	10	_	V_{CC} = 2.7 to 5.5 V
		EXCL	_	_	55.0	_	
External clock fall time	t _{CPf}	OSC ₁	_	_	6	ns	
			_	_	6	_	V _{CC} = 4.5 to 5.5 V
			_	_	10	=	$V_{\rm CC}$ = 2.7 to 5.5 V
		EXCL	_	_	55.0	-	
RES pin low width	t _{REL}	RES	10	_	_	t _{cyc}	
Input pin high width	t _{IH}	IRQO ₀ to IRQO ₄ , WKP ₀ to WKP ₇ , ADTRG, TMIC, TMIF, TMIG, AEVL, AEVH	2	_	_	t _{cyc} t _{subcyc}	

external clock low t_{CPL} width

OSC₁





UD pin minimum	$t_{\sf UDH}$	UD	4	_	_	t_{cyc}			
transition width	t_{UDL}					$t_{\sf subcyc}$			
Notes: 1. Dete	rmined by	the SA1 a	nd SA0	bits in	the system	control	register	2 (SY	SC
2. The is us		arentheses	() indi	cates t	he maximu	m fosc v	value wh	en an	ex

- 3. Also applies to H8/38347 Group.
- 4. Also applies to H8/38447 Group.

Table 15.28 Serial Interface (SCI1) Timing

 $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{AV}_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V} \text{ unless otherwise ind}$

		Applicable	Values				
Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition
Input clock cycle	t _{Scyc}	SCK ₁	4	_	_	t _{cyc}	
Input clock high width	t _{SCKH}	SCK ₁	0.4	_	_	t _{Scyc}	
Input clock low width	t _{SCKL}	SCK ₁	0.4	_	_	t _{Scyc}	
Input clock rise time	t _{SCKr}	SCK ₁	_	_	60.0	ns	
Input clock fall time	t _{SCKf}	SCK ₁	_	_	60.0	ns	
Serial output data delay time	t _{SOD}	SO ₁	_	_	200.0	ns	
Serial input data setup time	t _{SIS}	SI ₁	200.0	_	_	ns	
Serial input data hold time	t _{SIH}	SI ₁	200.0	_	_	ns	

Rev. 6.00 Aug 04, 2006 page 528 of 680 REJ09B0145-0600



Transmit data delay time (clocked synchronous)
Receive data setup time (clocked synchronous)
Receive data hold time (clocked synchronous)

_

200

200

SCINV

 t_{TXD}

 t_{RXS}

 t_{RXH}

ns

 $t_{\mbox{\scriptsize cyc}}$ or

 $t_{\text{subcyc}} \\$

ns

Fi

Fi

Fi

A = = log input		ΛNI +0			15.0	"r	
Analog input capacitance	C_{AIN}	AN_0 to AN_{11}	_	_	15.0	pF	
Allowable signal source impedance	R _{AIN}		_	_	10.0	kΩ	
Resolution (data length)			_	_	10	bit	
Nonlinearity error			_	_	±3.5	LSB	AV _{CC} = 4.0 V to 5.5 V
			_	_	±7.5		AV _{CC} = 2.7 V to 5.5 V
Quantization error			_	_	±0.5	LSB	
Absolute accuracy			_	±2.0	±4.0	LSB	AV _{CC} = 4.0 V to 5.5 V
			_	±2.0	±8.0		AV _{CC} = 2.7 V to 5.5 V
Conversion time			7.8	_	124	μs	
			12.4	_	124		-
Notes: 1. Set A	$V_{CC} = V_{CC}$	when the A/	D conve	rter is i	not used.		
2. Alsto	P1 is the cu	rrent in activ	e and s	leep mo	odes whil	e the A/D	O converter is i
		rrent at rese nverter is id		standb	y, watch,	subactiv	e, and subslee
4. Also	applies to H	18/38347 Gr	oup.				

5. Also applies to H8/38447 Group.

Rev. 6.00 Aug 04, 2006 page 530 of 680

REJ09B0145-0600

Symbol

 AV_{IN}

 AI_OPE

 AI_{STOP1}

 AI_{STOP2}

Pins

 AV_{CC}

AN₀ to

 AN_{11}

 AV_{CC}

 AV_CC

 AV_{CC}

Min

2.7

-0.3

Тур

600

Max

5.5

1.5

5.0

 $AV_{CC} + 0.3 V$

Unit

V

mΑ

μΑ

μΑ

Condition

 $AV_{CC} = 5.0 V$

F

Item

voltage

current

Analog power supply AV_{CC}

Analog input voltage

Analog power supply



2.	When the liquid crystal display voltage is supplied from an external power sensure that the following relationship is maintained: $V1 \ge V2 \ge V3 \ge V_{SS}$.

Symbol

 V_{DS}

 $V_{\text{DC}} \\$

 R_{LCD}

 $V_{\text{\tiny LCD}}$

pin or common pin.

Pins

SEG₁ to

COM₁ to

COM₄

 V_1

SEG₄₀

Min

1.5

2.7

Notes: 1. The voltage step-down from power supply pins V1, V2, V3, and V_{SS} to each

Тур

3.0

Max

0.6

0.3

7.0

5.5

Unit

٧

V

 $M\Omega$

٧

Test Condition

V1 = 2.7 V to 5.5

V1 = 2.7 V to 5.5

Between V1 and

 $I_D = 2 \mu A$

 $I_D = 2 \mu A$

 $V_{\text{SS}} \\$

Item

Segment driver

Common driver

step-down voltage

step-down voltage

LCD power supply

split-resistance

Liquid crystal

display voltage

				Values		Tes	
Item		Symbol	Min	Тур	Max	Unit	Co
Programming time*1*2*4		t _P	_	7	200	ms/128 bytes	
Erase time*1*3*5		t _E	_	100	1200	ms/block	
Reprogrammin	g count	N _{WEC}	1000*8	10000*9	_	times	
Data retain per	riod	t _{DRP}	10 ^{*10}	_	_	year	
Programming	Wait time after SWE-bit setting*1	х	1	_	_	μs	
	Wait time after PSU-bit setting*1	у	50	_	_	μs	
	Wait time after	z1	28	30	32	μs	1 ≤
	P-bit setting*1*4	z2	198	200	202	μs	7 ≤
		z3	8	10	12	μs	Ado
	Wait time after P-bit clear*1	α	5	_	_	μs	
	Wait time after PSU-bit clear*1	β	5	_	_	μs	
	Wait time after PV-bit setting*1	γ	4	_	_	μs	
	Wait time after dummy write*1	ε	2	_	_	μs	
	Wait time after PV-bit clear*1	η	2	_	_	μs	
	Wait time after SWE-bit clear*1	θ	100	_	_	μs	
	Maximum programming count*1*4*5	N	_	_	1000	times	

Values

Rev. 6.00 Aug 04, 2006 page 532 of 680 REJ09B0145-0600

Notes:	1.	Set the times according to the program/erase algorithms.
	2.	Programming time per 128 bytes (Shows the total period for which the P bit is set. It does not include the programming verification time.)
	3.	Block erase time (Shows the total period for which the E bit in FLMCR1 is s not include the erase verification time.)
	4.	Maximum programming time (t _P (max))
		t_P (max) = Wait time after P-bit setting (z) \times maximum number of writes (N)
	5.	The maximum number of writes (N) should be set according to the actual s z1, z2, and z3 to allow programming within the maximum programming time
		The wait time after P-bit setting (z1 and z2) should be alternated according number of writes (n) as follows:
		$1 \le n \le 6$ $z1 = 30 \ \mu s$

 $z2 = 200 \mu s$

E-bit clear*1 Wait time after

ESU-bit clear*1 Wait time after

EV-bit setting*1 Wait time after

dummy write*1 Wait time after

EV-bit clear*1 Wait time after

SWE-bit clear*1 Maximum erase

count*1*6*7

 $7 \le n \le 1000$

6. Maximum erase time (t_E (max))

performed by this count).

β

γ

ε

η

θ

Ν

10

20

2

4

100

range is from 1 to the minimum value).

 t_E (max) = Wait time after E-bit setting (z) × maximum erase count (N) 7. The maximum number of erases (N) should be set according to the actual

8. This minimum value guarantees all characteristics after reprogramming (the

9. Reference value when the temperature is 25°C (normally reprogramming w

to allow erasing within the maximum erase time (t_E (max)).

μs

μs

μs

μs

μs

times

120

Rev. 6.00 Aug 04, 2006 page 534 of 680 REJ09B0145-0600




Figure 15.1 Clock Input Timing




Figure 15.2 RES Low Width




Figure 15.3 Input Timing

Figure 15.4 UD Pin Minimum Modulation Width Timing




Figure 15.5 SCI1 Input/Output Timing

Rev. 6.00 Aug 04, 2006 page 536 of 680

REJ09B0145-0600




Figure 15.6 SCK3 Input Clock Timing




Figure 15.7 SCI3 Synchronous Mode Input/Output Timing

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 15.8 Segment Expansion Signal Timing




Figure 15.9 Output Load Condition

Rev. 6.00 Aug 04, 2006 pag REJ09

Ceramic Oscillator Parameters

Frequency	4 MHz	Manufacturer	Products Name
Rs	Manufacturer's Publicly Released Values Max. 8.8 ½	MURATA	CSTLS 4M00G
Со	Max. 36 pF		53/56

Crystal Oscillator Parameters

Frequency	4.193 MHz	Manufacturer	Products Name
Rs	Manufacturer's Publicly Released Values Max. 100 $\frac{1}{2}$	Nihon Denpa Kogyo	NR-18
Со	Max. 16 pF		

Figure 15.10 Resonator Equivalent Circuit

Crystal resonator

- ,			
Resonating Frequency	Manufacturer	Model	C ₁ , C ₂
4 MHz	Nihon Denpa Kogyo	NR-18	12pF ± 20%
10 MHz			

Ceramic resonator

Resonating Frequency	Manufacturer	Model	C ₁ , C ₂
2 MHz	MURATA	CSTCC2M00G53-B0	15pF ± 20%
		CSTCC2M00G56-B0	47pF ± 20%
4 MHz		CSTLS4M00G53-B0	15pF ± 20%
		CSTLS4M00G56-B0	47pF ± 20%
10 MHz		CSTLS10M0G53-B0	15pF ± 20%
		CSTLS10M0G56-B0	47nF + 20%

Figure 15.11 Recommended Resonators

Rev. 6.00 Aug 04, 2006 page 540 of 680 REJ09B0145-0600



mask ROM version, perform the same evaluation test with the mask ROM version. Rev. 6.00 Aug 04, 2006 pag REJ09 RENESAS

Rev. 6.00 Aug 04, 2006 page 542 of 680 REJ09B0145-0600

8
N (negative) flag in CCR
Z (zero) flag in CCR
V (overflow) flag in CCR
C (carry) flag in CCR
Program counter
Stack pointer
Immediate data (3, 8, or 16 bits)
Displacement (8 or 16 bits)
Absolute address (8 or 16 bits)
Addition
Subtraction
Multiplication
Division
Logical AND
Logical OR
Exclusive logical OR
Move
Logical complement
on
Modified according to the instruction result
Not fixed (value not guaranteed)

General register (8 or 16 bits)

Condition code register

Rn8/16

CCR

Not affected by the instruction execution result

Always cleared to 0

Rev. 6.00 Aug 04, 2006 pag

REJ0

	_	- P					_					
MOV.B #xx:8, Rd	В	#xx:8 → Rd8	2							_	_	1
MOV.B Rs, Rd	В	$Rs8 \rightarrow Rd8$		2						_	_	1
MOV.B @Rs, Rd	В	@Rs16 → Rd8			2					_	_	1
MOV.B @(d:16, Rs), Rd	В	@(d:16, Rs16)→ Rd8				4				_		1
MOV.B @Rs+, Rd	В	@Rs16 → Rd8 Rs16+1 → Rs16					2			_	_	1
MOV.B @aa:8, Rd	В	@aa:8 → Rd8						2		_	_	1
MOV.B @aa:16, Rd	В	@aa:16 → Rd8						4		_	_	1
MOV.B Rs, @Rd	В	Rs8 → @Rd16			2					_	_	1
MOV.B Rs, @(d:16, Rd)	В	Rs8 → @(d:16, Rd16)				4				_	_	1
MOV.B Rs, @-Rd	В	Rd16–1 → Rd16 Rs8 → @Rd16					2			_	_	1
MOV.B Rs, @aa:8	В	Rs8 → @aa:8						2		—	—	1
MOV.B Rs, @aa:16	В	Rs8 → @aa:16						4		—	—	1
MOV.W #xx:16, Rd	W	#xx:16 → Rd	4							_	_	1
MOV.W Rs, Rd	W	$Rs16 \rightarrow Rd16$		2						_	_	1
MOV.W @Rs, Rd	W	@Rs16 → Rd16			2					—	—	1
MOV.W @(d:16, Rs), Rd	W	@(d:16, Rs16) → Rd16				4				_	_	1
MOV.W @Rs+, Rd	W	@Rs16 → Rd16 Rs16+2 → Rs16					2			_		1
MOV.W @aa:16, Rd	W	@aa:16 → Rd16						4		—	_	1
MOV.W Rs, @Rd	W	Rs16 → @Rd16			2					_	_	1
MOV.W Rs, @(d:16, Rd)	W	Rs16 → @(d:16, Rd16)				4				—	_	1
MOV.W Rs, @-Rd	W	Rd16–2 → Rd16 Rs16 → @Rd16					2				_	1
MOV.W Rs, @aa:16	W	Rs16 → @aa:16						4		_	_	1
POP Rd	W	@SP → Rd16					2			_	_	1

Rev. 6.00 Aug 04, 2006 page 544 of 680 REJ09B0145-0600

W @SP \rightarrow Rd16 SP+2 \rightarrow SP

Rs16 \rightarrow @SP

W SP-2 \rightarrow SP

PUSH Rs

RENESAS

2

ADDX.B #xx:8, Rd	В	Rd8+#xx:8 +C \rightarrow Rd8	2					_	1	1	
ADDX.B Rs, Rd	В	Rd8+Rs8 +C → Rd8		2				_	1	1	ľ
ADDS.W #1, Rd	W	Rd16+1 → Rd16		2				_	_	_	ľ
ADDS.W #2, Rd	W	Rd16+2 → Rd16		2				_	_	_	ľ
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2				_	_	1	ľ
DAA.B Rd	В	Rd8 decimal adjust → Rd8		2				_	*	1	ľ
SUB.B Rs, Rd	В	$Rd8\text{-}Rs8\toRd8$		2				_	1	1	ľ
SUB.W Rs, Rd	W	Rd16–Rs16 → Rd16		2				_	(1)	1	ľ
SUBX.B #xx:8, Rd	В	Rd8–#xx:8 –C \rightarrow Rd8	2					_	1	1	ľ
SUBX.B Rs, Rd	В	Rd8–Rs8 –C \rightarrow Rd8		2				_	1	1	Ī
SUBS.W #1, Rd	W	Rd16–1 → Rd16		2				_	_	-	ľ
SUBS.W #2, Rd	W	Rd16–2 → Rd16		2				_	_	_	ĺ
DEC.B Rd	В	$Rd8-1 \rightarrow Rd8$		2				_	_	\$	İ
DAS.B Rd	В	Rd8 decimal adjust → Rd8		2				_	*	1	İ
NEG.B Rd	В	$0\text{-Rd} \rightarrow \text{Rd}$		2				_	1	1	ľ
CMP.B #xx:8, Rd	В	Rd8-#xx:8	2					_	1	1	ĺ
CMP.B Rs, Rd	В	Rd8-Rs8		2				_	1	1	ľ
CMP.W Rs, Rd	W	Rd16-Rs16		2				_	(1)	1	ľ
MULXU.B Rs, Rd	В	$Rd8 \times Rs8 \rightarrow Rd16$		2				_	_	_	ĺ
DIVXU.B Rs, Rd	В	Rd16÷Rs8 → Rd16 (RdH: remainder, RdL: quotient)		2				_	_	(5)	
AND.B #xx:8, Rd	В	Rd8∧#xx:8 → Rd8	2					_	_	1	ľ
AND.B Rs, Rd	В	$Rd8{\scriptstyle\wedge}Rs8\toRd8$		2				_	_	1	ľ
OR.B #xx:8, Rd	В	Rd8∨#xx:8 → Rd8	2					_	_	1	Ī
OR.B Rs, Rd	В	$Rd8{\lor}Rs8 \to Rd8$		2				_	_	1	ľ
XOR.B #xx:8, Rd	В	Rd8⊕#xx:8 → Rd8	2					_	_	1	ľ

 $B \quad \mathsf{Rd8} \oplus \mathsf{Rs8} \to \mathsf{Rd8}$

 $\mathsf{B} \ \overline{\mathsf{Rd}} \to \mathsf{Rd}$

XOR.B Rs, Rd

NOT.B Rd

SHAR.B Rd	В	b ₇ b ₀	2						_	1
SHLL.B Rd	В	C - 0 - 0 - 0	2						_	1
SHLR.B Rd	В	0 - C b ₇ b ₀	2						_	0
ROTXL.B Rd	В	b ₇ b ₀	2						_	1
ROTXR.B Rd	В	b ₇ b ₀ C	2							1
ROTL.B Rd	В	b_7 b_0	2							1
ROTR.B Rd	В	b ₇ b ₀	2							1
BSET #xx:3, Rd	В	(#xx:3 of Rd8) ← 1	2					_	_	—
BSET #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 1		4				_	_	_
BSET #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 1				4		_	_	<u> </u>
BSET Rn, Rd	В	(Rn8 of Rd8) ← 1	2					—	_	
BSET Rn, @Rd		(Rn8 of @Rd16) ← 1		4				—	_	
BSET Rn, @aa:8		(Rn8 of @aa:8) ← 1				4		_	_	-
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0	2					—	_	_

(#xx:3 of @Rd16) ← 0

(#xx:3 of @aa:8) ← 0

 $(Rn8 \text{ of } Rd8) \leftarrow 0$

Rev. 6.00 Aug 04, 2006 page 546 of 680 REJ09B0145-0600

В

BCLR #xx:3, @Rd

BCLR #xx:3, @aa:8

BCLR Rn, Rd

RENESAS

2

		(#xx:3 of Rd8)							
BNOT #xx:3, @Rd	В	(#xx:3 of @Rd16) ← (#xx:3 of @Rd16)		4			_		-
BNOT #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← (#xx:3 of @aa:8)			4		_	_	-
BNOT Rn, Rd	В	(Rn8 of Rd8) ← (Rn8 of Rd8)	2				_	_	-
BNOT Rn, @Rd	В	(Rn8 of @Rd16) ← (Rn8 of @Rd16)		4			_	_	-
BNOT Rn, @aa:8	В	(Rn8 of @aa:8) ← (Rn8 of @aa:8)			4		_	_	-
BTST #xx:3, Rd	В	$(\overline{\text{#xx:3 of Rd8}}) \rightarrow Z$	2				_	—	-
BTST #xx:3, @Rd	В	(#xx:3 of @Rd16) → Z		4			_	—	-
BTST #xx:3, @aa:8	В	$(\overline{\#xx:3} \ \overline{of} \ \overline{@aa:8}) \rightarrow Z$			4		_	—	-
BTST Rn, Rd	В	$(\overline{Rn8} \ \overline{of} \ \overline{Rd8}) \rightarrow Z$	2				_	—	-
BTST Rn, @Rd	В	$(\overline{\text{Rn8 of @Rd16}}) \rightarrow Z$		4			_	_	-
BTST Rn, @aa:8	В	$(\overline{Rn8} \ \overline{of} \ \overline{@aa:8}) \rightarrow Z$			4		_	_	-
BLD #xx:3, Rd	В	$(\#xx:3 \text{ of Rd8}) \rightarrow C$	2				_	_	-
BLD #xx:3, @Rd	В	(#xx:3 of @Rd16) → C		4			_	_	-
BLD #xx:3, @aa:8	В	(#xx:3 of @aa:8) → C			4		_	_	-
BILD #xx:3, Rd	В	$(\overline{\text{#xx:3 of Rd8}}) \rightarrow C$	2				_	—	-
BILD #xx:3, @Rd	В	$(\overline{\text{#xx:3 of @Rd16}}) \rightarrow C$		4			_	_	-
BILD #xx:3, @aa:8	В	$(\#xx:3 \ of \ @aa:8) \rightarrow C$			4		_	_	-
BST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of Rd8})$	2				_	_	-
BST #xx:3, @Rd	В	C → (#xx:3 of @Rd16)		4			_	_	-
BST #xx:3, @aa:8	В	C → (#xx:3 of @aa:8)			4		_	_	-
BIST #xx:3, Rd	В	$C \rightarrow (\#xx:3 \text{ of Rd8})$	2				_	—	-
BIST #xx:3, @Rd	В	C → (#xx:3 of @Rd16)		4			_	<u> </u>	-
BIST #xx:3, @aa:8	В	C → (#xx:3 of @aa:8)			4		_	_	-
BAND #xx:3, Rd	В	$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$	2				_	-	-

RENESAS

B C_^(#xx:3 of @Rd16) → C

B C∧(#xx:3 of @aa:8) → C

BAND #xx:3, @Rd

BAND #xx:3, @aa:8

Rev. 6.00 Aug 04, 2006 pag REJ0

BOR #xx:3, Rd	В	Cv(#xx:3 of Rd	8) → C	2						_	_	_
BOR #xx:3, @Rd	В	Cv(#xx:3 of @I	Rd16) → C		4					_	_	_
BOR #xx:3, @aa:8	В	Cv(#xx:3 of @a	aa:8) → C				4			_	_	_
BIOR #xx:3, Rd	В	C√(#xx:3 of Rd	[8]) → C	2						_	_	_
BIOR #xx:3, @Rd	В	C√(#xx:3 of @I	Rd16) → C		4					_	_	_
BIOR #xx:3, @aa:8	В	C√(#xx:3 of @a	aa:8) → C				4			_	_	_
BXOR #xx:3, Rd	В	C⊕(#xx:3 of Ro	d8) → C	2						_	_	_
BXOR #xx:3, @Rd	В	C⊕(#xx:3 of @	Rd16) → C		4					_	_	_
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 of @	aa:8) → C				4			_	_	_
BIXOR #xx:3, Rd	В	C⊕(#xx:3 of Ro	d8) → C	2						_	_	_
BIXOR #xx:3, @Rd	В	C⊕(#xx:3 of @	Rd16) → C		4					_	_	_
BIXOR #xx:3, @aa:8	В	C⊕(#xx:3 of @	<u>aa:8</u>) → C				4			_	_	_
BRA d:8 (BT d:8)	_	$PC \leftarrow PC+d:8$						2		_	_	_
BRN d:8 (BF d:8)	_	PC ← PC+2						2		_	_	_
BHI d:8	_	If condition	$C \lor Z = 0$					2		_	_	_
BLS d:8	_	is true then	C ∨ Z = 1					2		_	_	_
BCC d:8 (BHS d:8)	_	PC ← PC+d:8	C = 0					2		_	_	_
BCS d:8 (BLO d:8)	_	else next;	C = 1					2		_	_	_
BNE d:8	_		Z = 0					2		_	_	_
BEQ d:8	_		Z = 1					2		_	_	_
BVC d:8	_		V = 0					2		_	_	_
BVS d:8	_		V = 1					2		_	_	_
BPL d:8	_		N = 0					2		_	_	_
BMI d:8	_		N = 1					2		_	_	_
BGE d:8	_		N⊕V = 0					2		_	_	_
BLT d:8	_		N⊕V = 1					2		—	_	-
BGT d:8	_		Z ∨ (N⊕V) = 0					2		_	_	-
BLE d:8	_		Z ∨ (N⊕V) = 1					2		_	_	_

Rev. 6.00 Aug 04, 2006 page 548 of 680 REJ09B0145-0600

_	$\begin{array}{c} SP-2 \to SP \\ PC \to @SP \\ PC \leftarrow PC+d:8 \end{array}$							2			_		
_	$\begin{array}{c} SP-2 \to SP \\ PC \to @SP \\ PC \leftarrow Rn16 \end{array}$			2								_	
	$SP-2 \rightarrow SP$ $PC \rightarrow @SP$ $PC \leftarrow aa:16$						4				_		
	$SP-2 \rightarrow SP$ $PC \rightarrow @SP$ $PC \leftarrow @aa:8$								2		_	_	
-	PC ← @SP SP+2 → SP									2	_	-	
	$\begin{array}{l} CCR \leftarrow @SP \\ SP+2 \rightarrow SP \\ PC \leftarrow @SP \\ SP+2 \rightarrow SP \end{array}$									2	\$	1	\$
_	Transit to sleep mode.									2			
В	#xx:8 → CCR	2								T	1	1	1
В	Rs8 → CCR		2								1	1	1
В	CCR → Rd8		2										
В	CCR∧#xx:8 → CCR	2		T							1	1	1
В	CCR√#xx:8 → CCR	2									1	1	1
В	CCR⊕#xx:8 → CCR	2									1	1	1
-	PC ← PC+2									2	-		
	if R4L \neq 0 Repeat @R5 \rightarrow @R6 R5+1 \rightarrow R5 R6+1 \rightarrow R6 R4L-1 \rightarrow R4L Until R4L=0 else next;									4	_		
	B B B B	$\begin{array}{c} PC \rightarrow @SP \\ PC \leftarrow PC+d:8 \\ \hline \\ - SP-2 \rightarrow SP \\ PC \rightarrow @SP \\ PC \rightarrow @SP \\ PC \leftarrow Rn16 \\ \hline \\ - SP-2 \rightarrow SP \\ PC \rightarrow @SP \\ PC \rightarrow @SP \\ PC \rightarrow @SP \\ PC \leftarrow @a:16 \\ \hline \\ SP-2 \rightarrow SP \\ PC \leftarrow @a:8 \\ \hline \\ - PC \leftarrow @SP \\ SP+2 \rightarrow SP \\ \hline \\ - CCR \leftarrow @SP \\ SP+2 \rightarrow SP \\ - CCR \leftarrow @SP \\ SP+2 \rightarrow SP \\ \hline \\ - Transit to sleep mode. \\ \hline \\ B \#xx:8 \rightarrow CCR \\ \hline \\ B RS8 \rightarrow CCR \\ \hline \\ B CCR \rightarrow Rd8 \\ \hline \\ CCR \rightarrow Rd8 \\ \hline \\ B CCR \rightarrow Rd8 \\ \hline \\ B CCR \rightarrow Rd8 \\ \hline \\ B CCR \rightarrow Rd8 \\ \hline \\ B CCR \rightarrow Rd8 \\ \hline \\ CCR \rightarrow Rd$	$\begin{array}{c} PC \rightarrow @SP \\ PC \leftarrow PC+d:8 \\ \hline \\$	$\begin{array}{c} PC \to @SP \\ PC \leftarrow PC + d : 8 \\ \hline \\$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Rev. 6.00 Aug 04, 2006 pag

cleared to 0.

RENESAS

Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0. (2) If the result is zero, the previous value of the flag is retained; otherwise the

REJ0

Rev. 6.00 Aug 04, 2006 page 550 of 680 REJ09B0145-0600

Rev. 6.00 Aug 04, 2006 pag REJ09

* MOV EEPMOV SUBS BMI В SC DEC BPL JMP ⋖ MOV 6 ADD SUB ω ADDX SUBX MOV MOV ADD CMP AND XOR R BLD BEQ LDC NOT BST BIXOR BIAND AND RTE BNE BAND 9 XOR BSR 2 ORC RTS OR BTST Table A.2 Operation Code Map LDC ROTXR BLS က ᇤ SLEEP BNOT SHLR BRN MULXU BSET BRA SHLL 0 Low 2 ⋖ 0 7 В O Ω ш High

Rev. 6.00 Aug 04, 2006 page 552 of 680 REJ09B0145-0600

Execution states = $I \times S_I + J \times S_J + K \times S_K + L \times S_L + M \times S_M + N \times S_N$

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is a

BSET #0, @FF00

From table A.4:

I = L = 2, J = K = M = N = 0

From table A.3:

 $S_{L} = 2$, $S_{L} = 2$

Number of states required for execution = $2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip non-chip RAM is used for stack area.

JSR @@ 30

From table A.4: I = 2, J = K = 1, L = M = N = 0

From table A.3:

 $S_I = S_J = S_K = 2$

Number of states required for execution = $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Word d	lata	access	S_{M}				-	_	
Interna	I ор	eration	S_N		1				
Note:	*	Depends on what Access for details		ı-chip	module	is accessed.	See see	ction 2.9.1	, Notes or

Rev. 6.00 Aug 04, 2006 page 554 of 680 REJ09B0145-0600



ANDC #xx:8, CCR BAND #xx:3, Rd BAND #xx:3, @Rd BAND #xx:3, @aa:8 BRA d:8 (BT d:8)	1 1 2 2		1
BAND #xx:3, @Rd BAND #xx:3, @aa:8	2		1
BAND #xx:3, @aa:8			1
	2		ı
BRA d:8 (BT d:8)			1
	2		
BRN d:8 (BF d:8)	2		
BHI d:8	2		
BLS d:8	2		
BCC d:8 (BHS d:8)	2		
BCS d:8 (BLO d:8)	2		
BNE d:8	2		
BEQ d:8	2		
BVC d:8	2		
BVS d:8	2		
BPL d:8	2		
BMI d:8	2		
BGE d:8	2		
BLT d:8	2		
BGT d:8	2		
BLE d:8	2		
BCLR #xx:3, Rd	1		
BCLR #xx:3, @Rd	2		2
BCLR #xx:3, @aa: 8	2		2
BCLR Rn, Rd	1		
BCLR Rn, @Rd	2		2
BCLR Rn, @aa:8	2		2
		Rev. 6.00	0 Aug 04, 2006 pa
		2515515	REJ0
	BRN d:8 (BF d:8) BHI d:8 BLS d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BEQ d:8 BVC d:8 BVC d:8 BVS d:8 BPL d:8 BGE d:8 BLT d:8 BGT d:8 BLE d:8 BCLR #xx:3, Rd BCLR #xx:3, @Rd BCLR #xx:3, @aa: 8 BCLR Rn, Rd BCLR Rn, @Rd	BRN d:8 (BF d:8) 2 BHI d:8 2 BLS d:8 2 BCC d:8 (BHS d:8) 2 BCS d:8 (BLO d:8) 2 BNE d:8 2 BEQ d:8 2 BVC d:8 2 BVS d:8 2 BVS d:8 2 BVS d:8 2 BPL d:8 2 BHI d:8 2 BGE d:8 2 BLT d:8 2 BGT d:8 2 BCLR #xx:3, Rd 1 BCLR #xx:3, @Rd 2 BCLR Rn, Rd 1 BCLR Rn, @Rd 2	BRN d:8 (BF d:8) 2 BHI d:8 2 BLS d:8 2 BCC d:8 (BHS d:8) 2 BCS d:8 (BLO d:8) 2 BNE d:8 2 BVC d:8 2 BVC d:8 2 BVC d:8 2 BVS d:8 2 BPL d:8 2 BMI d:8 2 BGE d:8 2 BLT d:8 2 BCT d:8 2 BCLR #xx:3, @Rd 2 BCLR #xx:3, @aa: 8 2 BCLR Rn, @aa:8 2 BCLR Rn, @aa:8 2

1

1

ADD3.W #2, Nu

AND.B Rs, Rd

ADDX.B #xx:8, Rd ADDX.B Rs, Rd AND.B #xx:8, Rd

ADDX

AND

	., 0			
BIST	BIST #xx:3, Rd	1		
	BIST #xx:3, @Rd	2		2
	BIST #xx:3, @aa:8	2		2
BIXOR	BIXOR #xx:3, Rd	1		
	BIXOR #xx:3, @Rd	2		1
	BIXOR #xx:3, @aa:8	2		1
BLD	BLD #xx:3, Rd	1		
	BLD #xx:3, @Rd	2		1
	BLD #xx:3, @aa:8	2		1
BNOT	BNOT #xx:3, Rd	1		
	BNOT #xx:3, @Rd	2		2
	BNOT #xx:3, @aa:8	2		2
	BNOT Rn, Rd	1		
	BNOT Rn, @Rd	2		2
	BNOT Rn, @aa:8	2		2
BOR	BOR #xx:3, Rd	1		
	BOR #xx:3, @Rd	2		1
	BOR #xx:3, @aa:8	2		1
BSET	BSET #xx:3, Rd	1		
	BSET #xx:3, @Rd	2		2
	BSET #xx:3, @aa:8	2		2
	BSET Rn, Rd	1		
	BSET Rn, @Rd	2		2
	BSET Rn, @aa:8	2		2
BSR	BSR d:8	2	1	
BST	BST #xx:3, Rd	1		
	BST #xx:3, @Rd	2		2
	BST #xx:3, @aa:8	2		2

BIOR

BIOR #xx:3, Rd

BIOR #xx:3, @Rd

BIOR #xx:3, @aa:8

1

2

2

Rev. 6.00 Aug 04, 2006 page 556 of 680 REJ09B0145-0600

RENESAS

1

	,					
	BXOR #xx:3, @Rd	2			1	
	BXOR #xx:3, @aa:8	2			1	
CMP	CMP. B #xx:8, Rd	1				
	CMP. B Rs, Rd	1				
	CMP.W Rs, Rd	1				
DAA	DAA.B Rd	1				
DAS	DAS.B Rd	1				
DEC	DEC.B Rd	1				
DIVXU	DIVXU.B Rs, Rd	1				
EEPMOV	EEPMOV	2			2n+2*1	
INC	INC.B Rd	1				
JMP	JMP @Rn	2				
	JMP @aa:16	2				
	JMP @@aa:8	2	1			
JSR	JSR @Rn	2		1		
	JSR @aa:16	2		1		
	JSR @@aa:8	2	1	1		
LDC	LDC #xx:8, CCR	1				
	LDC Rs, CCR	1				
MOV	MOV.B #xx:8, Rd	1				
	MOV.B Rs, Rd	1				
	MOV.B @Rs, Rd	1			1	
	MOV.B @(d:16, Rs), Rd	2			1	
	MOV.B @Rs+, Rd	1			1	

BXOR

BXOR #xx:3, Rd

MOV.B @aa:8, Rd

MOV.B Rs, @Rd

MOV.B @aa:16, Rd

1

2

1

1

1

1

	MOV.W @Rs+, Rd	1	
	MOV.W @aa:16, Rd	2	
	MOV.W Rs, @Rd	1	
	MOV.W Rs, @(d:16, Rd)	2	
	MOV.W Rs, @-Rd	1	
	MOV.W Rs, @aa:16	2	
MULXU	MULXU.B Rs, Rd	1	
NEG	NEG.B Rd	1	
NOP	NOP	1	
NOT	NOT.B Rd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
ORC	ORC #xx:8, CCR	1	
ROTL	ROTL.B Rd	1	
ROTR	ROTR.B Rd	1	
ROTXL	ROTXL.B Rd	1	
ROTXR	ROTXR.B Rd	1	
RTE	RTE	2	2
RTS	RTS	2	1
SHAL	SHAL.B Rd	1	
SHAR	SHAR.B Rd	1	
SHLL	SHLL.B Rd	1	
SHLR	SHLR.B Rd	1	
	NEG NOP NOT OR ORC ROTL ROTR ROTXL ROTXR RTE RTS SHAL SHAR SHLL	MOV.W @aa:16, Rd MOV.W Rs, @Rd MOV.W Rs, @(d:16, Rd) MOV.W Rs, @-Rd MOV.W Rs, @-aa:16 MULXU MULXU.B Rs, Rd NEG NEG.B Rd NOP NOP NOT NOT.B Rd OR OR.B #xx:8, Rd ORC ORC #xx:8, CCR ROTL ROTL.B Rd ROTR ROTR.B Rd ROTXL ROTXL.B Rd ROTXL ROTXL.B Rd ROTXR ROTXR.B Rd RTE RTE RTS RTS SHAL SHAL.B Rd SHAR SHAR.B Rd SHLL SHLL.B Rd	MOV.W @aa:16, Rd 2 MOV.W Rs, @Rd 1 MOV.W Rs, @(d:16, 2 Rd) MOV.W Rs, @-Rd 1 MOV.W Rs, @aa:16 2 MULXU MULXU.B Rs, Rd 1 NOP NOP 1 NOT NOT.B Rd 1 OR OR.B #xx:8, Rd 1 OR.B Rs, Rd 1 ORC ORC #xx:8, CCR 1 ROTL ROTL.B Rd 1 ROTR ROTR.B Rd 1 ROTXL ROTXL.B Rd 1 ROTXL ROTXL.B Rd 1 ROTXL ROTXL.B Rd 1 ROTXR ROTXR.B Rd 1 ROTXR ROTXR.B Rd 1 RTE RTE 2 RTS RTS 2 SHAL SHAL.B Rd 1 SHAR SHAR.B Rd 1 SHLL.B Rd 1

IVIOV.VV RS, Ru MOV.W @Rs, Rd

Rd

SLEEP

STC

SLEEP

STC CCR, Rd

MOV.W @(d:16, Rs), 2

1

1

1

XOR	XOR.B #xx:8, Rd	1	
	XOR.B Rs, Rd	1	
XORC	XORC #xx:8, CCR	1	
Notes:	n: Initial value in I each.	R4L.	The source and destination operands are accessed
	0 4: 11 110/00475		10:10:10:10:10:10:10:10:10:10:10:10:10:1

2. 1 in the H8/3847R Group and 0 in the H8/3847S Group, H8/38347 Group,

H8/38447 Group.

SUBX.B #xx:8, Rd SUBX.B Rs, Rd

SUBX

Rev. 6.00 Aug 04, 2006 pag

REJ0

			-					
H'23	EBR	EB7	EB6	EB5	EB4	EB3	EB2	EB1
H'24								
H'25								
H'26								
H'27								
H'28								
H'29								
H'2A								
H'2B	FENR	FLSHE	_	_	_	_	_	_
H'2C								
H'2D								
H'2E								
H'2F								

SWE

ESU

PSU

ΕV

Ε

PV

Ρ

EB0

H'20

H'21

H'22

FLMCR1

FLMCR2 FLER

FLPWCR PDWND —

H'A0 SCR: H'A1 SCSF H'A2 SDRI H'A3 SDRI H'A4 H'A5 H'A6 H'A7 H'A8 SMR: H'A9 BRR: H'AA SCR: H'AB TDR:	R1 — J SDRU7 SDRL7 SDRL7	SDRL6 2 CHR32 7 BRR326	SDRL5	LTCH — SDRU4 SDRL4	CKS3 — SDRU3 SDRL3 STOP32
H'A2 SDRI H'A3 SDRI H'A4 H'A5 H'A6 H'A7 H'A8 SMR: H'A9 BRR3	J SDRU7 SDRL7 32 COM32 BRR32	SDRU6 SDRL6 2 CHR32 7 BRR326	SDRU5 SDRL5 PE32	SDRL4 PM32	SDRL3
H'A3 SDRI H'A4 H'A5 H'A6 H'A7 H'A8 SMR: H'A9 BRR:	SDRL7 32 COM32 32 BRR32	SDRL6 2 CHR32 7 BRR326	SDRL5	SDRL4 PM32	SDRL3
H'A4 H'A5 H'A6 H'A7 H'A8 SMR: H'A9 BRR:	32 COM32 32 BRR32	2 CHR32 7 BRR326	PE32	PM32	
H'A5 H'A6 H'A7 H'A8 SMR: H'A9 BRR:	32 BRR32	7 BRR326			STOP32
H'A6 H'A7 H'A8 SMR: H'A9 BRR:	32 BRR32	7 BRR326			STOP32
H'A7 H'A8 SMR H'A9 BRR3 H'AA SCR3	32 BRR32	7 BRR326			STOP32
H'A8 SMR: H'A9 BRR: H'AA SCR:	32 BRR32	7 BRR326			STOP32
H'A9 BRRS	32 BRR32	7 BRR326			STOP32
H'AA SCR			DDD225	DDD004	
	32 TIE32		DRR323	BRR324	BR323
H'AB TDR		RIE32	TE32	RE32	MPIE32
	32 TDR32	7 TDR326	TDR325	TDR324	TDR323
H'AC SSR	32 TDRE3	2 RDRF32	2 OER32	FER32	PER32
H'AD RDR:	32 RDR32	7 RDR326	6 RDR325	RDR324	RDR323
H'AE					
H'AF					
H'B0 TMA	TMA7	TMA6	TMA5	_	TMA3
H'B1 TCA	TCA7	TCA6	TCA5	TCA4	TCA3

H'95

H'96

H'97

H'98

H'99

H'9A

H'9B

H'9C

H'9D

H'9E H'9F ECCSR

ECH

ECL

SMR31

BRR31

SCR31

TDR31

SSR31

RDR31

OVH

ECH7

ECL7

COM31

BRR317

TDR317

TDRE31

RDR317

TIE31

OVL

ECH6

ECL6

CHR31

BRR316

TDR316

RDRF31

RDR316

RIE31

ECH5

ECL5

PE31

TE31

BRR315

TDR315

OER31

RDR315

CH2

ECH4

ECL4

PM31

RE31

BRR314

TDR314

FER31

RDR314

RENESAS

CUEH

ECH3

ECL3

STOP31

BRR313

MPIE31

TDR313

PER31

RDR313

CUEL

ECH2

ECL2

MP31

BRR312

TEIE31

TDR312

TEND31

RDR312

CKS2

SDRU2

SDRL2

MP32

BRR322

TEIE32

TDR322

TEND32

RDR322

TMA2

TCA2

CRCH

ECH1

ECL1

CKS311

BRR311

CKE31

TDR311

MPBR31

RDR311

CKS1

MTRF

SDRU1

SDRL1

CKS321

BRR321

CKE321

TDR321

MPBR32

RDR321

TMA1

TCA1

Rev. 6.00 Aug 04, 2006 pag

CRCL

ECH0

ECL0

CKS31

BRR31

CKE31

TDR31

МРВТЗ

RDR31

CKS0

SDRUC

SDRL0

CKS32

BRR32

CKE32

TDR32

MPBT3

RDR32

TMA0

TCA0

REJ09

STF

H'C2	LCR2	LCDAB	_	_	_	CDS3	CDS2	CDS1	CDS0
H'C3									
H'C4	ADRRH	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2
H'C5	ADRRL	ADR1	ADR0	_	_	_	_	_	_
H'C6	AMR	CKS	TRGE	_	_	CH3	CH2	CH1	CH0
H'C7	ADSR	ADSF	_	_	_	_	_	_	_
H'C8	PMR1	IRQ3	IRQ2	IRQ1	IRQ4	TMIG	TMOFH	TMOFL	TMOW
H'C9	PMR2	EXCL	_	POF1	_	_	SO1	SI1	SCK1
H'CA	PMR3	AEVL	AEVH	WDCKS	NCS	IRQ0	RESO	UD	PWM
H'CB	PMR4	NMOD7	NMOD6	NMOD5	NMOD4	NMOD3	NMOD2	NMOD1	NMOD0
H'CC	PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0
H'CD									
H'CE									
H'CF									
H'D0	PWCR	_	_	_	_	_	_	PWCR1	PWCR0
H'D1	PWDRU	_	_	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU
H'D2	PWDRL	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	PWDRL
H'D3									
H'D4	PDR1	P1 ₇	P1 ₆	P1 ₅	P1 ₄	P1 ₃	P1 ₂	P1 ₁	P1 ₀
H'D5	PDR2	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P2 ₂	P2 ₁	P2 ₀
H'D6	PDR3	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁	P3 ₀
H'D7	PDR4	_	_	_	_	P4 ₃	P4 ₂	P4 ₁	P4 ₀
H'D8	PDR5	P5 ₇	P5 ₆	P5₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁	P5 ₀

Rev. 6.00 Aug 04, 2006 page 562 of 680

REJ09B0145-0600

H'B8

H'B9

H'BA

H'BB

H'BC

H'BD

H'BE

H'BF H'C0

H'C1

TCFH

TCFL

OCRFH

OCRFL

TMG

ICRGF

ICRGR

LPCR

LCR

TCFH7

TCFL7

OCRFH7

OCRFL7

OVFH

ICRGF7

ICRGR7

DTS1

TCFH6

TCFL6

OCRFH6

OCRFL6

ICRGF6

ICRGR6

DTS0

PSW

OVFL

TCFH5

TCFL5

OCRFH5

OCRFL5

ICRGF5

ICRGR5

CMX

ACT

OVIE

TCFH4

TCFL4

OCRFH4

OCRFL4

IIEGS

ICRGF4

ICRGR4

SGX

DISP

TCFH3

TCFL3

OCRFH3

OCRFL3

CCLR1

ICRGF3

ICRGR3

SGS3

CKS3

TCFH2

TCFL2

OCRFH2

OCRFL2

CCLR0

ICRGF2

ICRGR2

SGS2

CKS2

TCFH1

TCFL1

OCRFH1

OCRFL1

ICRGF1

ICRGR1

SGS1

CKS1

CKS1

TCFH0

TCFL0

OCRFH(

OCRFL0

ICRGFO

ICRGRO

SGS0

CKS0

CKS0

H'EC PCR9 PCR97 PCR96 PCR95 PCR94 PCR93 PCR92 PCR91 PCR H'ED PCRA — — — PCRA3 PCRA2 PCRA1 PCR H'EE H'EF — — PCRA3 PCRA2 PCRA1 PCR H'F0 SYSCR1 SSBY STS2 STS1 STS0 LSON — MA1 MA0 H'F1 SYSCR2 — — NESEL DTON MSON SA1 SAC H'F2 IEGR — — IEG4 IEG3 IEG2 IEG1 IEG H'F3 IENR1 IENTA IENWP IEN4 IEN3 IEN2 IEN1 IEN H'F5 IENF6 IRR1 IRRTA IRRS1 — IRRIG IRRTFH IRRTC IRR H'F8 IRRIG IRRDT IRRAD — IRRTG IRRTFH IRRTC IRR	11 11 11	1 010	1 0117	1 01176	1 01175	1 01174	1 01173	1 01172	1 0117	1 01170
H'ED PCRA — — — PCRA3 PCRA2 PCRA1 PCR H'EE H'EF — — — — MA1 MA0 H'F1 SYSCR1 SSBY STS2 STS1 STS0 LSON — MA1 MA0 H'F1 SYSCR2 — — NESEL DTON MSON SA1 SAC H'F2 IEGR — — NESEL DTON MSON SA1 SAC H'F3 IENR1 IENTA IENS1 IENWP IEN4 IER3 IEG2 IEG1 IEG H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTFL IENTC IEN H'F5 H'F6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFL IRRTC IRR H'F8<	H'EB	PCR8	PCR87	PCR8 ₆	PCR8₅	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁	PCR8 ₀
H'EE H'EF H'FO SYSCR1 SSBY STS2 STS1 STS0 LSON — MA1 MA0 H'F1 SYSCR2 — — NESEL DTON MSON SA1 SA0 H'F2 IEGR — — IEG4 IEG3 IEG2 IEG1 IEG H'F3 IENR1 IENTA IENS1 IENWP IEN4 IEN3 IEN2 IEN1 IEN H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTFL IENTC IEN H'F5 IFF6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTC IRR H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF3 IWPF3 IWPF2 IWPF1 IWF H'FB CKSTPR2 — — <td>H'EC</td> <td>PCR9</td> <td>PCR9₇</td> <td>PCR9₆</td> <td>PCR9₅</td> <td>PCR9₄</td> <td>PCR9₃</td> <td>PCR9₂</td> <td>PCR9₁</td> <td>PCR9₀</td>	H'EC	PCR9	PCR9 ₇	PCR9 ₆	PCR9₅	PCR9 ₄	PCR9 ₃	PCR9 ₂	PCR9 ₁	PCR9 ₀
H'EF H'FO SYSCR1 SSBY STS2 STS1 STS0 LSON — MA1 MA0 H'F1 SYSCR2 — — — NESEL DTON MSON SA1 SA0 H'F2 IEGR — — — IEG4 IEG3 IEG2 IEG1 IEG H'F3 IENR1 IENTA IENS1 IENWP IEN4 IEN3 IEN2 IEN1 IEN H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTC IEN H'F5 IFF6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F6 IRRTI IRRAD — IRRTG IRRTFH IRRTFL IRRTC IRR H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FB CKSTPR2 — —	H'ED	PCRA					PCRA ₃	PCRA ₂	PCRA ₁	PCRA ₀
H'F0	H'EE									
H'F1 SYSCR2 — — NESEL DTON MSON SA1 SAC H'F2 IEGR — — — IEG4 IEG3 IEG2 IEG1 IEG H'F3 IENR1 IENTA IENS1 IENWP IEN4 IEN3 IEN2 IEN1 IEN H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTC IEN H'F5 IFF6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTC IRR H'F8 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'F8 CKSTPR1 S1CKSTP S31CKSTP S32CKSTP ADCKSTP TGCKSTP TGCKSTP TGCKSTP TGCKSTP TGCKSTP LDC H'FC H'FC — —	H'EF									
H'F2 IEGR — — IEG4 IEG3 IEG2 IEG1 IEG H'F3 IENR1 IENTA IENS1 IENWP IEN4 IEN3 IEN2 IEN1 IEN H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTC IEN H'F5 IFF6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTC IRR H'F8 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S31CKSTP S32CKSTP ADCKSTP TGCKSTP TGCKSTP TGCKSTP TGCKSTP TGCKSTP PWCKSTP LDC H'FD H'FE — — — — AECKSTP WDCKSTP PWCKSTP LDC H'FE — —	H'F0	SYSCR1	SSBY	STS2	STS1	STS0	LSON		MA1	MA0
H'F3 IENR1 IENTA IENS1 IENWP IEN4 IEN3 IEN2 IEN1 IEN H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTFL IENTC IEN H'F5 IFF6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTC IRR H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S31CKSTP ABCKSTP TGCKSTP TGCKSTP TGCKSTP TGCKSTP TGCKSTP TACKSTP LDC H'FD H'FC H'FF H'FF LGC LGC LGC LGC L	H'F1	SYSCR2				NESEL	DTON	MSON	SA1	SA0
H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTFL IENTC IEN H'F5 IFF6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTC IRR H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S32CKSTP ADCKSTP TGCKSTP TGCKSTP TGCKSTP TCCKSTP TAC H'FB CKSTPR2 — — — AECKSTP WDCKSTP PWCKSTP LDC H'FD H'FF H'FF Lgend H'FF Lgend H'FF Lgend H'FF Lgend L	H'F2	IEGR				IEG4	IEG3	IEG2	IEG1	IEG0
H'F5 H'F6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTFL IRRTC IRR H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S32CKSTP ADCKSTP TGCKSTP TCCKSTP TCCKSTP TACK H'FB CKSTPR2 — — — AECKSTP WDCKSTP PWCKSTP LDC H'FC H'FD H'FF H'FF Legend H'FF Legend Legend H'FF Legend	H'F3	IENR1	IENTA	IENS1	IENWP	IEN4	IEN3	IEN2	IEN1	IEN0
H'F6 IRR1 IRRTA IRRS1 — IRRI4 IRRI3 IRRI2 IRRI1 IRR H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTC IRR H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S31CKSTP S32CKSTP ADCKSTP TGCKSTP TCCKSTP TAC H'FB CKSTPR2 — — — AECKSTP WDCKSTP PWCKSTP LDC H'FC H'FD H'FE H H L	H'F4	IENR2	IENDT	IENAD	_	IENTG	IENTFH	IENTFL	IENTC	IENEC
H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTFL IRRTC IRR H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S31CKSTP S32CKSTP ADCKSTP TGCKSTP TGCKSTP TGCKSTP TACKSTP TACKSTP LDC H'FB CKSTPR2 — — — AECKSTP WDCKSTP PWCKSTP LDC H'FC H'FE H'FF Legend LDC H'FF LDC LDC <td>H'F5</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	H'F5									
H'F8 H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S31CKSTP ADCKSTP TGCKSTP TCCKSTP TACKSTP TACKSTP TACKSTP TACKSTP WDCKSTP PWCKSTP LDC H'FC H'FD H'FE H'FF Legend	H'F6	IRR1	IRRTA	IRRS1		IRRI4	IRRI3	IRRI2	IRRI1	IRRI0
H'F9 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWF H'FA CKSTPR1 S1CKSTP S31CKSTP ADCKSTP TGCKSTP TGCKS	H'F7	IRRI2	IRRDT	IRRAD		IRRTG	IRRTFH	IRRTFL	IRRTC	IRREC
H'FA CKSTPR1 S1CKSTP S31CKSTP S32CKSTP ADCKSTP TGCKSTP TGCKSTP TACK H'FB CKSTPR2 — — — AECKSTP WDCKSTP PWCKSTP LDC H'FC H'FD —	H'F8									
H'FB CKSTPR2 — — AECKSTP WDCKSTP PWCKSTP LDC H'FC H'FD — — AECKSTP WDCKSTP PWCKSTP LDC H'FE H'FF Legend — — AECKSTP WDCKSTP PWCKSTP LDC	H'F9	IWPR	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
H'FC H'FD H'FE H'FF Legend	H'FA	CKSTPR1	S1CKSTP	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKS
H'FD H'FE H'FF Legend	H'FB	CKSTPR2					AECKSTP	WDCKSTP	PWCKSTP	LDCKS
H'FE H'FF Legend	H'FC									
H'FF Legend	H'FD									
Legend	H'FE									
	H'FF									
	•	Communica	ation Interfa	ice						

H'E0

H'E1

H'E2

H'E3

H'E4

H'E5

H'E6

H'E7

H'E8

H'E9

H'EA

PUCR1

PUCR3

PUCR5

PUCR6

PCR1

PCR2

PCR3

PCR4

PCR5

PCR6

PCR7

PUCR17

PUCR37

PUCR57

PUCR67

PCR₁₇

PCR27

PCR3₇

PCR5₇

PCR67

PCR7₇

PUCR1₆

PUCR3₆

PUCR5₆

PUCR6₆

PCR₁₆

PCR2₆

PCR3₆

PCR5₆

PCR6₆

PCR7₆

PUCR1₅

PUCR3₅

PUCR5₅

PUCR65

PCR1₅

PCR2₅

PCR3₅

PCR5₅

PCR6₅

PCR7₅

PUCR1₄

PUCR3₄

PUCR5₄

PUCR6₄

PCR1₄

PCR2₄

PCR3₄

PCR5₄

PCR6₄

PCR7₄

PUCR1₃

PUCR3₃

PUCR5₃

PUCR6₃

PCR₁₃

PCR2₃

PCR3₃

PCR5₃

PCR6₃

PCR7₃

PUCR1₂

PUCR3₂

PUCR5₂

PUCR6₂

PCR₁₂

PCR2₂

PCR3₂

PCR4₂

PCR5₂

PCR6₂

PCR7₂

PUCR1₁

PUCR3₁

PUCR5₁

PUCR6₁

PCR1₁

PCR2₁

PCR3₁

PCR4₁

PCR5₁

PCR6₁

PCR7₁

PUCR1

PUCR3

PUCR5

PUCR6

PCR₁₀

PCR2₀

PCR3₀

PCR4₀

PCR5₀


PCR6₀

PCR7₀



REJ09

Rev. 6.00 Aug 04, 2006 pag




*: Don't care

Rev. 6.00 Aug 04, 2006 page 564 of 680

REJ09B0145-0600





Sof	Software write enable bit							
0	Writing/erasing disabled (initial value)							
1	Writing/erasing enabled							

Flash memory error

Note: A write to FLMCR2 is prohibited.

FLPWCR—Fla	ish Memo	ry Power	Control I	Register		H'F022	Flasl
Bit	7	6	5	4	3	2	1
	PDWND	_	_	_	_	_	_
Initial value	0	0	0	0	0	0	0
Read/Write	Read/Write <u>R/W</u> — — — — — —						
	Power-	down Dis	able				
	de, ode						
		,		its to sub-a ges to nori		, I	

Rev. 6.00 Aug 04, 2006 page 566 of 680 REJ09B0145-0600



Blocks 7 to 0

0 When a block of EB7 to EB0 is not selected (in 1 When a block of EB7 to EB0 is selected

Note: Set the bit of EBR to H'00 when erasing.

FENR—Flash	H'F02B	Fl					
Bit	7	6	5	4	3	2	1
	FLSHE					_	
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	_	_	_	_	_	_
	Flash I	Memory C	Control Re	gister En	able		
	0 Th	e flash me	emory con	trol registe	r cannot l	be accesse	d

The flash memory control register can be accessed

Rev. 6.00 Aug 04, 2006 pag

REJ0

WKPn edge selected

0	WKPn pin falling edge detected
1	WKPn pin rising edge detected

(n = 0 to 7)

Rev. 6.00 Aug 04, 2006 page 568 of 680 REJ09B0145-0600

RXD ₃₁ pin input data inversion switch
0 RXD ₃₁ input data is not inverted
1 RXD ₃₁ input data is inverted
TXD ₃₁ pin output data inversion switch
0 TXD ₃₁ output data is not inverted
1 TXD ₃₁ output data is inverted
RXD ₃₂ pin input data inversion switch
0 RXD ₃₂ input data is not inverted 1 RXD ₃₂ input data is inverted
1 RXD ₃₂ input data is inverted
TXD ₃₂ pin output data inversion switch
0 TXD ₃₂ output data is not inverted
1 TXD ₃₂ output data is inverted
P3 ₅ TXD ₃₁ pin function switch
0 Functions as P3 ₅ I/O pin
1 Functions as TXD ₃₁ output pin
A TIVE AND A CONTRACT OF THE
4 ₂ /TXD ₃₂ pin function switch

0	Function as P4 ₂ I/O pin
1	Function as TXD ₃₂ output pin

TMOW pin clock select

0	Clock output from TMA is outp
1	φ _w is output

Rev. 6.00 Aug 04, 2006 page 570 of 680 REJ09B0145-0600



				Count-up enable H		
				0 ECH event clock input is disable ECH value is held		
				1 ECH event clock input is enable		
		9	Channe	l select		
				H and ECL are used together as a sin annel 16-bit event counter		
				H and ECL are used as two independ it event counter channels		
Counter overflow L						
	Clearing cond	ECL has not overflowed Clearing condition: After readng OVL = 1, cleared by writing 0 to OVL				
	1	Setting condit	ion:	ows from H'FF to H'00 while CH2 is so		
Co	unter overflow	v H				
0	ECH has not overflowed Clearing condition: After reading OVH = 1, cleared by writing 0 to OVH					
1	Setting condi	ECH has overflowed Setting condition: Set when ECH overflows from H'FF to H'00				
Note: * Only a w	rite of 0 for cle	aring is possibl	e.			

RENESAS

ECL reset is clear
 and count-up fun
 is enabled

Counter reset control H

| O | ECH is reset

Count-up enable L

ECH reset is cleared and count-up function is enable.

ECL event clock input is disa ECL value is held ECL event clock input is ena

Rev. 6.00 Aug 04, 2006 pag

REJ09


Note: * ECH and ECL can also be used as the upper and lower halves, respectively, or event counter (EC).

ECL—Event Counter L H'97							
Bit	7	6	5	4	3	2	1
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R
				Count	value		

Note: * ECH and ECL can also be used as the upper and lower halves, respectively, or event counter (EC).

Rev. 6.00 Aug 04, 2006 page 572 of 680 REJ09B0145-0600





0	Asynchronous mode
1	Synchronous mode

Rev. 6.00 Aug 04, 2006 pag REJ09

Rev. 6.00 Aug 04, 2006 page 574 of 680 REJ09B0145-0600

CKE311	CKE310	Communication Mode	Clock Source	SCK ₃ Pin Function	
0	0	Asynchronous	Internal clock	I/O port	
	Synchronous		Internal clock	Serial clock outpo	
0	0 1 Asynchronous		Internal clock	Clock output	
		Synchronous	Reserved (Do not specify this combine		
1	0	Asynchronous	External clock	Clock input	
		Synchronous	External clock	Serial clock input	
1	1	Asynchronous	Reserved (Do not specify this combin		
		Synchronous	Reserved (Do not specify this com		

Description

Transmit end interrupt enable

0	Transmit end interrupt request (TEI) disabled			
1	Transmit end interrupt request (TEI) enabled			

Multiprocessor interrupt enable

Clock enable –

0	Multiprocessor interrupt request disabled (normal receive operation
	[Clearing condition]

When data is received in which the multiprocessor bit is set to 1

Multiprocessor interrupt request enabled
The receive interrupt request (RXI), receive error interrupt request (ERI), and setting of
RDRF, FER, and OER flags in the serial status register (SSR), are disabled until data of
the multiprocessor bit set to 1 is received.

Receive enable

	Receive operation disabled (RXD pin is I/O port)
1	Receive operation enabled (RXD pin is receive data pin)

Transmit enable

0	Transmit operation disabled (TXD pin is transmit data pin)
1	Transmit operation enabled (TXD pin is transmit data pin)

Receive interrupt enable

U	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled

Transmit interrupt enable

0	Transmit data empty interrupt request (TXI) disabled
1	Transmit data empty interrupt request (TXI) enabled



Rev. 6.00 Aug 04, 2006 page 576 of 680 REJ09B0145-0600



						Mult	Itiprocessor bit transfer	
					[0	A 0 multiprocessor bit is transmitted	
						1	A 1 multiprocessor bit is transmitted	
				ı	Mult	ipro	ocessor bit receive	
				١	0	Di	Pata in which the multiprocessor bit is 0 has been received	
					1	Di	Data in which the multiprocessor bit is 1 has been received	
			T	ra	nsm	it en	nd	
				0			smission in progress aring conditions] • After reading TDRE31 = 1, cleared by writing 0 to TDf • When data is written to TDR31 by an instruction	RE
				1			smission ended ing conditions] • When bit TE in serial control register 31 (SCR31) is c • When bit TDRE31 is set to 1 when the last bit of a tra	
		اِ ا	Parit	y	erro	r		
			0				on in progress or completed normally g condition] After reading PER31 = 1, cleared by writing 0 to PER31	
			1				error has occurred during reception condition] When the number of 1 bits in the receive data plus parity bit of designated by the parity mode bit (PM31) in the serial mode r	
	F	ran	ning	eı	rror			
		0					n progress or completed normally ndition] After reading FER31 = 1, cleared by writing 0 to FER31	
		1					ror has occurred during reception dition] When the stop bit at the end of the receive data is checked for a reception, and the stop bit is 0	value of 1 at co
O	ver	rur	err	or				
	0						ogress or completed ion] After reading OER31 = 1, cleared by writing 0 to OER31	
	1						r has occurred during reception n] When the next serial reception is completed with RDRF31 set to 1	
се	ive	dat	a re	gi	ster	full		
							data in RDR31] • After reading RDRF31 = 1, cleared by writing 0 to RDRF31 • When RDR31 data is read by an instruction	
1	There is receive data in RDR31 [Setting condition] When reception ends normally and receive data is transferred from RSR31 to RDR31							
ni	t da	ta	regi	ste	er en	npty	1	

Transmit data register empty				
0	Transmit data written in TDR31 has not been transferred to TSR31 [Clearing conditions] • After reading TDRE31 = 1, cleared by writing 0 to TDRE31 • When data is written to TDR31 by an instruction			
1	Transmit data has not been written to TDR31, or transmit data written in TDR31 has been transferred to TSR31 [Setting conditions] • When bit TE in serial control register 31 (SCR31) is cleared to 0 • When data is transferred from TDR31 to TSR31			

Note: * Only a write of 0 for flag clearing is possible.



Rev. 6.00 Aug 04, 2006 page 578 of 680 REJ09B0145-0600

Clock select 2 to 0 Bit 2 CKS2 0 0 0 1 1 1

l								
clc	ck s	ourc	e select					
_	_			-	_	_		

Bit 1

CKS1

0

0

1

1

0

0

1

Bit 0

CKS0

0

1

0

1

0

0

1

0 Clock source is prescaler S, SCK₁ is output Clock source is external clock, SCK1 is inp

Serial (

Clo

 $\phi = 0$

409.6

102.4

 25.6μ

12.8 µ

 $6.4 \mu s$

 $3.2 \mu s$

1.6 µs

122 µs

Prescaler

Division

Ratio

φ/1024

φ/256

φ/64

φ/32

φ/16

φ/8

φ/4

 $\phi_W/4$

LATCH TAIL select

0 HOLD TAIL is output 1 | LATCH TAIL is output

1

Tail mark control

- Tail mark is not output (synchronous mode)
- Tail mark is output (SSB mode)

Operating mode select		
0	0	8-bit synchronous mode
	1	16-bit synchronous mode
1	0	Continuous clock output mode
	1	Reserved

	Start flag					
Start Hay						
	0 Read Tra		Transfer operation stoppe			
		Write	Invalid			
	1	Read	Transfer operation in prog			
		Write	Starts transfer operation			
n	mark transmission flag					
(dle state, or 8-bit/16-bit data transfer i					

stopped

in progre

Tail n

0 lc ansfer in Tail mark transmission in progress

Overrun error flag

[Clearing condition] After reading ORER = 1, cleared by writing 0 [Setting condition] When an external clock is used and the clock

Extension data bit

Extension data bit											
0	Read	SO ₁ pin output level is low									
	Write	Changes SO ₁ pin output to low level									
1	Read	SO ₁ pin output level is high									
	Write	Changes SO ₁ pin output to high level									

after transfer is completed

Note: * Only a write of 0 for flag clearing is possible.

Rev. 6.00 Aug 04, 2006 page 580 of 680

REJ09B0145-0600



osed for transmit data setting and receive da 8-bit transfer mode: Not used

16-bit transfer mode: Upper 8 bits of data regis

SDRL—Ser	rial Data Regi	ster L				H'A3	
Bit	7	6	5	4	3	2	1

SDRL7 SDRL6 SDRL5 SDRL4 SDRL1 SDRL3 SDRL2 Initial value Undefined Undefined Undefined Undefined Undefined Undefined Read/Write R/W R/W R/W R/W R/W R/W R/W


8-bit transfer mode: Data register

Used for transmit data setting and receive da

16-bit transfer mode: Lower 8 bits of data regist

Rev. 6.00 Aug 04, 2006 pag

REJ09



0	Asynchronous mode
1	Synchronous mode

Rev. 6.00 Aug 04, 2006 page 582 of 680

REJ09B0145-0600



Rev. 6.00 Aug 04, 2006 pag REJ09

Clock e	nable -
Bit 1	Bit 0

CKE321	CKE320	Communication Mode	Clock Source	SCK ₃ Pin Function					
0	0	Asynchronous	Internal clock	I/O port					
	Synchronous		Internal clock	Serial clock output					
0	1 Asynchronous		Internal clock Clock output						
		Synchronous	Reserved (Do not specify this combination						
1	0	Asynchronous	External clock	Clock input					
		Synchronous	External clock Serial clock input						
1	1	Asynchronous	Reserved (Do not specify this combination						
		Synchronous	Reserved (Do not specify this combination						

Description

Transmit end interrupt enable

0	Transmit end interrupt request (TEI) disabled
1	Transmit end interrupt request (TEI) enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupt request disabled (normal receive operation
	[Clearing condition]
	When data is received in which the multiprocessor bit is set to 1

Multiprocessor interrupt request enabled The receive interrupt request (RXI), receive error interrupt request (ERI), and setting of the RDRF, FER, and OER flags in the serial status register (SSR), are disabled until data with the multiprocessor bit set to 1 is received.

Receive enable

0	Receive operation disabled (RXD pin is I/O port)
1	Receive operation enabled (RXD pin is receive data pin)

Transmit enable

0	Transmit operation disabled (TXD pin is transmit data pin)
1	Transmit operation enabled (TXD pin is transmit data pin)

Receive interrupt enable

		Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1	1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled

Transmit interrupt enable

0	Transmit data empty interrupt request (TXI) disabled
1	Transmit data empty interrupt request (TXI) enabled

Rev. 6.00 Aug 04, 2006 page 584 of 680

REJ09B0145-0600



Data for transfer to TSR

				Г													
					N	/lult	iprocessor bit	transfei	r								
					Г	0	A 0 multiproc	essor bi	t is transr	nitted		1					
						1	A 1 multiproc	essor bi	t is transr	mitted		1					
					/ultip	oroc	essor bit recei	ive				•					
				ΙГ	0	Da	ata in which the	multipro	cessor bi	it is 0 has	been red	ceived					
				lf	1	Da	ata in which the	multipro	cessor bi	it is 1 has	been red	ceived		1			
			1	ra	nsmi	en	d							_			
				0			mission in prog ring conditions]	 After 	r reading en data is	TDRE32	= 1, clea o TDR32	ared by w	riting 0 to	o TDI	RE32		
				1			mission ended ng conditions]		en bit TE en bit TDI								ter is sen
		١.	Pari	ty e	error												
			0				n in progress or condition] Afte				red by wi	riting 0 to	PER32				
			1					en the n	g reception umber of by the pa	1 bits in							
		Fran	ning	j er	ror												
		0					progress or condition] After rea			cleared	by writing	0 to FE	R32				
		1						he stop l	reception bit at the the stop b	end of th	e receive	data is o	checked	for a	value	of 1 at	completion
	Ove	errur	err	or													
	0						gress or comple on] After reading		2 = 1, cle	ared by v	vriting 0 t	o OER32	2				
	1						has occurred du) When the nex			is compl	eted with	RDRF3	2 set to 1	1			
Red	eiv	e da	ta re	gis	ter f	ull											
0							lata in RDR32 After reading When RDR3					to RDRF	32				
1							in RDR32 /hen reception e	ends nor	mally and	d receive	data is tr	ansferre	d from R	SR32	2 to RE	DR32	
ınsn	nit d	lata	regi	ste	r em	oty											
	Trai	nsmi	t dat	a v	/ritter	in i	TDR32 has not	been tra	nsferred	to TSR3	2						

Transi

[Clearing conditions] • After reading TDRE32 = 1, cleared by writing 0 to TDRE32 • When data is written to TDR32 by an instruction Transmit data has not been written to TDR32, or transmit data written in TDR32 has been transferred to TSR32 [Setting conditions] • When bit TE32 in serial control register 32 (SCR32) is cleared to 0

• When data is transferred from TDR32 to TSR32

Note: * Only a write of 0 for flag clearing is possible.

Rev. 6.00 Aug 04, 2006 page 586 of 680

REJ09B0145-0600



Rev. 6.00 Aug 04, 2006 pag REJ09

Clock output select* Internal clock select

_							_
1	TMA3	TMA2	TMA1	TMA0		er and Divider Ratio low Period	F
1	0	0	0	0	PSS	φ/8192	I
1	0	0	0	1	PSS	ф/4096	t
1	0	0	1	0	PSS	φ/2048	
1	0	0	1	1	PSS	φ/512	
1	0	1	0	0	PSS	φ/256	
1	0	1	0	1	PSS	φ/128]
_	0	1	1	0	PSS	φ/32	
	0	1	1	1	PSS	φ/8	
	1	0	0	0	PSW	1 s	Ti
	1	0	0	1	PSW	0.5 s	ba
	1	0	1	0	PSW	0.25 s	(v
	1	0	1	1	PSW	0.03125 s	32
	1	1	0	0	PSW and	d TCA are reset]
	1	1	0	1			
	1	1	1	0			
				T .			

Note * Values when the CWOS bit in CWOSR is cleared to 0. When the CWOS bit is s φw is output regardless of the value of bits TMA7 to TMA5.

1 | 1 | 1

Rev. 6.00 Aug 04, 2006 page 588 of 680

REJ09B0145-0600

0 0 0 φ/32 0 1

> 1 0 φ/8 1 1 φ/4

0 0 | $\phi_W/32$

 $0 \ 1 \ \phi_{W}/16$ 0 φ_W/8

0

0

1

1 1 1 $\phi_W/4$

1

φ/16



						١,	Va	atchdog timer reset	
							0	[Clearing conditions]	
								Reset by RES pin When TCSRWE = 1, and 0 is written in both B0WI and V	۷R
							1	[Setting condition]	
								When TCW overflows and a reset signal is generated	
					L	∣ Bit	0 v	write inhibit	
						0	Bi	Bit 0 is write-enabled	
						1	Bi	Bit 0 is write-protected	
				,	⊢ ʾ Wa	tch	do	og timer on	
					0			chdog timer operation is disabled	
					1	W	atc	chdog timer operation is enabled	
			[∣ 3it∶	2 w	rite	in e	nhibit	
			ΙĒ	0				write-enabled	
				1	Bit	2 i	s w	write-protected	
		١,	<u> </u>				1/-	tatus as sistes W. write as abla	
								status register W write enable It be written to bits 2 and 0	
		-	-+					e written to bits 2 and 0	
		-	- 1					7 Million to 200 2 and 0	
		Bit	4 w			_	_		
		0						nabled	
		1	Bit	4 is	S W	rite	-pr	rotected	
1	, Tim	er d	cou	nte	r W	wı	rite	e enable	
	0	Da	ta c	anr	ot l	oe '	wri	itten to TCW	
	1	Da	ta c	an l	be v	writ	ter	n to TCW	
	6 v	/rite	inl	nibi	it				
Ī	_		s wr	_		able	ed		
İ	Ri	6 is	s wr	ite-	nro	tec	tec	d	

Bit

0 1

Note: * Write is permitted only under certain conditions.

Rev. 6.00 Aug 04, 2006 page 590 of 680 REJ09B0145-0600



RENESAS

Note: TCC is assigned to the same address as TLC. In a read, the TCC value is read

TLC—Timer L	oad Regis		H'B5				
Bit	7	6	5	4	3	2	1
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Reload	d value		

Note: TLC is assigned to the same address as TCC. In a write, the TLC value is written

Rev. 6.00 Aug 04, 2006 page 592 of 680 REJ09B0145-0600

Clock select L Counting on external rising/falling edge 1 0 0 Internal clock ø/32 1 0 1 Internal clock ø/16 1 1 0 Internal clock $\phi/4$ 1 Internal clock ϕ w/4 Toggle output level L Low level 1 High level Clock select H 0 * 16-bit mode, counting on TCFL overflow signal 1 0 0 Internal clock ø/32 1 0 1 Internal clock ø/16 1 1 0 Internal clock 6/4 Internal clock ϕ w/4 1

Toggle output level H

0 Low level 1 High level * Don't care

				_				
						Cou	nter clear L	
					lΓ	0	TCFL clearing by compare match is disabled	\neg
						1	TCFL clearing by compare match is enabled	\neg
				Т	ime	r ove	erflow interrupt enable L	
				l٢	0	TC	CFL overflow interrupt request is disabled	\neg
					1	TC	CFL overflow interrupt request is enabled	\neg
				Con	npar	e ma	atch flag L	_
				0			ring condition] reading CMFL = 1, cleared by writing 0 to CMFL	
				1			ng condition] when the TCFL value matches the OCRFL value	
			Tir	ner o	ver	flow	flag L	
			C				condition] ding OVFL = 1, cleared by writing 0 to OVFL	
			1				condition] n TCFL overflows from H'FF to H'00	
		Со	unt	er cle	ar I	1		
		0					TCF clearing by compare match is disabled TCFH clearing by compare match is disabled	
		1					TCF clearing by compare match is enabled TCFH clearing by compare match is enabled	
	Tit	mer	ove	erflov	v int	erru	ıpt enable H	
	0		TC	FH ov	/erfl	ow in	nterrupt request is disabled	
	1		TC	FH ov	/erfl	ow in	nterrupt request is enabled	
Cc	mpa	are i	mat	ch fla	ag H	ı		
()			ng co			= 1, cleared by writing 0 to CMFH	
1				cone			value matches the OCRFH value	
er	ove	rflo	w fl	ag H				
				ondit		= 1,	cleared by writing 0 to OVFH	
t				nditio				

Time

0	[Clearing condition] After reading OVFH = 1, cleared by writing 0 to OVFH	
1	[Setting condition] Set when TCFH overflows from H'FF to H'00	

Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.

Rev. 6.00 Aug 04, 2006 page 594 of 680 REJ09B0145-0600



Note: ICFH and ICFL can also be used as the upper and lower halves, respectively timer counter (TCF).

TCFL—8-Bit	Timer Cou	ınter FL				H'B9
Bit	7	6	5	4	3	2
	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2
Initial value	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W

OCRFH—Output Compare Register FH

Count value

H'BA

Rev. 6.00 Aug 04, 2006 pag

REJ09

1

TCFL1

0

R/W

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively timer counter (TCF).

Bit	7	6	5	4	3	2	1
	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRF
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: OCRFH and OCRFL can also be used as the upper and lower halves, respect 16-bit output compare register (OCRF).

Rev. 6.00 Aug 04, 2006 page 596 of 680 REJ09B0145-0600

								0	0	Internal clock: counti
								0	1	Internal clock: counti
								1	0	Internal clock: counti
				C.	ounter cle			1	1	Internal clock: counti
						G clearing is disa	hloo	_		
				0					0.01	f input capture input si
				1				_		input capture input signification
				1						input capture input significant
				<u> </u>	111100	o cleared by both	ıı eu	yes	5 01	input capture input si
		١.								
		Inp		•		edge select				
		0	_	<u> </u>			<u> </u>		<u> </u>	ture input signal
		1	Inte	errupt ge	enerated o	on falling edge o	f inp	ut (сар	ture input signal
		l								
					rupt enab		_			
						uest is disabled				
	1	TCG	over	flow inte	errupt requ	uest is enabled				
Tim	ner overflo	ow fla	g L							
0	[Clearing After read				eared by w	riting 0 to OVFL				
1	[Setting of Set when			rflows fr	om H'FF t	o H'00				

Timer overflow flag H

0	[Clearing condition] After reading OVFH = 1, cleared by writing 0 to OVFH
1	[Setting condition] Set when TCG overflows from H'FF to H'00

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

ICRGR—Input	Capture	Register	GR			H'BE	
Bit	7	6	5	4	3	2	1
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

Stores TCG value at rising edge of input capture signal

Rev. 6.00 Aug 04, 2006 page 598 of 680 REJ09B0145-0600

Segment driver select -

Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Function	Function of Pins SEG ₃₂ to SEG ₁					
SGX	SGS3	SGS2	SGS1	SGS0	SEG ₄₀ to SEG ₃₃	SEG ₃₂ to SEG ₂₅	SEG ₂₄ to SEG ₁₇	SEG ₁₆ to SEG ₉	SEG ₈ to SEG ₁		
0	0	0	0	0	Port	Port	Port	Port	Port	(lı	
0	0	0	0	1	SEG	Port	Port	Port	Port		
0	0	0	1	*	SEG	SEG	Port	Port	Port	1	
0	0	1	0	*	SEG	SEG	SEG	Port	Port	1	
0	0	1	1	*	SEG	SEG	SEG	SEG	Port	1	
0	1	*	*	*	SEG	SEG	SEG	SEG	SEG		
1	0	0	0	0	Port*1	Port	Port	Port	Port		
1	0	0	0	1			Do not use				
1	0	0	1	*							
1	0	1	*	*							
1	1	*	*	*							

Note: 1. SEG₄₀ to SEG₃₇ are external expansion pins.

Expansion signal select

0	SEG ₄₀ to SEG ₃₇ pin* (Initial value)
1	CL ₁ , CL ₂ , DO and M pin

Note: * Functions as ports when SGS3 to SGS0 are set at "0000".

In the case of the H8/38347 Group and H8/38447 Group the initial values of these bits must

Duty select, common function select

Bit 7	Bit 6	Bit 5	Duty Cycle	C D-:	Notes
DTS1	DTS0	CMX		Common Drivers	
0	0	0	Static	COM ₁	Do not use COM ₄ , COM ₃ , and COM ₂
0	0	1	Static	COM ₄ to COM ₁	COM ₄ to COM ₂ output the same waveform as COM ₁
0	1	0	1/2 duty	COM ₂ to COM ₁	Do not use COM ₄ and COM ₃
0	1	1		COM ₄ to COM ₁	COM ₄ outputs the same waveform as COM ₃ and COM ₂ outputs the same wave
1	0	0	1/3 duty	COM ₃ to COM ₁	Do not use COM ₄
1	0	1	1/3 duty	COM ₄ to COM ₁	Do not use COM ₄
1	1	0	1/4 duty	COM4 to COM1	_
1	1	1	1/4 duty	COIVI4 to COIVI1	



Frame frequency select

Bit 3	Bit 2	Bit 1	Bit 1	Oper
CKS3	CKS2	CKS1	CKS0	Opera
0	*	0	0	•
0	*	0	1	Ī
0	*	1	*	•
1	0	0	0	·
1	0	0	1	Ī
1	0	1	0	Ī
1	0	1	1	,
1	1	0	0	•
1	1	0	1	
1	1	1	0	(
1	1	1	1	

Display data control

	0	Blank data is displaye
--	---	------------------------

1 LCD RAM data is displayed

Display function activate

0	LCD controller/driver operation halted LCD controller/driver operates		
1	LCD controller/driver operates		

LCD drive power supply on/off control

	LCD drive power supply off
1	LCD drive power supply on

Rev. 6.00 Aug 04, 2006 page 600 of 680 REJ09B0145-0600


Charge/discharge pulse duty cyc

		- J - I		, ,
Bit 3 Bit 2		Bit 1	Bit 0	Dut
CDS3	CDS2	CDS1	CDS0	Duty
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	*	*	
1	1	*	*	

A waveform/B waveform switching control

0	Drive using A waveform
1	Drive using B waveform





ha	nnel	sel

Bit 3	Bit 2	Bit 1	Bit 0	
СНЗ	CH2	CH1	CH0	Analog Inpu
0	0	*	*	No channel
0	1	0	0	AN ₀
0	1	0	1	AN ₁
0	1	1	0	AN ₂
0	1	1	1	AN ₃
1	0	0	0	AN ₄
1	0	0	1	AN ₅
1	0	1	0	AN ₆
1	0	1	1	AN ₇
1	1	0	0	AN ₈
1	1	0	1	AN ₉
1	1	1	0	AN ₁₀
1	1	4	1	A NI

External trigger select

	Disables start of A/D conversion by external trigger
1	Enables start of A/D conversion by rising or falling ed of external trigger at pin ADTRG

Clock sele

Clock Select					
Bit 7		Convers	ion Time		
CKS	Conversion Period	φ = 1 MHz	φ = 5 MHz		
0	62/ 	62 µs	12.4 µs		
1	31/φ	31 µs	_		

0	Read	Indicates completion of A/D conversion
	Write	Stops A/D conversion
1	Read	Indicates A/D conversion in progress
	Write	Starts A/D conversion

Rev. 6.00 Aug 04, 2006 page 604 of 680 REJ09B0145-0600



1 Fund	tions as TMOV
P1₁/TMOFL pin f	unction switch
0 Functions as	P1 ₁ I/O pin
1 Functions as	TMOFL output
P1 ₂ /TMOFH pin function	ı switch
0 Functions as P1 ₂ I/O	pin
1 Functions as TMOFF	1 output pin
P1 ₃ /TMIG pin function switch	
0 Functions as P1 ₃ I/O pin	7
1 Functions as TMIG input pin	٦
DA (IDO (ADTRO via function quital	_
P1 ₄ /IRQ ₄ /ADTRG pin function switch	
0 Functions as P1 ₄ I/O pin	
1 Functions as IRQ ₄ /ADTRG input pin	
P1 ₅ /IRQ ₁ /TMIC pin function switch	
0 Functions as P1 ₅ I/O pin	
1 Functions as IRQ ₁ /TMIC input pin	
P1 ₆ /IRQ ₂ pin function switch	
0 Functions as P1 ₆ I/O pin	
1 Functions as IRQ ₂ input pin	

P1₇/IRQ₃/TMIF pin function switch

0	Functions as P1 ₇ I/O pin
1	Functions as IRQ ₃ /TMIF input pin



P2₀/SCK₁ pin function 0 Functions as P2₀ I 1 Functions as SCK P2₁/SI₁ pin function switch 0 Functions as P2₁ I/O pin

P2₂/SO₁ pin function switch


_	
0	Functions as P2 ₂ I/O pin
1	Functions as SO ₁ output pin

1 Functions as SI₁ input pi

P2₂/SO₁ pin PMOS control

0	CMOS output
1	NMOS open-drain output

Rev. 6.00 Aug 04, 2006 page 606 of 680 REJ09B0145-0600



0	Functions as P3 ₁ /UD I/O pin
1	Functions as EXCL input pin

Rev. 6.00 Aug 04, 2006 pag

REJ09

	1 Functions as PW
	P3 ₁ /UD pin function switch
	0 Functions as P3 ₁ I/O pin
	1 Functions as UD input pin
	P3 ₂ /RESO pin function switch
	0 Functions as P3 ₂ I/O pin
	1 Functions as RESO I/O pin
	P4 ₃ /IRQ0 pin function switch
	0 Functions as P4 ₃ I/O pin
	1 Functions as IRQ ₀ input pin
	TMIG noise canceler select
	0 Noise cancellation function not used
	Noise cancellation function used
	Watchdog timer switch
	0 φ8192
	1 φw/4
'3 ₆	/AEVH pin function switch
) [Functions as P3 ₆ I/O pin
	Functions as AEVH input pin
_	

P37/AEVL pin function switch

0 Functions as P3₇ I/O pin
1 Functions as AEVL input pin

Note: * In the H8/38347 Group and H8/38447 Group this bit is reserved and cannot be written to.

Rev. 6.00 Aug 04, 2006 page 608 of 680 REJ09B0145-0600



			 		· · · · · · · · · · · · · · · · · · ·		_
			1 P2 _n	is NMOS	open-drai	n output	
						(n = 7 to	0)
PMR5—Port Mode Register 5						H'CC	
Bit	7	6	5	4	3	2	1

0 P2_n is CMOS output

Bit	7	6	5	4	3	2	1
	WKP ₇	WKP ₆	WKP ₅	WKP ₄	WKP ₃	WKP ₂	WKP
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P5 _n /WKP _n /SEG _{n+1}	pin	function	switch
---	-----	----------	--------

0	Functions as P5 _n I/O pin
1	Functions as WKP _n input pin

(n = 7 to 0)

	The input	clock is ø/	$4 (t\phi^* = 4/$	φ)			
	The conve	ersion peri	od is 32,7	68/φ, with a	a minimun	n modulati	on width of
1	The input	clock is ø/	8 (to* = 8/	φ)			
	The conve	ersion peri	od is 65,5	36/φ, with a	a minimun	n modulati	on width of
	The input	clock is ø/	16 (tφ* = 1	6/φ)			
	The conve	ersion peri	od is 131,	072/φ, with	a minimu	m modula	tion width (
Perio	od of PWM	l input clo	ck				
PWI	M Data R	egister U				H'D1	14-
	7	6	5	4	3	2	1
	_	_	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDUR1
	1 Perio	The converse The input The input The converse The input The converse Period of PWM	The conversion peri The input clock is \$\phi\$ The conversion peri The input clock is \$\phi\$ The conversion peri Period of PWM input cloc PWM Data Register U	The conversion period is 32,70 The input clock is \$\phi/8\$ (\$\tau\psi = 8/\$ The conversion period is 65,5: The input clock is \$\phi/16\$ (\$\tau\psi = 1\$ The conversion period is 131,0 Period of PWM input clock PWM Data Register U 7 6 5	1 The input clock is φ/8 (tφ* = 8/φ) The conversion period is 65,536/φ, with a The input clock is φ/16 (tφ* = 16/φ) The conversion period is 131,072/φ, with Period of PWM input clock PWM Data Register U 7 6 5 4	The conversion period is 32,768/φ, with a minimum 1 The input clock is φ/8 (tφ* = 8/φ) The conversion period is 65,536/φ, with a minimum The input clock is φ/16 (tφ* = 16/φ) The conversion period is 131,072/φ, with a minimum Period of PWM input clock PWM Data Register U 7 6 5 4 3	The conversion period is 32,768/φ, with a minimum modulation of the input clock is φ/8 (tφ* = 8/φ). The conversion period is 65,536/φ, with a minimum modulation of the input clock is φ/16 (tφ* = 16/φ). The conversion period is 131,072/φ, with a minimum modulation of PWM input clock. PWM Data Register U H'D1

The conversion period is 16,384/\(\phi\), with a minimum modulation width of

1

Initial value

Read/Write	_	_	W	W	
			Uppe	r 6 bits of	da

1

lata for generating PWM wave

0

W

3

PWDRL3

0

W

5

PWDRL5

0

W

0

4

PWDRL4

0

W

0

2

PWDRL2

0

W

0

W

0

W

1

PWDRL1

0

W

14

H'D2

Bit 7 6 PWDRL7 PWDRL6 0 Initial value 0 Read/Write W W

PWDRL—PWM Data Register L

Lower 8 bits of data for generating PWM waveform

Rev. 6.00 Aug 04, 2006 page 610 of 680

REJ09B0145-0600 RENESAS

PDR2—Port Data Register 2 H'D5							
Bit	7	6	5	4	3	2	1
	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	P2 ₂	P2 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	ort 2 pins		
PDR3—Port Data Register 3 H'D6							
Bit	7	6	5	4	3	2	1
1	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	oort 3 pins		
PDR4—Port Da	ata Regist	er 4				H'D7	
Bit	7	6	5	4	3	2	1
1		_	_	_	P4 ₃	P4 ₂	P4 ₁
Initial value	1	1	1	1	1	0	0
Read/Write	_	_	_	_	R	R/W	R/W
				Pin F	 P4 ₃ state is	s read	
						Data for	port pins

Rev. 6.00 Aug 04, 2006 pag REJ09

PDR6—Port Da	PDR6—Port Data Register 6 H'D9						
Bit	7	6	5	4	3	2	1
	P6 ₇	P6 ₆	P6 ₅	P6 ₄	P6 ₃	P6 ₂	P6 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	oort 6 pins	:	
PDR7—Port Data Register 7 H'DA							
Bit	7	6	5	4	3	2	1
	P7 ₇	P7 ₆	P7 ₅	P7 ₄	P7 ₃	P7 ₂	P7 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W
				Data for p	oort 7 pins		
PDR8—Port Da	ıta Registo	er 8				H'DB	
Bit	7	6	5	4	3	2	1
	P8 ₇	P8 ₆	P8 ₅	P8 ₄	P8 ₃	P8 ₂	P8 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data for port 8 pins

Rev. 6.00 Aug 04, 2006 page 612 of 680 REJ09B0145-0600



PDRA—Port D	Oata Regis	ter A				H'DD	
Bit	7	6	5	4	3	2	1
	_	_	_	_	PA ₃	PA ₂	PA ₁
Initial value	1	1	1	1	0	0	0
Read/Write		_	_	_	R/W	R/W	R/W
						Data for	port A pi
PDRB—Port D	ata Regis	ter B				H'DE	
Bit	7	6	5	4	3	2	1
	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁
				'		'	1
Read/Write	R	R	R	R	R	R	R
				Data for p	oort B pins	3	
PDRC—Port D	ata Regis	ter C				H'DF	
Bit	7	6	5	4	3	2	1
	_	_	_	_	PC ₃	PC ₂	PC ₁
Read/Write	_	_	_	_	R	R	R
						Data for	port C pi
					Rev. 6.00	Aug 04,	
			20	NESA	-		REJ

Port 1 input pull-up MOS contr | 0 | Input pull-up MOS is off | 1 | Input pull-up MOS is on | Note: When the PCR1 specificat (Input port specification)

PUCR3—Port Pull-Up Control Register 3 H'E1							
Bit	7	6	5	4	3	2	1
	PUCR3 ₇	PUCR3 ₆	PUCR3 ₅	PUCR3 ₄	PUCR3 ₃	PUCR3 ₂	PUCR3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						
				_			
				Po	ort 3 input	ւ pull-up N	MOS contr

1 Input pull-up MOS is on Note: When the PCR3 spec

Input pull-up MOS is off

Note: When the PCR3 specification (Input port specification)

(Input port specification) PUCR6—Port Pull-Up Control Register 6 **H'E3** Bit 7 3 2 6 5 4 PUCR6₆ PUCR6₁ PUCR6₇ PUCR6₅ PUCR6₄ PUCR6₃ PUCR6₂ Initial value 0 0 0 0 0 0 Read/Write R/W R/W R/W R/W R/W R/W Port 6 input pull-up MOS cont Input pull-up MOS is off

Rev. 6.00 Aug 04, 2006 pag

Port 5 input pull-up MOS cont 0 Input pull-up MOS is off Input pull-up MOS is on Note: When the PCR5 specification

Input pull-up MOS is on Note: When the PCR6 specifica (Input port specification)

1

0

R/W

REJ09

PCR2—Port Co	ontrol Reg	gister 2			H'E5		
Bit	7	6	5	4	3	2	1
	PCR2 ₇	PCR2 ₆	PCR2 ₅	PCR2 ₄	PCR2 ₃	PCR2 ₂	PCR2 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
				P	ort 2 inpu	t/output s	elect
				C			
				_1	Output	pin	
PCR3—Port Co	ontrol Reg	gister 3				H'E6	
Bit	7	6	5	4	3	2	1
	PCR3 ₇	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
				P	ort 3 inpu	t/output s	elect
				C	Input pi	n	
				1	Output	pin	

0 Input pin Output pin

Rev. 6.00 Aug 04, 2006 page 616 of 680 REJ09B0145-0600



PCR5—Port Control Register 5 H'E8							
Bit	7	6	5	4	3	2	1
	PCR5 ₇	PCR5 ₆	PCR5 ₅	PCR5 ₄	PCR5 ₃	PCR5 ₂	PCR5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
				P	ort 5 inpu	t/output s	select
				С	Input pi	n	
				1	1 Output	pin	
PCR6—Port Co	ontrol Reş	gister 6				Н'Е9	
Bit	7	6	5	4	3	2	1
	PCR6 ₇	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR6 ₃	PCR6 ₂	PCR6 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
				Р	ort 6 inpu	t/output s	elect

0 Input pin1 Output pin

0 Input pin1 Output pin

PCR8—Port Control Register 8 H'EB							
Bit	7	6	5	4	3	2	1
	PCR8 ₇	PCR8 ₆	PCR8 ₅	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
				P	ort 8 inpu	t/output s	elect
				(1 1		
				_1	Output	pin	
PCR9—Port Co	ontrol Reg	gister 9				H'EC	
Bit	7	6	5	4	3	2	1
	PCR9 ₇	PCR9 ₆	PCR9 ₅	PCR9 ₄	PCR9 ₃	PCR9 ₂	PCR9 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
				Р	ort 9 inpu	t/output s	elect
) Input pi	n	

0 Input pin 1 Output pin

1 Output pin

Rev. 6.00 Aug 04, 2006 page 618 of 680 REJ09B0145-0600



0	Input pin
1	Output pin

mode clock sele							
0	0	φosc/16					
	1	φ _{osc} /32					
1	0	φ _{osc} /64					
	1	ሐ /128					

1	0	φ _{osc} /64
	1	φ _{osc} /128

Low speed on flag O The CDI Longrates on the system

1	The CPU operates on the subcloo
U	The CPU operates on the system

Standby timer select 2 to 0

		•	
0	0	0	Wait time = 8,192 states
		1	Wait time = 16,384 states
	1	0	Wait time = 32,768 states
		1	Wait time = 65,536 states
1	0	0	Wait time = 131,072 states
		1	Wait time = 2 states
	1	0	Wait time = 8 states
		1	Wait time = 16 states

Software standby

0 • When a SLEEP instruction is executed in active mode, a trans made to sleep mode

• When a SLEEP instruction is executed in subactive mode, a to

- is made to subsleep mode 1 • When a SLEEP instruction is executed in active mode, a trans
 - made to standby mode or watch mode
 - When a SLEEP instruction is executed in subactive mode, a tree

Rev. 6.00 Aug 04, 2006 page 620 of 680 REJ09B0145-0600

is made to watch mode

Subactive mode clock selection $\begin{bmatrix} 0 & 0 & \phi_W/8 \\ 1 & \phi_W/4 \\ 1 & * & \phi_W/2 \end{bmatrix}$ Medium speed on flag *: Don't

Direct transfer on flag

- 0 When a SLEEP instruction is executed in active mode, a transition is
 - made to standby mode, watch mode, or sleep mode

Operates in active (medium-speed) mode

- When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode
- When a SLEEP instruction is executed in active (high-speed) mode, a direction is made to active (medium-speed) mode if SSBY = 0, MSON =
- When a SLEEP instruction is executed in active (medium-speed) mode, transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, and LSON = 0, at LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1
 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 1
- and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = LSON = 0, and MSON = 1

Noise elimination sampling frequency select

0	Sampling rate is $\phi_{OSO}/16$	
1	Sampling rate is $\phi_{OSO}/4$	

IRQ₀ edge select 0 Falling edge of IRQ₀ pin input is determined in the select of IRQ₁ edge select 1 Rising edge of IRQ₁, TMIC pin input is determined in the select of IRQ₂ edge select 1 Rising edge of IRQ₂, TMIC pin input is determined in the select of IRQ₃ edge select 1 Rising edge of IRQ₂ pin input is detected of IRQ₃ edge select 1 Rising edge of IRQ₂ pin input is detected of IRQ₃ edge select 1 Rising edge of IRQ₂ pin input is detected of IRQ₃ edge select

Falling edge of IRQ₃, TMIF pin input is detected
 Rising edge of IRQ₃, TMIF pin input is detected

IRQ₄ edge select

- 0 Falling edge of \overline{IRQ}_4 pin and \overline{ADTRG} pin is detected
- 1 Rising edge of IRQ₄ pin and ADTRG pin is detected

Rev. 6.00 Aug 04, 2006 page 622 of 680 REJ09B0145-0600

IRQ₄ to IRQ₀ interrupt enable Disables IRQ₄ to IRQ₀ interrupt red Enables IRQ₄ to IRQ₀ interrupt req Wakeup interrupt enable

0 Disables WKP₇ to WKP₀ interrupt request Enables WKP₇ to WKP₀ interrupt requests

SCI1 interrupt enable

- Disables SCI1 interrupt requests
- Enables SCI1 interrupt requests

Timer A interrupt enable

- 0 Disables timer A interrupt requests
 - Enables timer A interrupt requests

- 1			- 1							
								1	Enables asynchronous even interrupt requests	t
						Ti	ner C	int	errupt enable	
						0	Disa	able	s timer C interrupt requests	
						1	Ena	bles	s timer C interrupt requests	
						Timer FL	inter	rup	t enable	
						0 Disal	oles ti	mer	FL interrupt requests	
						1 Enab	les tir	ner	FL interrupt requests	
				Tir	' ner FH ir	nterrupt e	nable	•		
				0					requests	
				1					requests	
			_ '			_			·	
		,	Timer G in		•			_		
			0 Disable	es tir	ner G inte	errupt req	uests			
			1 Enable	s tin	ner G inte	rrupt requ	iests			
	A/D	onverter inter	rupt enab	le						
	0 [Disables A/D cor	nverter inte	rrup	t requests	3				
	1 E	nables A/D cor	verter inte	rrupt	requests					
t tr	ansition	n interrupt ena	ble							
isa	bles dire	ect transition int	errupt requ	ests						

Direct

- 0 Di
- 1 Enables direct transition interrupt requests

Rev. 6.00 Aug 04, 2006 page 624 of 680 REJ09B0145-0600

IRQ4 to IRQ0 interrupt request flags

Timer A interrupt request flag

0	[Clearing condition] When IRRTA = 1, it is cleared by writing 0
1	[Setting condition]

When the timer A counter value overflows (from H'FF to H'00)

Note: \ast Bits 7, 6, and 4 to 0 can only be written with 0, for flag clearing.

Rev. 6.00 Aug 04, 2006 pag

REJ09

	Asynchronous event counter inter	rupt request flag
	0 [Clearing condition] When IRREC = 1, it is cleared b	y writing 0
	1 [Setting condition] When the asynchronous event of	ounter value overflov
	Timer C interrupt request flag	
	0 [Clearing condition] When IRRTC = 1, it is cleared by writing 0	
	1 [Setting condition] When the timer C counter value overflows (from H'FF to H'00) or underflows (from H'C	0 to H'FF)
	Timer FL interrupt request flag	
	0 [Clearing condition] When IRRTFL = 1, it is cleared by writing 0]
	[Setting condition] When counter FL and output compare register FL match in 8-bit timer mode	
	T	_
	Timer FH interrupt request flag 0 [Clearing condition]	
	When IRRTFH = 1, it is cleared by writing 0	
	[Setting condition] When counter FH and output compare register FH match in 8-bit timer mode, or when 16-bit counters FL and FH and output compare registers FL and FH match in 16-bit timer	mode
	Timer G interrupt request flag	
	0 [Clearing condition]	
	When IRRTG = 1, it is cleared by writing 0 1 [Setting condition]	
	[Setting condition] When the TMIG pin is designated for TMIG input and the designated signal edge is input	
A/D	Converter interrupt request flag	
0 [
i	[Setting condition] When the A/D converter completes conversion and ADSF is reset	
nsitio	tion interrupt request flag	
	condition] RDT = 1, it is cleared by writing 0	
	ondition] SLEEP instruction is executed while DTON is	

Direct transition interrupt reques

()	[Clearing condition] When IRRDT = 1, it is cleared by writing 0
1	1	[Setting condition] When a SLEEP instruction is executed while DTON is set to 1, and a direct transition is made

Note: * Bits 7, 6 and 4 to 0 can only be written with 0, for flag clearing.

Rev. 6.00 Aug 04, 2006 page 626 of 680 REJ09B0145-0600

Wakeup interrupt request register 0 [Clearing condition]

When IWPFn = 1, it is cleared by writing 0 [Setting condition]

When pin WKPn is designated for wakeup input falling edge is input at that pin

Note: * All bits can only be written with 0, for flag clearing.

RENESAS

Rev. 6.00 Aug 04, 2006 pag

REJ09

Timer A module standby mode co Timer A is set to module standb Timer A module standby mode Timer C module standby mode contr Timer C is set to module standby n Timer C module standby mode is o Timer F module standby mode control Timer F is set to module standby mode Timer F module standby mode is clear Timer G interrupt enable Timer G is set to module standby mode Timer G module standby mode is cleared A/D converter module standby mode control A/D converter is set to module standby mode A/D converter module standby mode is cleare SCI3-2 module standby mode control 0 | SCI3-2 is set to module standby mode SCI3-2 module standby mode is cleared

SCI3-1 module standby mode control

SCI3-1 is set to module standby mode SCI3-1 module standby mode is cleared

SCI1 module standby mode control

SCI1 is set to module standby mode SCI1 module standby mode is cleared

Rev. 6.00 Aug 04, 2006 page 628 of 680 REJ09B0145-0600



LCD module standby mode cont 0 LCD is set to module standby LCD module standby mode is PWM module standby mode control 0 PWM is set to module standby mode PWM module standby mode is cleared

WDT module standby mode control

WDT is set to module standby mode WDT module standby mode is cleared

Asynchronous event counter module standby mode cont

Asynchronous event counter is set to module standby mo Asynchronous event counter module standby mode is cle

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure C.1 (a) Port 1 Block Diagram (Pins P1₇ to P1₄)

Rev. 6.00 Aug 04, 2006 page 630 of 680

REJ09B0145-0600




Figure C.1 (b) Port 1 Block Diagram (Pin P1₃)




Figure C.1 (c) Port 1 Block Diagram (Pin P12, P11)

Rev. 6.00 Aug 04, 2006 page 632 of 680

REJ09B0145-0600






Figure C.1 (d) Port 1 Block Diagram (Pin P1₀)

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure C.2 (a-1) Port 2 Block Diagram (Pins P2₇ to P2₃, Not Including P2₄ in the Version of the H8/38347 Group and H8/38447 Group)

Rev. 6.00 Aug 04, 2006 page 634 of 680

REJ09B0145-0600




Figure C.2 (a-2) Port 2 Block Diagram (Pin P24 in the F-ZTAT Version of the Group and H8/38447 Group)

Rev. 6.00 Aug 04, 2006 pag

REJ0




Figure C.2 (b) Port 2 Block Diagram (Pin P2₂)

Rev. 6.00 Aug 04, 2006 page 636 of 680

REJ09B0145-0600






Figure C.2 (c) Port 2 Block Diagram (Pin P2₁)

Rev. 6.00 Aug 04, 2006 pag

REJO




Figure C.2 (d) Port 2 Block Diagram (Pin P2₀)

Rev. 6.00 Aug 04, 2006 page 638 of 680

REJ09B0145-0600




Figure C.3 (a) Port 3 Block Diagram (Pin P3₇ to P3₆)

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure C.3 (b) Port 3 Block Diagram (Pin P3₅)

Rev. 6.00 Aug 04, 2006 page 640 of 680

REJ09B0145-0600






Figure C.3 (c) Port 3 Block Diagram (Pin P3₄)

Rev. 6.00 Aug 04, 2006 pag REJ09





Figure C.3 (d) Port 3 Block Diagram (Pin P3₃)

Rev. 6.00 Aug 04, 2006 page 642 of 680

REJ09B0145-0600



PUCR3: Port pull-up control register 3

Figure C.3 (e-1) Port 3 Block Diagram (Pin P32, H8/3847R Group and H8/384

Rev. 6.00 Aug 04, 2006 pag

REJ0




Figure C.3 (e-2) Port 3 Block Diagram (Pin P32, H8/38347 Group and H8/3844




Figure C.3 (f-1) Port 3 Block Diagram (Pin P3₁, H8/3847R Group and H8/384'




Figure C.3 (f-2) Port 3 Block Diagram (Pin P3₁, H8/38347 Group and H8/3844

Rev. 6.00 Aug 04, 2006 page 646 of 680

REJ09B0145-0600




Figure C.3 (g) Port 3 Block Diagram (Pin P3₀)






Figure C.4 (a) Port 4 Block Diagram (Pin P4₃)




Figure C.4 (b) Port 4 Block Diagram (Pin P4₂)




Figure C.4 (c) Port 4 Block Diagram (Pin P4₁)

Rev. 6.00 Aug 04, 2006 page 650 of 680 REJ09B0145-0600






Figure C.4 (d) Port 4 Block Diagram (Pin P4₀)






Figure C.5 Port 5 Block Diagram

Rev. 6.00 Aug 04, 2006 page 652 of 680

REJ09B0145-0600




Figure C.6 Port 6 Block Diagram




Figure C.7 Port 7 Block Diagram

Rev. 6.00 Aug 04, 2006 page 654 of 680 REJ09B0145-0600




Figure C.8 Port 8 Block Diagram




Figure C.9 Port 9 Block Diagram

Rev. 6.00 Aug 04, 2006 page 656 of 680 REJ09B0145-0600




Figure C.10 Port A Block Diagram




Figure C.11 Port B Block Diagram

Rev. 6.00 Aug 04, 2006 page 658 of 680 REJ09B0145-0600




Figure C.12 Port C Block Diagram

PC ₃ to High- High- High- High- High- High- High- High- Impedance impedance
2. Reset output from P3 ₂ pin only (H8/3847R Group and H8/3847S Grou
2. On this will up MOC turns on for his D2, only /F ZTAT Version of the
 On-chip pull-up MOS turns on for pin P2₄ only (F-ZTAT Version of the and H8/38447 Group).

Rev. 6.00 Aug 04, 2006 page 660 of 680

REJ09B0145-0400

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

P3₇ to P3₀ High-

P43 to P4n High-

P57 to P50 High-

P67 to P60 High-

P7₇ to P7₀ High-

P87 to P80 High-

P9₇ to P9₀

PA₃ to

 PA_0

impedance*2

impedance

impedance

impedance

impedance

impedance

impedance

impedance

High-

High-

RENESAS

High-

High-

High-

High-

High-

High-

High-

High-

impedance*1

impedance

impedance*1

impedance

impedance

impedance

impedance

impedance

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Functions

Functions

Functions

Functions

Functions

Functions

Functions

Functions

High-

			HCD6433843R	_	Die
		Wide-	HD6433843RD	HD6433843R(***)H	100-pin QF
		range specifi-	HD6433843RE	HD6433843R(***)F	100-pin QF
		cation	HD6433843RL	HD6433843R(***)X	100-pin TQ
		products	HD6433843RWI	HD6433843R(***)W	100-pin TQ 100G)
H8/3844R		Regular	HD6433844RH	HD6433844R(***)H	100-pin QF
	ROM versions	products	HD6433844RF	HD6433844R(***)F	100-pin QF
	VCISIONIO		HD6433844RX	HD6433844R(***)X	100-pin TQ
			HD6433844RW	HD6433844R(***)V	100-pin TQ 100G)
		HCD6433844R —	_	Die	
		Wide-	HD6433844RD	HD6433844R(***)H	100-pin QF
		range specifi-	HD6433844RE	HD6433844R(***)F	100-pin QF
		cation	HD6433844RL	HD6433844R(***)X	100-pin TQ
		products	HD6433844RWI	HD6433844R(***)W	100-pin TQ 100G)
			_	Rev. 6.00 Aug 04	, 2006 pag REJ0
			RENESA	12	

H8/3843R Mask

ROM

versions

HD6433842R(***)W 100-pin TQ

HD6433842R(***)H 100-pin QF

HD6433842R(***)F 100-pin QF

HD6433842R(***)X 100-pin TQ

HD6433842R(***)W 100-pin TQ

HD6433843R(***)H 100-pin QF

HD6433843R(***)F 100-pin QF

HD6433843R(***)X 100-pin TQ

HD6433843R(***)W 100-pin TQ

100G)

100G)

100G)

Die

Die

HD6433842RW

HCD6433842R

HD6433842RD

HD6433842RE

HD6433842RL

HD6433842RWI

HD6433843RH

HD6433843RF

HD6433843RX

HD6433843RW

HCD6/338/3D

Wide-

range

specifi-

cation products

Regular

products

			range specifi- cation	HD6433846RE	HD6433846R(***)F	100-pin QF
				HD6433846RL	HD6433846R(***)X	100-pin TC
			products	HD6433846RWI	HD6433846R(***)W	100-pin TC 100G)
Ī	H8/3847R		Regular	HD6433847RH	HD6433847R(***)H	100-pin QF
		ROM versions	products	HD6433847RF	HD6433847R(***)F	100-pin QF
		10.0.00		HD6433847RX	HD6433847R(***)X	100-pin TC
				HD6433847RW	HD6433847R(***)W	100-pin TC 100G)
				HCD6433847R	_	Die
			Wide-	HD6433847RD	HD6433847R(***)H	100-pin QF
			range	HD6433847RE	. ,	100-pin QF
			specifi- cation	HD6433847RL		100-pin TC
		ZTAT versions	products	HD6433847RWI	HD6433847R(***)W	100-pin TC
			Regular	HD6473847RH	HD6473847RH	100-pin QF
			products	HD6473847RF		100-pin QF
				HD6473847RF HD6473847RF HD6473847RX HD6473847RX	100-pin TC	
				HD6473847RW	HD6473847RW	100-pin TC
			Wide-	HD6473847RD	HD6473847RH HD6473847RF HD6473847RX HD6473847RW HD6473847RH HD6473847RF	100-pin QF
			range	HD6473847RE	HD6473847RF	100-pin QF
			specifi- cation	HD6473847RL	HD6473847RX	100-pin TC
			products	HD6473847RWI	HD6473847RW	100-pin TC 100G)
Rev. 6.00 REJ09B01		2006 pag	ge 662 of 6	RENESA	·	

range

specifi-

cation

products

Regular

products

Widerange

versions

ROM

versions

H8/3846R Mask

HD6433845RE

HD6433845RL

HD6433845RWI

HD6433846RH

HD6433846RF

HD6433846RX

HD6433846RW

HCD6433846R HD6433846RD HD6433845R(***)F 100-pin QFP

HD6433845R(***)X 100-pin TQF

HD6433846R(***)W 100-pin TQF

100-pin TQF

100-pin QFP

100-pin TQF

100-pin QFP

100G) 100-pin QFP

100G) Die

HD6433845R(***)W

HD6433846R(***)H

HD6433846R(***)F

HD6433846R(***)X

HD6433846R(***)H

			HCD03330403		Die
		Wide-	HD6433846SD	HD6433846S(***)H	100-pin QF
		range specifi-	HD6433846SL	HD6433846S(***)X	100-pin TQ
	cation products	HD6433846SWI	HD6433846S(***)W	100-pin TQ 100G)	
H8/3847S		Regular	HD6433847SH	HD6433847S(***)H	100-pin QF
	ROM versions	products	HD6433847SX	HD6433847S(***)X	100-pin TQ
	VCIOIOIIO		HD6433847SW	HD6433847S(***)W	100-pin TQ 100G)
			HCD6433847S	_	Die
		Wide-	HD6433847SD	HD6433847S(***)H	100-pin QF
		range specifi-	HD6433847SL	HD6433847S(***)X	100-pin TQ
		cation products	HD6433847SWI	HD6433847S(***)W	100-pin TQ 100G)
				Rev. 6.00 Aug 04	
			RENESA	\ C	REJ0
			- (C. VC3/2		

Cauci products

Regular

products

Wide-

range

specification

products

Regular

products

HD6433845SH

HD6433845SX

HD6433845SW

HCD6433845S

HD6433845SD

HD6433845SL

HD6433845SWI

HD6433846SH

HD6433846RX

HD6433846SW

HCD6333846S

H8/3845S Mask

H8/3846S Mask

ROM

versions

ROM

versions

100G)

100G)

100G)

100G)

Die

Die

HD6433845S(***)H 100-pin QF

HD6433845S(***)X 100-pin TQ

HD6433845S(***)W 100-pin TQ

HD6433845S(***)H 100-pin QF

HD6433845S(***)X 100-pin TQ

HD6433845S(***)W 100-pin TQ

HD6433846S(***)H 100-pin QF

HD6433846S(***)X 100-pin TQ

HD6433846S(***)W 100-pin TQ

	versions					
			HD64338344X	38344X		
			HCD64338344	_		
		Wide-	HD64338344HW	38344H		
		range specifi- cation	HD64338344WW	38344W		
		products	HD64338344XW	38344X		
	F-ZTAT	Regular	HD64F38344H	F38344H		
	versions	products	HD64F38344W	F38344W		
			HD64F38344X	F38344X		
		Wide-	HD64F38344HW	F38344H F38344W F38344X F38344H F38344W		
		range specifi- cation	HD64F38344W W	F38344W		
		products	HD64F38344XW	38344H 7 38344W 38344X F38344H F38344W F38344X F38344H		

H8/38343 Mask

H8/38344 Mask

ROM

ROM

versions

products

Regular

products

Wide-

range

specifi-

products

Regular

products

cation

HD64338342XW

HD64338343H

HD64338343W

HD64338343X HCD64338343

HD64338343HW

HD64338343XW

HD64338344H

HD64338344W

HD64338343WW 38343W

38342X

38343H

38343W

38343X

38343H

38343X

38344H

38344W



100G)

100G)

Die

100-pin TQF

100-pin QFP

100-pin TQF

100-pin TQF

100-pin QFP

100-pin TQF

100-pin TQF

100-pin QFP

100-pin TQF

100-pin QFP

100-pin TQF 100G)

100-pin TQF

100-pin QFP

100-pin TQF 100G) 100-pin TQF

100-pin QFP

100-pin TQF 100G) 100-pin TQF

100G)

100G) 100-pin TQF

Die

Rev. 6.00 Aug 04, 2006 page 664 of 680

REJ09B0145-0400

				100G)	
		HD64338347X	38347X	100-pir	ı TQ
		HCD64338347	_	Die	
	Wide-	HD64338347HW	38347H	100-pir	ı QF
	range specifi- cation	HD64338347WW	38347W	100-pir 100G)	ı TQ
	products	HD64338347XW	38347X	100-pir	ı TQ
F-ZTAT	Regular	HD64F38347H	F38347H	100-pir	ı QF
versions	products	HD64F38347W	F38347W	100-pir 100G)	ı TQ
		HD64F38347X	F38347X	100-pir	ı TQ
		HCD64F38347	_	Die	
	Wide-	HD64F38347HW	F38347H	100-pir	ı QF
	range specifi- cation	HD64F38347W W	F38347W	100-pir 100G)	1 TQ
	products	HD64F38347XW	F38347X	100-pir	ı TQ
			Rev. 6.00	Aug 04, 2006 RE	pag EJ09

H8/38346 Mask

H8/38347 Mask

ROM

versions

ROM

versions

products

Regular

products

Wide-

range

specifi-

cation

products

Regular

products

HD64338345XW

HD64338346H

HD64338346W

HD64338346X

HCD64338346

HD64338346HW

HD64338346XW

HD64338347H

HD64338347W

RENESAS

HD64338346WW 38346W

38345X

38346H

38346W

38346X

38346H

38346X

38347H

38347W

100G)

100-pin TQ

100-pin QF

100-pin TQ

100-pin TQ

100-pin QF

100-pin TQ

100-pin TQ

100-pin QF

100-pin TQ

100G)

100G)

100G)

Die

	ROM versions	products	HD64338444W	38444W	
			HD64338444X	38444X	
			HCD64338444	_	
		Wide-	Wide-range specification HD64338444HW	38444H	
		specifi-		38444W	
		products	HD64338444XW	38444X	
	F-ZTAT	Regular	HD64F38444H	F38444H	
	versions	products	HD64F38444W	F38444W	
			HD64F38444X	F38444X	
		Wide-	HD64F38444HW	F38444H	
		range specifi- cation	HD64F38444W W	F38444W	
		products	HD64F38444XW	38444X — 38444H 38444W 38444X F38444H F38444W F38444X	

H8/38443 Mask

H8/38444

ROM

Mask

ROM

versions

products

Regular

products

Wide-

range

specifi-

cation

products

Regular

products

HD64338442XW

HD64338443H

HD64338443W

HD64338443X HCD64338443

HD64338443HW

HD64338443XW

HD64338444H

HD64338443WW 38443W

38442X

38443H

38443W

38443X

38443H

38443X

38444H



100G)

100G)

Die

100-pin TQF

100-pin QFP

100-pin TQF

100-pin TQF

100-pin QFP

100-pin TQF

100-pin TQF

100-pin QFP

100-pin TQF

100-pin QFP

100-pin TQF 100G)

100-pin TQF

100-pin QFP

100-pin TQF 100G) 100-pin TQF

100-pin QFP

100-pin TQF 100G) 100-pin TQF

100G)

100G) 100-pin TQF

Die

Rev. 6.00 Aug 04, 2006 page 666 of 680

REJ09B0145-0400

	F-ZTAT versions		HD64338447X	38447X
			HCD64338447	_
		Wide-	HD64338447HW HD64338447WW	38447H
		range specifi- cation		38447W
		products	HD64338447XW	38447X
		Regular	HD64F38447H HD64F38447W	F38447H
		products		F38447W
			HD64F38447X	F38447X
			HCD64F38447	_
		Wide-	HD64F38447HW	F38447H
		range specifi- cation	HD64F38447W W	F38447W
		products	HD64F38447XW	F38447X
Note: For mask R0	OM version	ons, (***) i	s the ROM code.	

H8/38446

H8/38447 Mask

ROM

versions

Mask

ROM

versions

products

Regular

products

Wide-

range

specifi-

products

Regular

products

cation

HD64338445XW

HD64338446H

HD64338446W

HD64338446X

HCD64338446

HD64338446HW

HD64338446XW

HD64338447H

HD64338447W

HD64338446WW 38446W

38445X

38446H

38446W

38446X

38446H

38446X

38447H

38447W

Rev. 6.00 Aug 04, 2006 pag



100-pin TQ

100G)

100-pin TQ

100-pin QF

100-pin TQ

100-pin TQ

100-pin QF

100-pin TQ

100-pin TQ

100-pin QF

100-pin TQ

100-pin TQ Die

100-pin QF

100-pin TQ 100G)

100-pin TQ

100-pin QF

100-pin TQ 100G)

100-pin TQ Die

100-pin QF

100-pin TQ 100G)

REJ0

100G)

100G)

100G)

Die




Figure F.1 FP-100A Package Dimensions

Rev. 6.00 Aug 04, 2006 page 668 of 680 REJ09B0145-0400




Figure F.2 FP-100B Package Dimensions




Figure F.3 TFP-100B Package Dimensions

Rev. 6.00 Aug 04, 2006 page 670 of 680 REJ09B0145-0400




Figure F.4 TFP-100G Package Dimension




Figure G.1 Chip Sectional Figure

The specifications of the chip form of the HCD6433847S, HCD6433846S, HCD64338 HCD6433844S are shown in figure G.2.




Figure G.2 Chip Sectional Figure

Rev. 6.00 Aug 04, 2006 page 672 of 680

REJ09B0145-0400




Figure G.3 Chip Sectional Figure

The specifications of the chip form of the H8/38347 Group (Mask ROM version) and Group (Mask ROM Version) are shown in figure G.4.




Figure G.4 Chip Sectional Figure

Rev. 6.00 Aug 04, 2006 pag REJ09






Figure H.1 Bonding Pad Form

Rev. 6.00 Aug 04, 2006 page 674 of 680 REJ09B0145-0400




Figure H.2 Bonding Pad Form




Figure H.3 Bonding Pad Form




Figure I.1 Specifications of Chip Tray




Figure I.2 Specifications of Chip Tray

Rev. 6.00 Aug 04, 2006 page 678 of 680 REJ09B0145-0400




Figure I.3 Specifications of Chip Tray






Figure I.4 Specifications of Chip Tray

Rev. 6.00 Aug 04, 2006 page 680 of 680 REJ09B0145-0400

Renesas 8-Bit Single-Chip Microcomputer Hardware Manual H8/3847R Group, H8/3847S Group, H8/38347 Group, H8/38447 Group

Publication Date: 1st Edition, September, 1999

Rev.6.00, August 04, 2006

Published by: Sales Strategic Planning Div.

Edited by:

Renesas Technology Corp.
Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

 $\hbox{@2006. Renesas Technology Corp., All rights reserved. Printed in Japan.}\\$



RENESAS SALES OFFICES

http://www.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: -8525-2265-6888, Fax: -8652-2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Tel: <603> 7955-9390, Fax: <603> 7955-9510								

H8/3847R Group, H8/3847S Group, H8/38347 Group, H8/38447 Group Hardware Manual



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600_USB_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF