## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



## 16

# H8/3672 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

H8/3672F HD64F3672 H8/3670F HD64F3670

Rev.4.00 Nov. 02, 2005 Page ii of xxiv

RENESAS

- a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of an party's rights, originating in the use of any product data, diagrams, charts, programs, algorith
- circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp. without notice due to product improvements
  - other reasons. It is therefore recommended that customers contact Renesas Technology Co
  - an authorized Renesas Technology Corp. product distributor for the latest product informatio
  - before purchasing a product listed herein.
  - The information described here may contain technical inaccuracies or typographical errors. from these inaccuracies or errors.
    - Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com

      - 4. When using any or all of the information contained in these materials, including product data.
        - diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a t system before making a final decision on the applicability of the information and products. R Technology Corp. assumes no responsibility for any damage, liability or other loss resulting f information contained herein.

Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor v considering the use of a product contained herein for any specific purposes, such as apparat systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce

7. If these products or technologies are subject to the Japanese export control restrictions, they be exported under a license from the Japanese government and cannot be imported into a c

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or

8. Please contact Renesas Technology Corp. for further details on these materials or the produ

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a designed or manufac system that is used under circumstances in which human life is potentially at stake. Please of

whole or in part these materials.

other than the approved destination.

country of destination is prohibited.

contained therein.



Generally, the input pins of CMOS products are high-impedance input pins. If un are in their open states, intermediate levels are induced by noise in the vicinity, a through current flows internally, and a malfunction may occur.

### 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

chip and a low level is input on the reset pin. During the period where the states a undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI impafter the power supply has been turned on.

The states of internal circuits are undefined until full power is supplied throughout

#### 4. Prohibition of Access to Undefined or Reserved Addresses

+. I follotton of recess to orderined of reserved radiesse

Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test reg may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

XXIV



- CPU and System-Control Modules
  - · On-Chip Peripheral Modules

The configuration of the functional description of each module differs according module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Exincludes notes in relation to the descriptions given, and usage notes are given, as require final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier verbis does not include all of the revised contents. For details, see the actual locations in the

11. Index

manual.



Rev.4.00 Nov. 02, 2005 P

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/3672 Group to the target users.

Refer to the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for the H8/30

Notes on reading this manual:

List of Registers.

instruction set.

- In order to understand the overall functions of the chip
- Read the manual according to the contents. This manual can be roughly categorized in on the CPU, system control functions, peripheral functions and electrical characteristic
- In order to understand the details of the CPU's functions
- In order to understand the details of the Cr o's funct

Read the H8/300H Series Software Manual.

• In order to understand the details of a register when its name is known

Read the index that is the final part of the manual to find the page number of the entry

register. The addresses, bits, and initial values of the registers are summarized in section

Example: Bit order: The MSB is on the left and the LSB is on the right.

Notes:

When using the on-chip emulator (E7, E8) for H8/3672 program development and debug following restrictions must be noted.

- 1. The  $\overline{\text{NMI}}$  pin is reserved for the E7 or E8, and cannot be used.
- 2 A 114000 HAFFE: 11 (1 F7 F0 1: ( '111 (
- 2. Area H'4000 to H'4FFF is used by the E7 or E8, and is not available to the user.
- 3. Area H'F780 to H'FB7F must on no account be accessed.
- 4. When the E7 or E8 is used, address breaks can be set as either available to the user or by the E7 or E8. If address breaks are set as being used by the E7 or E8, the address b control registers must not be accessed.

Rev.4.00 Nov. 02, 2005 Page vi of xxiv



User's manuals for development tools:

Document Title	Docume
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0
Microcomputer Development Environment System H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702
H8S, H8/300 Series High-Performance Embedded Workshop 3, Tutorial	REJ10B0
H8S, H8/300 Series High-Performance Embedded Workshop 3, User's Manual	REJ10B0
Application notes:	
Application notes:	

Document Title	Docume
H8S, H8/300 Series C/C++ Compiler Package Application Note	REJ05B0
Single Power Supply F-ZTAT <sup>™</sup> On-Board Programming	ADE-502



Rev.4.00 Nov. 02, 2005 Pa

Rev.4.00 Nov. 02, 2005 Page viii of xxiv

RENESAS

	2.2.2	Program Counter (PC)
	2.2.3	Condition-Code Register (CCR)
2.3	Data Fo	ormats
	2.3.1	General Register Data Formats
	2.3.2	Memory Data Formats
2.4	Instruc	tion Set
	2.4.1	Table of Instructions Classified by Function
	2.4.2	Basic Instruction Formats
2.5	Addres	sing Modes and Effective Address Calculation
	2.5.1	Addressing Modes
	2.5.2	Effective Address Calculation
2.6	Basic E	Bus Cycle
	2.6.1	Access to On-Chip Memory (RAM, ROM)
	2.6.2	On-Chip Peripheral Modules
2.7	CPU St	tates
2.8	Usage 1	Notes
	2.8.1	Notes on Data Access to Empty Areas
	2.8.2	EEPMOV Instruction
	2.8.3	Bit Manipulation Instruction
Secti		Exception Handling
3.1	Excepti	ion Sources and Vector Address
3.2	Registe	r Descriptions
	3.2.1	Interrupt Edge Select Register 1 (IEGR1)
	3.2.2	Interrupt Edge Select Register 2 (IEGR2)
	3.2.3	Interrupt Enable Register 1 (IENR1)
	3.2.4	Interrupt Flag Register 1 (IRR1)

2.2.1

2.2 Register Configuration.....

General Registers



Rev.4.00 Nov. 02, 2005 Pa

1011	Addiess Diedk
Regist	ter Descriptions
4.1.1	Address Break Control Register (ABRKCR)
4.1.2	Address Break Status Register (ABRKSR)
4.1.3	
4.1.4	
Opera	tion
	Notes
osage	
ion 5	Clock Pulse Generators
Syster	n Clock Generator
5.1.1	Connecting Crystal Resonator
5.1.2	Connecting Ceramic Resonator
Presca	alers
5.2.1	Prescaler S
Usage	Notes
5.3.1	Note on Resonators
5.3.2	
ion 6	Power-Down Modes
	ter Descriptions
6.1.1	System Control Register 1 (SYSCR1)
6.1.3	Module Standby Control Register 1 (MSTCR1)
	4.1.1 4.1.2 4.1.3 4.1.4 Opera Usage ion 5 Syster 5.1.1 5.1.2 5.1.3 Presca 5.2.1 Usage 5.3.1 5.3.2 ion 6 Regisi 6.1.1 6.1.2

Rev.4.00 Nov. 02, 2005 Page x of xxiv

6.2

6.2.1 6.2.2

Section 4 Address Break



Mode Transitions and States of LSI

Sleep Mode.....

Standby Mode.....

7.3	On-Boa	ard Programming Modes
	7.3.1	Boot Mode
	7.3.2	Programming/Erasing in User Program Mode
7.4	Flash N	Memory Programming/Erasing
	7.4.1	Program/Program-Verify
	7.4.2	Erase/Erase-Verify
	7.4.3	Interrupt Handling when Programming/Erasing Flash Memory
7.5	Prograi	m/Erase Protection
	7.5.1	Hardware Protection
	7.5.2	Software Protection
	7.5.3	Error Protection.
	. 0 .	0.13.5
Sect	10n 8	RAM
	ion 9 1	I/O Ports
	ion 9 1	I/O Ports
Sect	ion 9 ] Port 1 9.1.1	I/O Ports  Port Mode Register 1 (PMR1)
Sect	ion 9 1 Port 1 9.1.1 9.1.2	Port Mode Register 1 (PMR1)
Sect	ion 9 ] Port 1 9.1.1	I/O Ports
Sect	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3 9.1.4	Port Mode Register 1 (PMR1)
Sect	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3	Port Mode Register 1 (PMR1)
Sect	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5	Port Mode Register 1 (PMR1)
Sect. 9.1	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5	Port Mode Register 1 (PMR1)  Port Control Register 1 (PCR1)  Port Data Register 1 (PDR1)  Port Pull-Up Control Register 1 (PUCR1)  Pin Functions  Port Control Register 2 (PCR2)
Sect. 9.1	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Port 2	Port Mode Register 1 (PMR1)
Sect. 9.1	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Port 2 9.2.1	Port Mode Register 1 (PMR1)
Sect. 9.1	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Port 2 9.2.1 9.2.2 9.2.3	Port Mode Register 1 (PMR1) Port Control Register 1 (PCR1) Port Data Register 1 (PDR1) Port Pull-Up Control Register 1 (PUCR1) Pin Functions  Port Control Register 2 (PCR2) Port Data Register 2 (PDR2) Pin Functions
Sect. 9.1	ion 9 1 Port 1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 Port 2 9.2.1 9.2.2 9.2.3	Port Mode Register 1 (PMR1) Port Control Register 1 (PCR1) Port Data Register 1 (PDR1) Port Pull-Up Control Register 1 (PUCR1) Pin Functions

7.2.4 Flash Memory Enable Register (FENR).....



Rev.4.00 Nov. 02, 2005 Pa

	9.6.1	Port Data Register B (PDRB)
Section	on 10	Timer V
		S
10.2	Input/C	Output Pins
		r Descriptions
		Timer Counter V (TCNTV)
		Time Constant Registers A and B (TCORA, TCORB)
		Timer Control Register V0 (TCRV0)
	10.3.4	Timer Control/Status Register V (TCSRV)
		Timer Control Register V1 (TCRV1)
		on
		Timer V Operation
		V Application Examples
		Pulse Output with Arbitrary Duty Cycle
		Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input
		Notes
Section	on 11	Timer W

Port B.....

Rev.4.00 Nov. 02, 2005 Page xii of xxiv

9.6

11.2



Features.....

Input/Output Pins..... 11.3 Register Descriptions..... 11.3.1 Timer Mode Register W (TMRW).....

11.3.4 Timer Status Register W (TSRW)..... 11.3.5 Timer I/O Control Register 0 (TIOR0)..... 11.3.6 Timer I/O Control Register 1 (TIOR1).....

Timer Control Register W (TCRW)..... Timer Interrupt Enable Register W (TIERW) .....

	11.5.6	Timing of IMFA to IMFD Flag Setting at Compare Match
	11.5.7	Timing of IMFA to IMFD Setting at Input Capture
	11.5.8	Timing of Status Flag Clearing
11.6		Notes
Sect	ion 12	Watchdog Timer
		25
		er Descriptions
	_	Timer Control/Status Register WD (TCSRWD)
		Timer Counter WD (TCWD)
		Timer Mode Register WD (TMWD)
12.3		on
	_	
Sect	ion 13	Serial Communication Interface 3 (SCI3)
13.1	Feature	S
13.2	Input/C	Output Pins
13.3	D: -4-	T
	Registe	er Descriptions
	_	
	13.3.1	Receive Shift Register (RSR)
	13.3.1 13.3.2	Receive Shift Register (RSR)
	13.3.1 13.3.2 13.3.3	Receive Shift Register (RSR)  Receive Data Register (RDR)  Transmit Shift Register (TSR)
	13.3.1 13.3.2 13.3.3 13.3.4	Receive Shift Register (RSR)  Receive Data Register (RDR)  Transmit Shift Register (TSR)  Transmit Data Register (TDR)
	13.3.1 13.3.2 13.3.3 13.3.4 13.3.5	Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR)
	13.3.1 13.3.2 13.3.3 13.3.4 13.3.5 13.3.6	Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3)
	13.3.1 13.3.2 13.3.3 13.3.4 13.3.5 13.3.6 13.3.7	r Descriptions Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR)
13.4	13.3.1 13.3.2 13.3.3 13.3.4 13.3.5 13.3.6 13.3.7 13.3.8	Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR)
13.4	13.3.1 13.3.2 13.3.3 13.3.4 13.3.5 13.3.6 13.3.7 13.3.8 Operati	Receive Shift Register (RSR) Receive Data Register (RDR) Transmit Shift Register (TSR) Transmit Data Register (TDR) Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR) Bit Rate Register (BRR)



Rev.4.00 Nov. 02, 2005 Pag

13.4.3 Data Transmission .....

	13.8.1	Break Detection and Processing
	13.8.2	Mark State and Break Sending
	13.8.3	Receive Error Flags and Transmit Operations
		(Clocked Synchronous Mode Only)
	13.8.4	Receive Data Sampling Timing and Reception Margin
		in Asynchronous Mode
Secti	on 14	A/D Converter
14.1	Feature	S
14.2	Input/C	Output Pins
14.3		r Description
	14.3.1	A/D Data Registers A to D (ADDRA to ADDRD)
	14.3.2	A/D Control/Status Register (ADCSR)
	14.3.3	A/D Control Register (ADCR)
14.4	Operati	on
	_	Single Mode
		Scan Mode

13.8 Usage Notes.....

Rev.4.00 Nov. 02, 2005 Page xiv of xxiv

14.5

15.2



When Not Using Internal Power Supply Step-Down Circuit.....

	7.2.5 Watchdog Timer
	7.2.6 Flash Memory Characteristics
17.3	Operation Timing
17.4	Output Load Condition
Appe	dix A Instruction Set
A.1	nstruction List
A.2	Operation Code Map
A.3	Number of Execution States
A.4	Combinations of Instructions and Addressing Modes
Appe	dix B I/O Port Block Diagrams
	O Port Block
B.2	Port States in Each Operating State
Appe	dix C Product Code Lineup
• •	•
Appe	dix D Package Dimensions
11	
Mair	Revisions and Additions in this Edition

Index .....

17.2.4 A/D Converter Characteristics.....

Rev.4.00 Nov. 02, 2005 Pa

Rev.4.00 Nov. 02, 2005 Page xvi of xxiv



Figure 2.6 Memory Data Formats
Figure 2.7 Instruction Formats
Figure 2.8 Branch Address Specification in Memory Indirect Mode
Figure 2.9 On-Chip Memory Access Cycle
Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)
Figure 2.11 CPU Operation States
Figure 2.12 State Transitions
Figure 2.13 Example of Timer Configuration with Two Registers Allocated to
Same Address
Section 3 Exception Handling
Figure 3.1 Reset Sequence
Figure 3.2 Stack Status after Exception Handling

rigure 2.5 Usage of General Registers..... Figure 2.4 Relationship between Stack Pointer and Stack Area..... Figure 2.5 General Register Data Formats (1)..... Figure 2.5 General Register Data Formats (2)

## Figure 3.3 Interrupt Sequence....

Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure.

Section 4 Address Break

Figure 4.1 Block Diagram of Address Break....

Figure 4.2 Address Break Interrupt Operation Example (1)..... Figure 4.2 Address Break Interrupt Operation Example (2).....

Figure 4.3 Operation when Condition is not Satisfied in Branch Instruction..... Figure 4.4 Operation when Another Interrupt is Accepted at Address Break

Setting Instruction Figure 4.5 Operation when the Instruction Set is not Executed and does not

Branch due to Conditions not Being Satisfied.....

RENESAS



_	,
Figure 7.2 Pro	ogramming/Erasing Flowchart Example in User Program Mode
Figure 7.3 Pro	ogram/Program-Verify Flowchart
Figure 7.4 Era	ase/Erase-Verify Flowchart
Section 9 I/O	
Figure 9.1 Por	rt 1 Pin Configuration
Figure 9.2 Por	rt 2 Pin Configuration
Figure 9.3 Por	rt 5 Pin Configuration
	rt 7 Pin Configuration
	rt 8 Pin Configuration
_	rt B Pin Configuration
Section 10 Ti	
Figure 10.1 B	lock Diagram of Timer V
Figure 10.2 In	ncrement Timing with Internal Clock
_	emit to the product of the

Figure 7.1 Flash Memory Block Configuration....

Figure 10.3 Increment Timing with External Clock..... Figure 10.4 OVF Set Timing

Section 7 ROM

Figure 10.5 CMFA and CMFB Set Timing

Figure 10.6 TMOV Output Timing Figure 10.7 Clear Timing by Compare Match..... Figure 10.8 Clear Timing by TMRIV Input

Figure 10.9 Pulse Output Example..... Figure 10.10 Example of Pulse Output Synchronized to TRGV Input..... Figure 10.11 Contention between TCNTV Write and Clear ..... Figure 10.12 Contention between TCORA Write and Compare Match.....

Figure 10.13 Internal Clock Switching and TCNTV Operation......

Section 11 Timer W

Figure 11.1 Timer W Block Diagram

Rev.4.00 Nov. 02, 2005 Page xviii of xxiv

RENESAS

	(TOB, TOC, and TOD = 1: initial output values are set to 1)
Figure 11.14	Count Timing for Internal Clock Source
•	Count Timing for External Clock Source
•	Output Compare Output Timing
-	Input Capture Input Signal Timing
-	Timing of Counter Clearing by Compare Match
-	Buffer Operation Timing (Compare Match)
-	Buffer Operation Timing (Input Capture)
-	Timing of IMFA to IMFD Flag Setting at Compare Match
_	Timing of IMFA to IMFD Flag Setting at Input Capture
-	Timing of Status Flag Clearing by CPU
-	Contention between TCNT Write and Clear
C .	

(TOB, TOC, and TOD = 0: initial output values are set to 0) .....

Figure 12.1 Block Diagram of Watchdog Timer

Section 12 Watchdog Timer

Figure 12.2 Watchdog Timer Operation Example..... **Section 13 Serial Communication Interface 3 (SCI3)** Figure 13.1 Block Diagram of SCI3....

Figure 11.13 PWM Mode Example

Figure 13.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits) .. Figure 13.4 Sample SCI3 Initialization Flowchart

Figure 13.5 Example SCI3 Operation in Transmission in Asynchronous Mode

Figure 13.2 Data Format in Asynchronous Communication .....

(8-Bit Data, Parity, One Stop Bit)

RENESAS

Figure 11.25 Internal Clock Switching and TCNT Operation..... Figure 11.26 When Compare Match and Bit Manipulation Instruction to TCRW Occur at the Same Timing.....









Rev.4.00 Nov. 02, 2005 Pag



Figure 13.16	Sample Multiprocessor Serial Transmission Flowchart
Figure 13.17	Sample Multiprocessor Serial Reception Flowchart (1)
Figure 13.17	Sample Multiprocessor Serial Reception Flowchart (2)
Figure 13.18	Example of SCI3 Operation in Reception Using Multiprocessor Format
_	(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)
Figure 13.19	Receive Data Sampling Timing in Asynchronous Mode
Section 14	A/D Converter
Figure 14.1	Block Diagram of A/D Converter
Figure 14.2	A/D Conversion Timing
_	External Trigger Input Timing

Figure 13.15 Example of Communication Using Multiprocessor Format

Figure 14.4 A/D Conversion Accuracy Definitions (1)..... Figure 14.5 A/D Conversion Accuracy Definitions (2).....

Figure 14.6 Analog Input Circuit Example

(Clocked Synchronous Mode).....

(Transmission of Data H'AA to Receiving Station A)

**Section 15 Power Supply Circuit** Figure 15.1 Power Supply Connection when Internal Step-Down Circuit is Used ......

Figure 15.2 Power Supply Connection when Internal Step-Down Circuit is Not Used ....

**Section 17 Electrical Characteristics** 

Figure 17.1 System Clock Input Timing

Figure 17.2 RES Low Width Timing....

Figure 17.3 Input Timing. Figure 17.4 SCK3 Input Clock Timing

Figure 17.5 SCI3 Input/Output Timing in Clocked Synchronous Mode...... Figure 17.6 Output Load Circuit

Rev.4.00 Nov. 02, 2005 Page xx of xxiv



Figure B.11 Port 7 Block Diagram (P76)

Figure B.12 Port 7 Block Diagram (P75)

Figure B.13 Port 7 Block Diagram (P74)

Figure B.14 Port 8 Block Diagram (P84 to P81)

Rev.4.00 Nov. 02, 2005 Page xxii of xxiv



Table 2.6	Bit Manipulation Instructions (1)
Table 2.6	Bit Manipulation Instructions (2)
Table 2.7	Branch Instructions
Table 2.8	System Control Instructions
Table 2.9	Block Data Transfer Instructions
Table 2.10	Addressing Modes
Table 2.11	Absolute Address Access Ranges
Table 2.12	Effective Address Calculation (1)
Table 2.12	Effective Address Calculation (2)
Section 3 Ex Table 3.1 Table 3.2	Exception Handling Exception Sources and Vector Address
Section 4 Ac	Idress Break Access and Data Bus Used
Section 5 Cl	ock Pulse Generators
Table 5.1	Crystal Resonator Parameters
Section 6 Po	wer-Down Modes
Table 6.1	Operating Frequency and Waiting Time
Table 6.2	Transition Mode after SLEEP Instruction Execution and Interrupt Handli
Table 6.3	Internal State in Each Operating Mode

Shift Instructions

Possible ..... Table 7.4 Reprogram Data Computation Table

Table 2.5

Section 7 ROM


Table 7.1 Table 7.2

Table 7.3

RENESAS

Setting Programming Modes

Boot Mode Operation ..... System Clock Frequencies for which Automatic Adjustment of LSI Bit F



Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3 Maximum Bit Rate for Each Frequency (Asynchronous Mode) ..... Table 13.3 Table 13.4 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)..... SSR Status Flags and Receive Data Handling Table 13.5 **Table 13.6** SCI3 Interrupt Requests.... Section 14 A/D Converter Table 14.1 Pin Configuration.... Analog Input Channels and Corresponding ADDR Registers..... **Table 14.2 Table 14.3** A/D Conversion Time (Single Mode)..... **Electrical Characteristics** Section 17 **Table 17.1** Absolute Maximum Ratings **Table 17.2** DC Characteristics (1) **Table 17.2** DC Characteristics (2) **Table 17.3** AC Characteristics Table 17.4 Serial Interface (SCI3) Timing A/D Converter Characteristics **Table 17.5 Table 17.6** Watchdog Timer Characteristics.....

Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)

Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)

Table A.2 Operation Code Map (3) Table A.3 Number of Cycles in Each Instruction

**Instruction Set** 

**Table 13.2** 

**Table 13.2** 

Table 13.2

**Table 17.7** 

Table A 1 Table A.2

Table A.2

Table A.4

Table A.5

Appendix A

RENESAS

Flash Memory Characteristics

Instruction Set

Operation Code Map (1)

Operation Code Map (2)

Number of Cycles in Each Instruction..... Combinations of Instructions and Addressing Modes

- Timer V (8-bit timer)
- Timer W (16-bit timer)
  - Watah da a timan
  - Watchdog timer
  - SCI3 (Asynchronous or clocked synchronous serial communication interface)
  - 10-bit A/D converter
- On-chip memory

Product Classification		Model	ROM	RAM
Flash memory version	H8/3672	HD64F3672	16 kbytes	2,048 b
(F-ZTAT <sup>™</sup> version)	H8/3670	HD64F3670	8 kbytes	2,048 b

- General I/O ports
  - I/O pins: 26 I/O pins, including 5 large current ports ( $I_{OL} = 20 \text{ mA}$ , @ $V_{OL} = 1.5 \text{ V}$
  - Input-only pins: 4 input pins (also used for analog input)
- Supports various power-down modes

Note:  $F\text{-}ZTAT^{^{TM}}$  is a trademark of Renesas Technology Corp.

• Compact package

Package	Code	Body Size	Pin Pitch
LQFP-64	FP-64E	$10.0 \times 10.0 \text{ mm}$	0.5 mm
LQFP-48	FP-48F	$10.0 \times 10.0 \text{ mm}$	0.65 mm
LQFP-48	FP-48B	$7.0 \times 7.0 \text{ mm}$	0.5 mm




Figure 1.1 Internal Block Diagram

Rev.4.00 Nov. 02, 2005 Page 2 of 304 REJ09B0143-0400






Figure 1.2 Pin Arrangement (FP-64E)

RENESAS

Rev.4.00 Nov. 02, 2005 P




Figure 1.3 Pin Arrangement (FP-48F, FP-48B)

	V <sub>CL</sub>	6	4	Input	
Clock pins	OSC1	11	9	Input	
	OSC2	10	8	Outp	
System control	RES	7	5	Input	
	TEST	8	6	Input	
Interrupt pins	NMI	35	25	Input	
	IRQ0, IRQ3	51, 54	37, 40	Input	
	WKP0 to WKP5	13, 14, 19 to 22	11 to 16	Input	

 $\mathsf{AV}_{\mathsf{cc}}$ 

3

1

Input

Analog power supply pin A/D converter. When the converter is not used, co pin to the system power Internal step-down powe pin. Connect a capacitor 0.1 μF between this pin a Vss pin for stabilization.

These pins connect to a ceramic resonator for sys clocks, or can be used to

See section 5, Clock Pul Generators, for a typical

Reset pin. When this driv the chip is reset.

Test pin. Connect this pi

Non-maskable interrupt i

input pin. Be sure to pull-

External interrupt reques pins. Can select the risin

External interrupt reques pins. Can select the risin

Rev.4.00 Nov. 02, 2005 P

pull-up resistor.

external clock.

connection.

edge.

edge.

REJ09

mamoation				
interface (SCI)	RXD	45	35	Input
	SCK3	44	34	I/O
A/D converter	AN3 to AN0	59 to 62	45 to 48	Input
	ADTRG	22	16	Input
I/O ports	PB3 to PB0	59 to 62	45 to 48	Input
	P17 to P14, P12 to P10	54 to 51, 25 to 23	40 to 37, 19 to 17	I/O
	P22 to P20	46 to 44	36 to 34	I/O
	P57 to P50	27, 26, 22 to 19, 14, 13	21, 20, 16 to 11	I/O
	P76 to P74	30 to 28	24 to 22	I/O
	P84 to P80	40 to 36	30 to 26	I/O
E10T	E10T_0, E10T_1, E10T_2	41, 42, 43	31, 32, 33	

37 to 40

46

FTIOA to

**FTIOD** 

TXD

Serial com-

munication



I/O

Output

27 to 30

36

Output compare output/in

capture input/PWM output

Transmit data output pin

Receive data input pin

A/D converter trigger inpu

Interface pin for the E10T

Clock I/O pin Analog input pin

4-bit input port. 7-bit I/O port.

3-bit I/O port. 8-bit I/O port

3-bit I/O port 5-bit I/O port.

E8 emulator

- · General-register architecture
  - Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-b
  - Sixty-two basic instructions
    - 8/16/32-bit data transfer and arithmetic and logic instructions
      - Multiply and divide instructions
      - Powerful bit-manipulation instructions
  - Eight addressing modes
    - Register direct [Rn]
    - Register indirect [@ERn]
    - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
    - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
    - Absolute address [@aa:8, @aa:16, @aa:24]
    - Immediate [#xx:8, #xx:16, or #xx:32]
    - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - Memory indirect [@@aa:8] 64-kbyte address space
  - High-speed operation

    - All frequently-used instructions execute in one or two states
    - 8/16/32-bit register-register add/subtract : 2 state
    - $--8 \times 8$ -bit register-register multiply : 14 states
    - 16 ÷ 8-bit register-register divide : 14 states —  $16 \times 16$ -bit register-register multiply : 22 states

    - 32 ÷ 16-bit register-register divide : 22 states
  - Power-down state

ABK0001A\_000020020300

— Transition to power-down state by SLEEP instruction






Figure 2.1 Memory Map

Rev.4.00 Nov. 02, 2005 Page 8 of 304 REJ09B0143-0400






Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-b registers.

The usage of each register can be selected independently.

General register ER7 has the function of stack pointer (SP) in addition to its general-regis function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 sho stack.




Figure 2.3 Usage of General Registers

### Figure 2.4 Relationship between Stack Pointer and Stack Area

#### 2.2.2 **Program Counter (PC)**

This 24-bit counter indicates the address of the next instruction the CPU will execute. T of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. ( instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized start address is loaded by the vector address generated during reset exception-handling s

#### 2.2.3 **Condition-Code Register (CCR)**

half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is init by reset exception-handling sequence, but other bits are not initialized.

This 8-bit register contains internal CPU status information, including an interrupt mask

Some instructions leave flag bits unchanged. Operations can be performed on the CCR l LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.



Rev.4.00 Nov. 02, 2005 Pa

undefined

undefined

undefined

R/W

R/W

R/W

R/W

R/W

User Bit

sign bit.

Zero Flag

Negative Flag

Overflow Flag

Carry Flag

indicate non-zero data.

cleared to 0 at other times.

manipulation instructions.

1 V undefined 0 С undefined

4

3

2

U

Ν

Ζ

otherwise. Used by: The carry flag is also used as a bit accumulate

Add instructions, to indicate a carry Subtract instructions, to indicate a borrow Shift and rotate instructions, to indicate a

or NEG.D instruction is executed, this hag is a there is a carry or borrow at bit 3, and cleared otherwise. When the ADD.W, SUB.W, CMP.\ NEG.W instruction is executed, the H flag is a there is a carry or borrow at bit 11, and cleare otherwise. When the ADD.L, SUB.L, CMP.L, instruction is executed, the H flag is set to 1 in a carry or borrow at bit 27, and cleared to 0 o

Can be written and read by software using th STC, ANDC, ORC, and XORC instructions.

Stores the value of the most significant bit of

Set to 1 to indicate zero data, and cleared to

Set to 1 when an arithmetic overflow occurs,

Set to 1 when a carry occurs, and cleared to

RENESAS

Rev.4.00 Nov. 02, 2005 Page 12 of 304




Figure 2.5 General Register Data Formats (1)

MSB

[Legend]

ERn : General register ER

En : General register E

Rn : General register R

RnH : General register RH

RnL : General register RL

MSB : Most significant bit

LSB : Least significant bit

Figure 2.5 General Register Data Formats (2)

Rev.4.00 Nov. 02, 2005 Page 14 of 304 REJ09B0143-0400






Figure 2.6 Memory Data Formats



(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
$\oplus$	Logical XOR
$\rightarrow$	Move
7	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length
Note: * Gene	ral registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit regi

General register (32-bit register or address register)

General register (source)\*

General register\*

Rev.4.00 Nov. 02, 2005 Page 16 of 304 RENESAS

to R7, E0 to E7), and 32-bit registers/address registers (ER0 to ER7).

Rs

Rn ERn

		Pushes a general register onto the stack. PUSH.W Rn is identification MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn,
Note:	*	Refers to the operand size.
		B: Byte
		W: Word

 $\mathsf{Rn} \to @\mathsf{-SP}$ 

PUSH

W/L

L: Longword

ADDS SUBS	L	Rd $\pm$ 1 $\rightarrow$ Rd, Rd $\pm$ 2 $\rightarrow$ Rd, Rd $\pm$ 4 $\rightarrow$ Rd Adds or subtracts the value 1, 2, or 4 to or from data in a 3	
DAA B DAS		Rd decimal adjust $\to$ Rd Decimal-adjusts an addition or subtraction result in a general referring to the CCR to produce 4-bit BCD data.	
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.	
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.	
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$	

Increments or decrements a general register by 1 or 2. (Byte or

Performs unsigned division on data in two general registers: eit bits  $\div$  8 bits  $\rightarrow$  8-bit quotient and 8-bit remainder or 32 bits  $\div$  16

can be incremented or decremented by 1 only.)

W: Word L: Longword

DEC

Note:

16-bit quotient and 16-bit remainder. Refers to the operand size. B: Byte

REJ09B0143-0400

Rev.4.00 Nov. 02, 2005 Page 18 of 304

		generalisguation
		Rd (zero extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by padding with zeros left.
EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by extending the sign

general register.

Takes the two's complement (arithmetic complement) of data

Note: \* Refers to the operand size. B: Byte

W: Word L: Longword

NOT		B/W/L	$\neg (Rd) \rightarrow (Rd)$
			Takes the one's complement of general register contents.
Note:	*	Refers to the	operand size.
		B: Byte	
		W: Word	

#### **Table 2.5 Shift Instructions**

L: Longword

Instruction	Size*	Function
SHAL SHAR	B/W/L	$Rd$ (shift) $\rightarrow Rd$ Performs an arithmetic shift on general register contents.
SHLL SHLR	B/W/L	Rd (shift) → Rd Performs a logical shift on general register contents.
ROTL ROTR	B/W/L	Rd (rotate) → Rd Rotates general register contents.
ROTXL ROTXR	B/W/L	Rd (rotate) → Rd Rotates general register contents through the carry flag.

Note: Refers to the operand size. B: Byte

W: Word

L: Longword

BTST	В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> Z Tests a specified bit in a general register or memory operand or clears the Z flag accordingly. The bit number is specified b immediate data or the lower three bits of a general register.</ead></bit-no.>	
BAND	В	$C \wedge (\text{sit-No.} > \text{of } < \text{EAd>}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register o operand and stores the result in the carry flag.	
BIAND	В	$C \land \neg$ ( <bit-no.> of <ead>) <math>\rightarrow C</math> ANDs the carry flag with the inverse of a specified bit in a gen register or memory operand and stores the result in the carry The bit number is specified by 3-bit immediate data.</ead></bit-no.>	
BOR	В	$C \lor (\text{sbit-No.} > \text{of } < \text{EAd>}) \to C$ ORs the carry flag with a specified bit in a general register or operand and stores the result in the carry flag.	

 $C \vee \neg (\langle bit\text{-No.} \rangle \text{ of } \langle EAd \rangle) \rightarrow C$ 

general register.

Inverts a specified bit in a general register or memory operand number is specified by 3-bit immediate data or the lower three

ORs the carry flag with the inverse of a specified bit in a gene or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

Refers to the operand size. Note: B: Byte

В

**BIOR** 

		carry flag.
BILD	В	$\neg$ ( <bit-no.> of <ead>) <math>\rightarrow</math> C Transfers the inverse of a specified bit in a general register or n operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
BST	В	$C  ightarrow (<\!$ bit-No.> of <ead>) Transfers the carry flag value to a specified bit in a general regi memory operand.</ead>
BIST	В	$\neg$ C $\rightarrow$ ( <bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.>
NI I	D ( ) II	

Note: \* Refers to the operand size.

B: Byte

Rev.4.00 Nov. 02, 2005 Page 22 of 304

BCS(BLO)	Carry set (low)	C = 1
BNE	Not equal	Z = 0
BEQ	Equal	Z = 1
BVC	Overflow clear	V = 0
BVS	Overflow set	V = 1
BPL	Plus	N = 0
BMI	Minus	N = 1
BGE	Greater or equal	N ⊕ V = 0
BLT	Less than	N ⊕ V = 1
BGT	Greater than	$Z\lor(N\oplus V)=0$
BLE	Less or equal	$Z\lor(N\oplus V)=1$

Carry clear (high or same)

C = 0

JMP	_	Branches unconditionally to a specified address.	
BSR — Branches to a subroutine at a specified address.		Branches to a subroutine at a specified address.	
JSR	_	Branches to a subroutine at a specified address.	
RTS	_	Returns from a subroutine	

Note: \* Bcc is the general name for conditional branch instructions.

BCC(BHS)



		code register size is one byte, but in transfer to memory, data is by word access.
ANDC	В	CCR $\land$ #IMM $\rightarrow$ CCR, EXR $\land$ #IMM $\rightarrow$ EXR Logically ANDs the CCR with immediate data.
ORC	В	CCR $\vee$ #IMM $\rightarrow$ CCR, EXR $\vee$ #IMM $\rightarrow$ EXR Logically ORs the CCR with immediate data.
XORC	В	CCR $\oplus$ #IMM $\to$ CCR, EXR $\oplus$ #IMM $\to$ EXR Logically XORs the CCR with immediate data.
NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.

Note: \* Refers to the operand size.

B: Byte W: Word else next;

Transfers a data block. Starting from the address set in ER5, data for the number of bytes set in R4L or R4 to the address le in ER6.

Execution of the next instruction begins as soon as the transfer completed.


#### 2.4.2 **Basic Instruction Formats**

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of a operation field (op field), a register field (r field), an effective address extension (EA fie condition field (cc).

Figure 2.7 shows examples of instruction formats.



Condition Field
 Specifies the branching condition of Bcc instructions.



**Figure 2.7 Instruction Formats** 

Arithmetic and logic instructions can use the register direct and immediate modes. Data instructions can use all addressing modes except program-counter relative and memory Bit manipulation instructions use register direct, register indirect, or the absolute addres to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions immediate (3-bit) addressing mode to specify a bit number in the operand.

**Table 2.10 Addressing Modes** 

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@ @ aa:8

## Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register contain operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.



- Register indirect with post-increment—@ERn+
- The register field of the instruction code specifies an address register (ERn) the lower of which contains the address of a memory operand. After the operand is accessed, 1, added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For or longword access, the register value should be even.
- Register indirect with pre-decrement—@-ERn The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the regis in the instruction code, and the lower 24 bits of the result is the address of a memory The result is also stored in the address register. The value subtracted is 1 for byte acce word access, or 4 for longword access. For the word or longword access, the register should be even.

#### Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24) For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 1-

absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can acce entire address space.

The access ranges of absolute addresses for the series of this LSI are those shown in table because the upper 8 bits are ignored.

operana.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifyin number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifyin vector address.

#### Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch ad PC value to which the displacement is added is the address of the first byte of the next in so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to bytes (-16383 to +16384 words) from the branch instruction. The resulting value should even number.

#### Memory Indirect—@@aa:8

address range is 0 to 255 (H'0000 to H'00FF).

This mode can be used by the JMP and JSR instructions. The instruction code contains a absolute address specifying a memory operand. This memory operand contains a branch The memory operand is accessed by longword access. The first byte of the memory operand ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so


Note that the first part of the address range is also the exception vector area.



#### 2.5.2 Effective Address Calculation


Table 2.12 indicates how effective addresses are calculated in each addressing mode. In the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective

Table 2.12 Effective Address Calculation (1)



Rev.4.00 Nov. 02, 2005 Page 30 of 304 REJ09B0143-0400





#### [Legend]

r, rm,rn: Register field
op: Operation field
disp: Displacement
IMM: Immediate data
abs: Absolute address




Figure 2.9 On-Chip Memory Access Cycle

module.




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)




Figure 2.11 CPU Operation States

#### Figure 2.12 State Transitions

### 2.8 Usage Notes

#### 2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and I/O registers areas available to the user. When data is transferred from CPU to empty are transferred data will be lost. This action may also cause the CPU to malfunction. When transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

#### 2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by which starts from the address indicated by R5, to the address indicated by R6. Set R4L a that the end address of the destination address (value of R6 + R4L) does not exceed H'F value of R6 must not change from H'FFFF to H'0000 during execution).

#### 2.8.3 Bit Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified add byte units, manipulate the data of the target bit, and write data to the same address again units. Special care is required when using these instructions in cases where two registers assigned to the same address or when a bit is directly manipulated for a port, because th rewrite data of a bit other than the bit to be manipulated.



Rev.4.00 Nov. 02, 2005 Pa

- 2. The CPU sets or resets the bit to be manipulated with the bit manipulation instruction
  - 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the tim register. As a result, bits other than the intended bit in the timer counter may be modified modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Address

#### **Example 2: The BSET instruction is executed for port 5.**

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal ir P56. P55 to P50 are output pins and output low-level signals. An example to output a hig signal at P50 with a BSET instruction is shown below.

Rev.4.00 Nov. 02, 2005 Page 36 of 304

REJ09B0143-0400

RENESAS

### After executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	0	1	0	0	0	0	0

- Description on operation
- 1. When the BSET instruction is executed, first the CPU reads port 5.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-linput).

P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PD value of H'80, but the value read by the CPU is H'40.

- 2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
- 3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET.

As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a hig signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this store a copy of the PDR5 data in a work area in memory. Perform the bit manipulated data in the work area, then write this data to PDR5.

RAMO 1 0 0 0 0 0 0	PDR5	1	0	0	0	0	0	0	
	RAM0	1	0	0	0	0	0	0	

# • BSET instruction executed

BSET #0, @RAMO

The BSET instruction is executed designating the work area (RAM0).

# • After executing BSET instruction

MOV.B @RAMO, ROL MOV.B ROL, @PDR5

The work area (RAM0) value is written to PDR5.

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

REJ09B0143-0400



Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

Output

Output

BCLR instruction executed

Input

Input

Input/output

**BCLR** #0, @PCR5 The BCLR instruction is executed for PCR5.

Output

Output

Output

# After executing BCI P instruction

After executing BCLR instruction								
	P57	P56	P55	P54	P53	P52	P51	
Input/output	Output	Output	Output	Output	Output	Output	Output	
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	
PCR5	1	1	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	

- Description on operation 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a
  - register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. Ho bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to out To prevent this problem, store a copy of the PCR5 data in a work area in memory an

manipulate data of the bit in the work area, then write this data to PCR5.

PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

### • BCLR instruction executed

BCLR #0, @RAMO

The BCLR instructions executed for the PCR5 wo (RAM0).

# • After executing BCLR instruction

MOV.B @RAMO, ROL MOV.B ROL, @PCR5

The work area (RAM0) value is written to PCR5.

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

generates a vector address corresponding to a vector number from 0 to 3, as specified in instruction code. Exception handling can be executed at all times in the program execution.

### Interrupts

External interrupts other than NMI and internal interrupts other than address break are not the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts we current instruction or exception handling ends, if an interrupt request has been issued.

	neserved for system use	stem use 1 to 6		
External interrupt pin	NMI	7	H'000E to H'000	
CPU	Trap instruction (#0)	8	H'0010 to H'001	
	(#1)	9	H'0012 to H'0013	
	(#2)	10	H'0014 to H'001	
	(#3)	11	H'0016 to H'0017	
Address break	Break conditions satisfied	12	H'0018 to H'0019	
CPU	Direct transition by executing the SLEEP instruction	13	H'001A to H'001	
External interrupt	IRQ0	14	H'001C to H'001	
pin	IRQ3	17	H'0022 to H'0023	
	WKP	18	H'0024 to H'0025	
_	Reserved for system use	20	H'0028 to H'0029	
Timer W	Input capture A/compare match A Input capture B/compare match B Input capture C/compare match C	21	H'002A to H'002	
	Input capture D/compare match D Timer W overflow			
Timer V	Timer V compare match A Timer V compare match B Timer V overflow	22	H'002C to H'002	
SCI3	SCI3 receive data full SCI3 transmit data empty SCI3 transmit end SCI3 receive error	23	H'002E to H'002	
A/D converter	A/D conversion end	25	H'0032 to H'0033	

### interrupt Euge Select Register 1 (IEGR1)

IEGR1 selects the direction of an edge that generates interrupt requests of pins and IRQ  $\overline{IRQ0}$ . Bit Bit Name Initial Value R/W Description

				-
7	_	0	_	Reserved
				This bit is always read as 0.
6	_	1	_	Reserved
5	_	1	_	These bits are always read as 1.
4	_	1	_	
3	IEG3	0	R/W	IRQ3 Edge Select
				0: Falling edge of IRQ3 pin input is detected
				1: Rising edge of IRQ3 pin input is detected
2	_	0	_	Reserved
1	_	0	_	These bits are always read as 0.
0	IEG0	0	R/W	IRQ0 Edge Select
				0: Falling edge of IRQ0 pin input is detected
				1: Rising edge of IRQ0 pin input is detected

				0: Falling edge of $\overline{\text{WKP4}}$ pin input is detected
				1: Rising edge of WKP4 pin input is detected
3	WPEG3	0	R/W	WKP3 Edge Select
				0: Falling edge of $\overline{\text{WKP3}}$ pin input is detected
				1: Rising edge of $\overline{\text{WKP3}}$ pin input is detected
2	WPEG2	0	R/W	WKP2 Edge Select
				0: Falling edge of $\overline{\text{WKP2}}$ pin input is detected
				1: Rising edge of WKP2 pin input is detected
1	WPEG1	0	R/W	WKP1Edge Select
				0: Falling edge of $\overline{\text{WKP1}}$ pin input is detected
				1: Rising edge of WKP1 pin input is detected
0	WPEG0	0	R/W	WKP0 Edge Select

R/W

WKP4 Edge Select

1: Rising edge of WKP5 (ADTRG) pin input is of

0: Falling edge of WKP0 pin input is detected
1: Rising edge of WKP0 pin input is detected

Rev.4.00 Nov. 02, 2005 Page 44 of 304

WPEG4

0

RENESAS

			This bit is an enable bit, which is common to the WKP5 to $\overline{WKP0}$ . When the bit is set to 1, interrequests are enabled.
	1	_	Reserved
			This bit is always read as 1.
IEN3	0	R/W	IRQ3 Interrupt Enable
			When this bit is set to 1, interrupt requests of t pin are enabled.
	0	_	Reserved
	0	_	These bits are always read as 0.
IEN0	0	R/W	IRQ0 Interrupt Enable
			When this bit is set to 1, interrupt requests of t

wakeup interrupt Enable

pin are enabled. When disabling interrupts by clearing bits in an interrupt enable register, or when clearing an interrupt flag register, always do so while interrupts are masked (I = 1). If the above operations are performed while I = 0, and as a result a conflict arises between the clear i

and an interrupt request, exception handling for the interrupt will be executed after the c

instruction has been executed.

Rev.4.00 Nov. 02, 2005 Pa

_	U	_	Reserved
			This bit is always read as 0.
_	1	_	Reserved
_	1	_	These bits are always read as 1.
IRRI3	0	R/W	IRQ3 Interrupt Request Flag
			[Setting condition]
			When IRQ3 pin is designated for interrupt input designated signal edge is detected.
			[Clearing condition]
			When IRRI3 is cleared by writing 0
_	0	_	Reserved
_	0	_	These bits are always read as 0.
IRRI0	0	R/W	IRQ0 Interrupt Request Flag
			[Setting condition]
			When IRQ0 pin is designated for interrupt input designated signal edge is detected.
			[Clearing condition]

REJ09B0143-0400

Rev.4.00 Nov. 02, 2005 Page 46 of 304

2

RENESAS

When IRRI0 is cleared by writing 0

				[Clearing condition]
				When IWPF4 is cleared by writing 0.
3	IWPF3	0	R/W	WKP3 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP3}}$ pin is designated for interrupt in designated signal edge is detected.
				[Clearing condition]
				When IWPF3 is cleared by writing 0.
2	IWPF2	0	R/W	WKP2 Interrupt Request Flag
				[Setting condition]
				When WKP2 pin is designated for interrupt in designated signal edge is detected.
				[Clearing condition]
				When IWPF2 is cleared by writing 0.
1	IWPF1	0	R/W	WKP1 Interrupt Request Flag
				[Setting condition]
				When WKP1 pin is designated for interrupt in designated signal edge is detected.
				[Clearing condition]
				When IWPF1 is cleared by writing 0.

R/W

R/W

IWPF4

0

IWPF0

0

0

WKP4 Interrupt Request Flag

designated signal edge is detected.

When WKP4 pin is designated for interrupt inp

[Setting condition]

RENESAS

When WKP0 pin is designated for interrupt inp

WKP0 Interrupt Request Flag

designated signal edge is detected.

When IWPF0 is cleared by writing 0.

[Setting condition]

[Clearing condition]

The CPU generates a reset exception handling vector address (from H'0000 to H'0001 data in that address is sent to the program counter (PC) as the start address, and progrexecution starts from that address.

# 3.4 Interrupt Exception Handling

#### 3.4.1 External Interrupts

There are external interrupts, NMI, IRQ3, IRQ0, and WKP.

#### **NMI**

NMI interrupt is requested by input falling edge to pin  $\overline{\text{NMI}}$ .

NMI is the highest interrupt, and can always be accepted without depending on the I lin CCR.

#### IRQ3 to IRQ0 Interrupts

interrupts are given different vector addresses, and are detected individually by either edge sensing or falling edge sensing, depending on the settings of bits IEG3 to IEG0 to When pins IRQ3 to IRQ0 are designated for interrupt input in PMR1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interwhen IRQ3 to IRQ0 interrupt is accepted, the I bit is set to 1 in CCR. These interrupt masked by setting bits IEN3 to IEN0 in IENR1.

IRQ3 to IRQ0 interrupts are requested by input signals to pins  $\overline{IRQ3}$  to  $\overline{IRQ0}$ . These figures are requested by input signals to pins  $\overline{IRQ3}$  to  $\overline{IRQ0}$ .

RENESAS

REJ09B0143-0400




Figure 3.1 Reset Sequence

### 3.4.2 Internal Interrupts

Each on-chip peripheral module has a flag to show the interrupt request status and the enable or disable the interrupt. For direct transfer interrupt requests generated by execut SLEEP instruction, this function is included in IRR1 and IENR1.



Rev.4.00 Nov. 02, 2005 Pa

1. If an interrupt occurs while the NMI or interrupt enable bit is set to 1, an interrupt req signal is sent to the interrupt controller. 2. When multiple interrupt requests are generated, the interrupt controller requests to the the interrupt handling with the highest priority at that time according to table 3.1. Oth

3. The CPU accepts the NMI or address break without depending on the I bit value. Oth

interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1 interrupt request is held pending. 4. If the CPU accepts the interrupt after processing of the current instruction is complete

interrupt requests are held pending.

- interrupt exception handling will begin. First, both PC and CCR are pushed onto the s state of the stack at this time is shown in figure 3.2. The PC value pushed onto the sta address of the first instruction to be executed upon return from interrupt handling.
- 5. Then, the I bit of CCR is set to 1, masking further interrupts excluding the NMI and a break. Upon return from interrupt handling, the values of I bit and other bits in CCR v

Figure 3.3 shows a typical interrupt sequence where the program area is in the on-chip Ro

- restored and returned to the values prior to the start of interrupt exception handling. 6. Next, the CPU generates the vector address corresponding to the accepted interrupt, a transfers the address to PC as a start address of the interrupt handling-routine. Then a
- starts executing from the address indicated in PC.

the stack area is in the on-chip RAM.

Rev.4.00 Nov. 02, 2005 Page 50 of 304



REJ09B0143-0400

[Legend]
PCH: Upper 8 bits of program counter (PC)

PCL: Lower 8 bits of program counter (PC) CCR: Condition code register

SP: Stack pointer

Notes: 1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine.

- Register contents must always be saved and restored by word length, starting from an even-numbered address.
- 3. Ignored when returning from the interrupt handling routine.

Figure 3.2 Stack Status after Exception Handling

### 3.4.4 Interrupt Response Time

Table 3.2 shows the number of wait states after an interrupt request flag is set until the f instruction of the interrupt handling-routine is executed.

**Table 3.2** Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction*	1 to 23	15 to 37
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: \* Not including EEPMOV instruction.



Rev.4.00 Nov. 02, 2005 Pa




Figure 3.3 Interrupt Sequence

Rev.4.00 Nov. 02, 2005 Page 52 of 304 REJ09B0143-0400

RENESAS

#### 3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Accestack always takes place in word size, so the stack pointer (SP: R7) should never indicat address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save or register values.

### 3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins,  $\overline{IRQ0}$ , and  $\overline{WKP5}$  to  $\overline{WKP0}$ , the interrupt request flag may be set to 1.

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedu

When switching a pin function, mask the interrupt before setting the bit in the port mode. After accessing the port mode register, execute at least one instruction (e.g., NOP), then interrupt request flag from 1 to 0.




Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Pr

RENESAS

Rev.4.00 Nov. 02, 2005 Pa

Rev.4.00 Nov. 02, 2005 Page 54 of 304 REJ09B0143-0400






Figure 4.1 Block Diagram of Address Break

# 4.1 Register Descriptions

Address break has the following registers.

- Address break control register (ABRKCR)
- Address break status register (ABRKSR)
- Break address register (BARH, BARL)
- Break data register (BDRH, BDRL)



Rev.4.00 Nov. 02, 2005 Pa

		00: Instruction execution cycle
		01: CPU data read cycle
		10: CPU data write cycle
		11: CPU data read/write cycle
0	R/W	Address Compare Condition Select 2 to 0
0	R/W	These bits comparison condition between the ac
0	R/W	in BAR and the internal address bus.
		000: Compares 16-bit addresses
		001: Compares upper 12-bit addresses
		010: Compares upper 8-bit addresses
		011: Compares upper 4-bit addresses
		1XX: Reserved (setting prohibited)
0	R/W	Data Compare Condition Select 1 and 0
0	R/W	These bits set the comparison condition between data set in BDR and the internal data bus.
		00: No data comparison
		01: Compares lower 8-bit data between BDRL a bus
		10: Compares upper 8-bit data between BDRH a bus
	0 0	0 R/W 0 R/W

R/W These bits set address break conditions.

Rev.4.00 Nov. 02, 2005 Page 56 of 304

Legend: X: Don't care.

11: Compares 16-bit data between BDR and dat

RENESAS

REJ09B0143-0400

5

4 3

2

0

CSEL0

0

I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Uppe
I/O register with 16-bit data bus width	Upper 8 bits	Lower 8 bits	_	_
4.1.2 Address Break Sta	atus Register (A	RRKSR)		

Lower 8 bits

Upper 8 bits

Rev.4.00 Nov. 02, 2005 Pa

REJ09

Uppe

Upper 8 bits

RAM space

ABRKSR consists of the address break interrupt flag and the address break interrupt ena R/W Description Rit Name Initial Value

BIT	Bit Name	initiai vaiue	R/W	Description
7	ABIF	0	R/W	Address Break Interrupt Flag
				[Setting condition]
				When the condition set in ABRKCR is satisfi
				[Clearing condition]
				When 0 is written after ABIF=1 is read
6	ABIE	0	R/W	Address Break Interrupt Enable
				When this bit is 1, an address break interrup enabled.
5 to 0	_	All 1	_	Reserved
				These bits are always read as 1.

even and odd addresses in the data transmission. Therefore, comparison data must be set BDRH for byte access. For word access, the data bus used depends on the address. See \$4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this reundefined.

Rev.4.00 Nov. 02, 2005 Page 58 of 304

RENESAS




Figure 4.2 Address Break Interrupt Operation Example (1)



Rev.4.00 Nov. 02, 2005 Pa




Figure 4.2 Address Break Interrupt Operation Example (2)




Figure 4.3 Operation when Condition is not Satisfied in Branch Instruction

When another interrupt request is accepted before an instruction to which an address bree executed, exception handling of an address break interrupt is not executed. However, the is set to 1 (see figure 4.4). Therefore the ABIF bit must be read during exception handling address break interrupt.



Rev.4.00 Nov. 02, 2005 Pa

Figure 4.4 O	peration when A	Another Int	errupt is Accepted	l at Addre	ess Break S
	External interrupt ac	ceptance			
ABIF					
Address break interrupt request					
Address bus		0140		0010	

Figure 4.4 Operation when Another Interrupt is Accepted at Address Break So Instruction

When an address break is set to an instruction as a branch destination of a conditional brainstruction, the instruction set when the condition of the branch instruction is not satisfied executed, and an address break is generated. Therefore an address break must not be set t instruction as a branch destination of a conditional branch instruction.






Figure 4.5 Operation when the Instruction Set is not Executed and does not Bran Conditions not Being Satisfied



Rev.4.00 Nov. 02, 2005 Pa

Rev.4.00 Nov. 02, 2005 Page 64 of 304 REJ09B0143-0400






Figure 5.1 Block Diagram of Clock Pulse Generators

The basic clock signals that drive the CPU and on-chip peripheral modules are  $\phi$ .

The system clock is divided into  $\emptyset/8192$  to  $\emptyset/2$  by prescaler S and they are supplied to re peripheral modules.

#### 5.1 **System Clock Generator**

Clock pulses can be supplied to the system clock divider either by connecting a crystal of resonator, or by providing external clock input. Figure 5.2 shows a block diagram of the clock generator.




Figure 5.2 Block Diagram of System Clock Generator

RENESAS

## Figure 5.3 Typical Connection to Crystal Resonator




Figure 5.4 Equivalent Circuit of Crystal Resonator

**Crystal Resonator Parameters** Table 5.1

Frequency (MHz)	2	4	8	10	16
R <sub>s</sub> (max)	500 Ω	120 Ω	80 Ω	60 Ω	50 Ω
C <sub>0</sub> (max)	7 pF	7 pF	7 pF	7 pF	7 pF

#### 5.1.2 **Connecting Ceramic Resonator**

Figure 5.5 shows a typical method of connecting a ceramic resonator.




Figure 5.5 Typical Connection to Ceramic Resonator

Rev.4.00 Nov. 02, 2005 Page 66 of 304

REJ09B0143-0400



#### Figure 5.6 Example of External Clock Input

## 5.2 Prescalers

#### 5.2.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock (ø) as its input clock. It is increme per clock period. Prescaler S is initialized to H'0000 by a reset, and starts counting on exthe reset state. In standby mode and subsleep mode, the system clock pulse generator storms Prescaler S also stops and is initialized to H'0000. The CPU cannot read or write prescaler

The output from prescaler S is shared by the on-chip peripheral modules. The divider raset separately for each on-chip peripheral function. In active mode and sleep mode, the to prescaler S is determined by the division factor designated by MA2 to MA0 in SYSC.

# 5.3 Usage Notes

#### 5.3.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully eva the user, referring to the examples shown in this section. Resonator circuit constants will depending on the resonator element, stray capacitance in its interconnecting circuit, and factors. Suitable constants should be determined in consultation with the resonator elem manufacturer. Design the circuit so that the resonator element never receives voltages ex its maximum rating.






Figure 5.7 Example of Incorrect Board Design

The CPU halts. On-chip peripheral modules are operable on the system clock.

- Standby mode
  - The CPU and all on-chip peripheral modules halt.

peripheral modules that are not used in module units.

- Subsleep mode
  - The CPU and all on-chip peripheral modules halt. I/O ports keep the same states as I transition. Module standby mode

Independent of the above modes, power consumption can be reduced by halting on-

RENESAS

SYSCR1 controls the power-down modes, as well as SYSCR2.							
Bit	Bit Name	Initial Value	R/W	Description			
7	SSBY	0	R/W	Software Standby			
				This bit selects the mode to transit after the execute SLEEP instruction.			
				0: a transition is made to sleep mode			
				1: a transition is made to standby mode.			
				For details, see table 6.2.			
6	STS2	0	R/W	Standby Timer Select 2 to 0			
5	STS1	0	R/W	These bits designate the time the CPU and perip			
4	STS0	0	R/W	modules wait for stable clock operation after exit standby mode, to active mode or sleep mode du interrupt. The designation should be made accort the clock frequency so that the waiting time is at ms. The relationship between the specified value number of wait states is shown in table 6.1. Whe external clock is to be used, the minimum value STS1 = STS0 = 1) is recommended.			
3 to 0	· —	0		Reserved			

REJ09B0143-0400

Rev.4.00 Nov. 02, 2005 Page 70 of 304



These bits are always read as 0.

	1	16 states	0.00	0.00	0.00	0.00	0.01	0.02
Note: Time	unit is	ms						

N



Rev.4.00 Nov. 02, 2005 Pa REJ09

				This bit is always read as 0.
5	DTON	0	R/W	Direct Transfer on Flag
				This bit selects the mode to transit after the exect a SLEEP instruction, as well as bit SSBY of SYS
				For details, see table 6.2.
4	MA2	0	R/W	Active Mode Clock Select 2 to 0
3	MA1	0	R/W	These bits select the operating clock frequency i
2	MAO	0	R/W	and sleep modes. The operating clock frequency changes to the set frequency after the SLEEP in is executed.
				0XX: φ <sub>osc</sub>
				100: $\phi_{\rm osc}/8$
				101: $\phi_{\rm osc}/16$
				110: $\phi_{\rm osc}/32$
				111: $\phi_{osc}/64$

Reserved

These bits are always read as 0.

Legend: X: Don't care.

0

0


Rev.4.00 Nov. 02, 2005 Page 72 of 304

REJ09B0143-0400

3	MSTWD	0	R/W	Watchdog Timer Module Standby
				Watchdog timer enters standby mode when this to 1. When the internal oscillator is selected for watchdog timer clock, the watchdog timer operaregardless of the setting of this bit
2	MSTTW	0	R/W	Timer W Module Standby
				Timer W enters standby mode when this bit is s
1	MSTTV	0	R/W	Timer V Module Standby
				Timer V enters standby mode when this bit is s
0	_	0	_	Reserved
				This bit is always read as 0.

REJ09

A/D converter enters standby mode when this I



Notes: 1. To make a transition to another mode by an interrupt, make sure interrupt handling is after the int is accepted.

2. Details on the mode transition conditions are given in table 6.2.

Figure 6.1 Mode Transition Diagram

Rev.4.00 Nov. 02, 2005 Page 74 of 304 REJ09B0143-0400



functions after entering active mode, reset the registers.

**Active Mode** 

# **Table 6.3** Internal State in Each Operating Mode

**Function** 

System cloc	k oscillator	Functioning	Functioning	Halted	Halted
CPU	Instructions	Functioning	Halted	Halted	Halted
operations	Registers	Functioning	Retained	Retained	Retained
RAM		Functioning	Retained	Retained	Retained
IO ports		Functioning	Retained	Retained	Register content retained, but out high-impedance
External	IRQ3, IRQ0	Functioning	Functioning	Functioning	Functioning
interrupts	WKP5 to WKP0	Functioning	Functioning	Functioning	Functioning
Peripheral	Timer V	Functioning	Functioning	Reset	Reset
functions	Timer W	Functioning	Functioning	Retained	Retained (if inter is selected as a the counter is in- by a subclock)
	Watchdog timer	Functioning	Functioning	Retained	Retained (function internal oscillato as a count clock
	SCI3	Functioning	Functioning	Reset	Reset
	A/D converter	Functioning	Functioning	Reset	Reset

Sleep Mode

Subsleep Mode

Standby Mode



0.2.2 Stanuby Mode

In standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral mode functioning. However, as long as the rated voltage is supplied, the contents of CPU registic chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM conwill be retained as long as the voltage set by the RAM data retention voltage is provided. ports go to the high-impedance state.

generator starts. After the time set in bits STS2–STS0 in SYSCR1 has elapsed, and interrexception handling starts. Standby mode is not cleared if the I bit of CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system clock

When the RES pin goes low, the system clock pulse generator starts. Since system clock are supplied to the entire chip as soon as the system clock pulse generator starts function  $\overline{RES}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{RES}$  pin is driven high

### 6.2.3 Subsleep Mode

In subsleep mode, the system clock oscillator is halted, and operation of the CPU and onperipheral modules is halted. As long as a required voltage is applied, the contents of CPI registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retaports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, the system clocoscillator starts to oscillate. Subsleep mode is cleared and an interrupt exception handling when the time set in bits STS2 to STS0 in SYSCR1 elapses. Subsleep mode is not cleared bit of CCR is 1 or the interrupt is disabled in the interrupt enable bit.

RENESAS

executing a SLEEP instruction while the DTON bit in STSCR2 is set to 1. The direct tr also enables operating frequency modification in active mode. After the mode transition transition interrupt exception handling starts.

If the direct transition interrupt is disabled in interrupt enable register 1, a transition is n instead to sleep mode. Note that if a direct transition is attempted while the I bit in CCR sleep mode will be entered, and the resulting mode cannot be cleared by means of an int

#### 6.5 **Module Standby Function**

The module-standby function can be set to any peripheral module. In module standby m clock supply to modules stops to enter the power-down mode. Module standby mode en on-chip peripheral module to enter the standby state by setting a bit that corresponds to module in MSTCR1 and MSTCR2 to 1 and cancels the mode by clearing the bit to 0.



Rev.4.00 Nov. 02, 2005 Page 78 of 304 REJ09B0143-0400



- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
  - On-board programming/erasing can be done in boot mode, in which the boot pro into the chip is started to erase or program of the entire flash memory. In normal program mode, individual blocks can be erased or programmed.
- Automatic bit rate adjustment
  - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
- Programming/erasing protection
  - Sets software protection against flash memory programming/erasing.

# 7.1 Block Configuration

Figure 7.1 shows the block configuration of 20-kbyte flash memory. The thick lines ind erasing units, the narrow lines indicate programming units, and the values are addresses memory is divided into 1 kbyte  $\times$  4 blocks and 16 kbytes  $\times$  1 block. Erasing is performed units. Programming is performed in 128-byte units starting from an address with lower of H'00 or H'80.

Erase unit	H'0880	H'0881	H'0882		; H'08FF
1kbyte					
					i
	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1kbyte					1
			! !		! ! !
	H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
16 kbytes					!
					1
					1 1 1
	H'4F80	H'4F81	H'4F82		H'4FFF

Figure 7.1 Flash Memory Block Configuration

# 7.2 Register Descriptions

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory enable register (FENR)

Rev.4.00 Nov. 02, 2005 Page 80 of 304 REJ09B0143-0400



				When this bit is set to 1, the flash memory chathe erase setup state. When it is cleared to 0, setup state is cancelled. Set this bit to 1 before the E bit to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup
				When this bit is set to 1, the flash memory chathe program setup state. When it is cleared to program setup state is cancelled. Set this bit to setting the P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1, the flash memory characteristy mode. When it is cleared to 0, era mode is cancelled.
2	PV	0	R/W	Program-Verify
				When this bit is set to 1, the flash memory cha program-verify mode. When it is cleared to 0, verify mode is cancelled.
1	E	0	R/W	Erase
				When this bit is set to 1, and while the SWE = ESU = 1 bits are 1, the flash memory changes mode. When it is cleared to 0, erase mode is compared to 1.
0	Р	0	R/W	Program

R/W

5

ESU

0

programming/erasing is enabled. When this bi cleared to 0, other FLMCR1 register bits and a

When this bit is set to 1, and while the SWE = PSU = 1 bits are 1, the flash memory changes program mode. When it is cleared to 0, progra

Rev.4.00 Nov. 02, 2005 Pa

REJ09

bits cannot be set.

**Erase Setup** 



cancelled.

			See 7.5.3, Error Protection, for details.
6 to 0 —	All 0	_	Reserved

# 7.2.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in E be automatically cleared to 0.

These bits are always read as 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	_	Reserved
				These bits are always read as 0.
4	EB4	0	R/W	When this bit is set to 1, 16 kbytes of H'1000 H'4FFF will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to will be erased.

Rev.4.00 Nov. 02, 2005 Page 82 of 304

These bits are always read as 0.

### 7.3 On-Board Programming Modes

There is a mode for programming/erasing of the flash memory; boot mode, which enable board programming/erasing. On-board programming/erasing can also be performed in uprogram mode. At reset-start in reset mode, this LSI changes to a mode depending on the pin settings, NMI pin settings, and input level of each port, as shown in table 7.1. The into feach pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot transfers the programming control program from the externally-connected host to on-ch via SCI3. After erasing the entire flash memory, the programming control program is ex This can be used for programming initial values in the on-board state or for a forcible re programming/erasing can no longer be done in user program mode. In user program mode individual blocks can be erased and programmed by branching to the user program/erase program prepared by the user.

**Table 7.1 Setting Programming Modes** 

TEST	ЙMI	E10T_0	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Χ	Х	Х	User Mode
0	0	1	Х	Х	Χ	Boot Mode

Legend: X: Don't care.



Rev.4.00 Nov. 02, 2005 Pa

SCI communication data (H'00) transmitted continuously from the host. The chip there calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to me of the host. The reset should end with the RxD pin high. The RxD and TxD pins should pulled up on the board if necessary. After the reset is complete, it takes approximately states before the chip is ready to measure the low-level period.

completion of bit rate adjustment. The host should confirm that this adjustment end in (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception not be performed normally, initiate boot mode again by a reset. Depending on the host transfer bit rate and system clock frequency of this LSI, there will be a discrepancy be the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer and system clock frequency of this LSI within the ranges listed in table 7.3.

4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the

The boot program area cannot be used until the execution state in boot mode switches

contents of the CPU general registers are undefined immediately after branching to the


least 20 states, and then setting the TEST pin and NMI pin. Boot mode is also cleared

- the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer and system clock frequency of this LSI within the ranges listed in table 7.3.

  5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area I H'FEEF is the area to which the programming control program is transferred from the
  - programming control program.
    Before branching to the programming control program, the chip terminates transfer of by SCI3 (by clearing the RE and TE bits in SCR3 to 0), however the adjusted bit rate remains set in BRR. Therefore, the programming control program can still use it for twrite data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). The
  - programming control program. These registers must be initialized at the beginning of programming control program, as the stack pointer (SP), in particular, is used implicit subroutine calls, etc.7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, wai
    - WDT overflow occurs.8. Do not change the TEST pin and NMI pin input levels in boot mode.
    - Rev.4.00 Nov. 02, 2005 Page 84 of 304



RENESAS





program mode by branching to a user program/erase control program. The user must set conditions and provide on-board means of supplying programming data. The flash memory contain the user program/erase control program or a program that provides the user program control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, mode. Figure 7.2 shows a sample procedure for programming/erasing in user program memory a user program/erase control program in accordance with the description in section Flash Memory Programming/Erasing.

On-board programming/erasing of an individual flash memory block can also be perform




Figure 7.2 Programming/Erasing Flowchart Example in User Program Mo

Rev.4.00 Nov. 02, 2005 Page 86 of 304

REJ09B0143-0400



### 7.4.1 Program/Program-Verify

in figure 7.3 should be followed. Performing programming operations according to this will enable data or programs to be written to the flash memory without subjecting the chyoltage stress or sacrificing program data reliability.

When writing data or programs to the flash memory, the program/program-verify flowc

- Programming must be done to an empty address. Do not reprogram an address to wh programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer mu performed even if writing fewer than 128 bytes. In this case, HFF data must be written extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area byte reprogramming data area, and a 128-byte additional-programming data area. Per reprogramming data computation according to table 7.4, and additional programmin computation according to table 7.5.
- additional-programming data area to the flash memory. The program address and 12 data are latched in the flash memory. The lower 8 bits of the start address in the flash destination area must be H'00 or H'80.
  5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows

4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data

- allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runa An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose I are B'00. Verify data can be read in words or in longwords from the address to which write was performed.



Rev.4.00 Nov. 02, 2005 Pa

02, 2005 Pa REJ09




Figure 7.3 Program/Program-Verify Flowchart

Rev.4.00 Nov. 02, 2005 Page 88 of 304 REJ09B0143-0400



1	0	0	Additional-program
(	1	1	No additional progr
	0	1	No additional progr
	1	1	No additional progr

Data

Comments

REJ09

**Programming Time** 

Reprogram Data

**Table 7.6** 

n (Number of Writes)	Programming Time	In Additional Programming	Comments		
1 to 6	30	10			
7 to 1,000	200	_			
Note: Time shown in μs.					

When erasing flash memory, the erase/erase-verify flowchart shown in figure 7.4 should

### 7.4.2 Erase/Erase-Verify

followed.

Verify Data

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase register (EBR1). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, e overflow cycle of approximately 19.8 ms is allowed.



- or erases, or white the coor program is encounting, for the rollowing three reasons
- algorithm, with the result that normal operation cannot be assured.

  2. If interrupt exception handling starts before the vector address is written or during

1. Interrupt during programming/erasing may cause a violation of the programming or e

- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence car carried out.




Figure 7.4 Erase/Erase-Verify Flowchart

RENESAS

Rev.4.00 Nov. 02, 2005 Pa

unless the RES pin is held low until oscillation stabilizes after powering on. In the case o during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section.

#### 7.5.2 **Software Protection**

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P in FLMCR1 does not cause a transition to program mode or erase mode. By setting the en register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to erase protection is set for all blocks.

#### 7.5.3 **Error Protection**

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/eras algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

bit in FLMCR2 is set to 1, and the error protection state is entered. When the flash memory of the relevant address area is read during programming/eras

When the following errors are detected during programming/erasing of flash memory, the

- (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or era is aborted at the point at which the error occurred. Program mode or erase mode cannot b entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a train can be made to verify mode. Error protection can be cleared only by a power-on reset.





Rev.4.00 Nov. 02, 2005 Page 94 of 304 REJ09B0143-0400



manipulation instructions to the port control register and port data register, see section 2 Manipulation Instruction.

### 9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins and a timer V in Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)



Rev.4.00 Nov. 02, 2005 Pa

_	0	_	Reserved
_	0	_	These bits are always read as 0.
IRQ0	0	R/W	P14/IRQ0 Pin Function Switch
			This bit selects whether pin P14/ $\overline{\text{IRQ0}}$ is used as as $\overline{\text{IRQ0}}$ .
			0: General I/O port
			1: ĪRQ0 input pin
_	1	_	Reserved
			This bit is always read as 1.
_	0	R/W	Reserved
			This bit must always be cleared to 0 (setting to 1 i disabled).
TXD	0	R/W	P22/TXD Pin Function Switch
			This bit selects whether pin P22/TXD is used as FTXD.
			0: General I/O port
			1: TXD output pin
_	0	_	Reserved

REJ09B0143-0400

Rev.4.00 Nov. 02, 2005 Page 96 of 304

6

RENESAS

These bits are always read as 0.

2	PCR12	0	W
1	PCR11	0	W
0	PCR10	0	W

### 9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	P17	0	R/W	PDR1 stores output data for port 1 pins.
6	P16	0	R/W	If PDR1 is read while PCR1 bits are set to 1, the
5	P15	0	R/W	stored in PDR1 are read. If PDR1 is read while F are cleared to 0, the pin states are read regardles
4	P14	0	R/W	value stored in PDR1.
3	_	1	_	Bit 3 is a reserved bit. This bit is always read as
2	P12	0	R/W	·
1	P11	0	R/W	
0	P10	0	R/W	

2	PUCR12	0	R/W
1	PUCR11	0	R/W
0	PUCR10	0	R/W

### 9.1.5 Pin Functions

The correspondence between the register specification and the port functions is shown be

### P17/IRQ3/TRGV pin

Register	PMR1	PCR1	
Bit Name	IRQ3	PCR17	Pin Function
Setting value	e 0	0	P17 input pin
		1	P17 output pin
	1	Χ	IRQ3 input/TRGV input pin

Legend: X: Don't care.

### P16 pin

Register	PCR1	
Bit Name	PCR16	Pin Function
Setting value	0	P16 input pin
	1	P16 output pin

Rev.4.00 Nov. 02, 2005 Page 98 of 304

REJ09B0143-0400



		1	P14 output pin
1		Χ	IRQ0 input pin
Legend: X: Do	on't care.		
P12 pin			
Register	PCR1		
Bit Name	PCR12		Pin Function
Setting value	0		P12 input pin
	1		P12 output pin
P11 pin Register	PCR1		
	DOD44		Pin Function
Bit Name	PCR11		
Bit Name Setting value			P11 input pin

**Pin Function** 

P10 input pin

P10 output pin

Pin Function

P14 input pin

Bit Name

Register

**Bit Name** 

Setting value

PCR1

PCR10

0

1

Setting value 0

IKQU

PCR14

0

Rev.4.00 Nov. 02, 2005 Pa

### Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)

#### 9.2.1 **Port Control Register 2 (PCR2)**

Bit Bit Name Initial Value R/W

PCR2 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 2.

Description

7	_	_	_	Reserved
6	_	_		
5	_	_		
4	_	_		
3	_	_	_	
2	PCR22	0	W	When each of the port 2 pins P22 to P20 function
1	PCR21	0	W	general I/O port, setting a PCR2 bit to 1 makes th corresponding pin an output port, while clearing the
0	PCR20	0	W	makes the pin an input port.

RENESAS

R/W PDR2 stores output data for port 2 pins.

P22

The correspondence between the register specification and the port functions is shown be

# P22/TXD pin

Register	PMR1	PCR2	
Bit Name	TXD	PCR22	Pin Function
Setting Valu	ie 0	0	P22 input pin
		1	P22 output pin
	1	Х	TXD output pin

# P21/RXD pin

Register	SCR3	PCR2	
Bit Name	RE	PCR21	Pin Function
Setting Value	e 0	0	P21 input pin
		1	P21 output pin
	1	Х	RXD input pin
Legend: X:	Don't care.		

Rev.4.00 Nov. 02, 2005 Pag



9.3 Port 5

Port 5 is a general I/O port also functioning as an A/D trigger input pin and wakeup interpin. Each pin of the port 5 is shown in figure 9.3.




Figure 9.3 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

Rev.4.00 Nov. 02, 2005 Page 102 of 304 REJ09B0143-0400

RENESAS

•		•	,	
				Selects whether pin P55/WKP5/ADTRG is used a as WKP5/ADTRG input.
				0: General I/O port
				1: WKP5/ADTRG input pin
4	WKP4	0	R/W	P54/WKP4 Pin Function Switch
				Selects whether pin P54/WKP4 is used as P54 or
				0: General I/O port
				1: WKP4 input pin
3	WKP3	0	R/W	P53/WKP3 Pin Function Switch
				Selects whether pin P53/WKP3 is used as P53 or
				0: General I/O port
				1: WKP3 input pin
2	WKP2	0	R/W	P52/WKP2 Pin Function Switch
				Selects whether pin P52/WKP2 is used as P52 or
				0: General I/O port
				1: WKP2 input pin
1	WKP1	0	R/W	P51/WKP1 Pin Function Switch
				Selects whether pin P51/WKP1 is used as P51 or
				0: General I/O port
				1: WKP1 input pin
0	WKP0	0	R/W	P50/WKP0 Pin Function Switch
				Selects whether pin P50/WKP0 is used as P50 or
				0: General I/O port

5

WKP5

0

R/W

1: NMOS open-drain output

P55/WKP5/ADTRG Pin Function Switch



Rev.4.00 Nov. 02, 2005 Pag

REJ09



1: WKP0 input pin

2	PCR52	0	V۱
1	PCR51	0	W
0	PCR50	0	W

### 9.3.3 **Port Data Register 5 (PDR5)**

PDR5 is a general I/O port data register of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	P57	0	R/W	Stores output data for port 5 pins.
6	P56	0	R/W	If PDR5 is read while PCR5 bits are set to 1, the
5	P55	0	R/W	stored in PDR5 are read. If PDR5 is read while F are cleared to 0, the pin states are read regardle
4	P54	0	R/W	value stored in PDR5.
3	P53	0	R/W	
2	P52	0	R/W	
1	P51	0	R/W	
0	P50	0	R/W	

2	PUCR52	0	R/W
1	PUCR51	0	R/W
0	PUCR50	0	R/W

#### 9.3.5 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

### P57 pin

Register	PMR5	PCR5		
Bit Name	POF7	PCR57	Pin Function	
Setting Value	Χ	0	P57 input pin	
	0	1	CMOS output	
	1	1	NMOS open-drain output	

Legend: X: Don't care.

### P56 pin

Register	PMR5	PCR5	
Bit Name	POF6	PCR56	Pin Function
Setting Value	Χ	0	P56 input pin
	0	1	CMOS output
	1	1	NMOS open-drain output

Legend: X: Don't care.



Register	PMR5	PCR5		
Bit Name	WKP4	PCR54	Pin Function	
Setting Value	0	0	P54 input pin	
		1	P54 output pin	
	1	Х	WKP4 input pin	

Legend: X: Don't care.

### P53/WKP3 pin

Register	PMR5	PCR5	
Bit Name	WKP3	PCR53	Pin Function
Setting Value	0	0	P53 input pin
		1	P53 output pin
	1	Х	WKP3 input pin

Legend: X: Don't care.

## P52/WKP2 pin

Register	PMR5	PCR5	_
Bit Name	WKP2	PCR52	Pin Function
Setting Value	0	0	P52 input pin
		1	P52 output pin
	1	Х	WKP2 input pin

Legend: X: Don't care.

REJ09B0143-0400

Rev.4.00 Nov. 02, 2005 Page 106 of 304

RENESAS

Register	PMR5	PCR5	
Bit Name	WKP0	PCR50	Pin Function
Setting Value	0	0	P50 input pin
		1	P50 output pin
	1	Х	WKP0 input pin

Legend: X: Don't care.

### 9.4 Port 7

Port 7 is a general I/O port also functioning as a timer V I/O pin. Each pin of the port 7 in figure 9.4. The register setting of TCSRV in timer V has priority for functions of pin P76/TMOV. The pins, P75/TMCIV and P74/TMRIV, are also functioning as timer V in that are connected to the timer V regardless of the register setting of port 7.




Figure 9.4 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)



Rev.4.00 Nov. 02, 2005 Pag REJ09

_	_	_	Reserved
_	_	_	
_	_	_	
_	_	_	

## 9.4.2 Port Data Register 7 (PDR7)

2

0

PDR7 is a general I/O port data register of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	_	1	_	Reserved
				This bit is always read as 1.
6	P76	0	R/W	PDR7 stores output data for port 7 pins.
5	P75	0	R/W	If PDR7 is read while PCR7 bits are set to 1, the
4	P74	0	R/W	stored in PDR7 is read. If PDR7 is read while PCI are cleared to 0, the pin states are read regardles
				value stored in PDR7.
3	_	1	_	Reserved
2	_	1	_	These bits are always read as 1.
1	_	1	_	
0	_	1		

the above values	Other than X TMOV output pin the above values
---------------------	---

Legend: X: Don't care.

### P75/TMCIV pin

Register	PCR7	
Bit Name	PCR75	Pin Function
Setting Value	0	P75 input/TMCIV input pin
	1	P75 output/TMCIV input pin

## P74/TMRIV pin

Register	PCR7	
Bit Name	PCR74	Pin Function
Setting Value	0	P74 input/TMRIV input pin
	1	P74 output/TMRIV input pin






Figure 9.5 Port 8 Pin Configuration

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

### 9.5.1 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7	_	_	_	Reserved
6	_	_	_	
5	_	_	_	
4	PCR84	0	W	When each of the port 8 pins P84 to P80 function
3	PCR83	0	W	general I/O port, setting a PCR8 bit to 1 makes the corresponding pin an output port, while clearing the
2	PCR82	0	W	makes the pin an input port.
1	PCR81	0	W	
0	PCR80	0	W	

Rev.4.00 Nov. 02, 2005 Page 110 of 304 REJ09B0143-0400

RENESAS

2	P82	0	R/W	stored in PDR8 is read. If PDR8 is read while PC are cleared to 0, the pin states are read regardless.
1	P81	0	R/W	value stored in PDR8.
0	P80	0	R/W	

#### 9.5.3 **Pin Functions**

The correspondence between the register specification and the port functions is shown be

P84/FTIOD pin

Register	TIOR1			PCR8	
Bit Name	IOD2	IOD1	IOD0	PCR84	Pin Function
Setting Value	0	0	0	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pi
	0	0	1	Х	FTIOD output pin
	0	1	Χ	Х	FTIOD output pin
	1	Х	Х	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pi

Legend: X: Don't care.



Legend: X: Don't care.

TIOR0

IOB2

TIOR0

IOA2

0

Rev.4.00 Nov. 02, 2005 Page 112 of 304

IOB1

IOA1

0

P82/FTIOB pin

Register

**Bit Name** 

Setting Value	0	0	0	0	P82 input/FTIOB input pi
				1	P82 output/FTIOB input p
	0	0	1	Χ	FTIOB output pin
	0	1	Χ	Χ	FTIOB output pin
	1	Χ	Χ	0	P82 input/FTIOB input pi
				1	P82 output/FTIOB input p

IOB0

PCR8

PCR82

PCR8

PCR81

0

**Pin Function** 

**Pin Function** 

P81 input/FTIOA input pir

Legend: X: Don't care.

### P81/FTIOA pin

Register

**Bit Name** 

Setting Value

			1	P81 output/FTIOA input p
0	0	1	Χ	FTIOA output pin
0	1	Х	Х	FTIOA output pin
1	Х	Х	0	P81 input/FTIOA input pi
			1	P81 output/FTIOA input p

IOA0

0

Legend: X: Don't care.

RENESAS

REJ09B0143-0400

B is shown in figure 9.6.




Figure 9.6 Port B Pin Configuration

Port B has the following register.

• Port data register B (PDRB)

Rev.4.00 Nov. 02, 2005 Pag

2	PB2		R	However, if a port B pin is designated as an analo
1	PB1	_	R	channel by ADCSR in A/D converter, 0 is read.
0	PB0	_	R	

- Choice of seven clock signals is available.
  - Choice of six internal clock sources (\$\phi/128\$, \$\phi/64\$, \$\phi/32\$, \$\phi/16\$, \$\phi/8\$, \$\phi/4\$) or an external
  - Counter can be cleared by compare match A or B, or by an external reset signal. If the
    - stop function is selected, the counter can be halted when cleared. Timer output is controlled by two independent compare match signals, enabling puls
  - with an arbitrary duty cycle, PWM output, and other applications. • Three interrupt sources: compare match A, compare match B, timer overflow

  - Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling both edges of the TRGV input can be selected.

RENESAS

TIM08V0A\_000020020300




Figure 10.1 Block Diagram of Timer V

### 10.3 Register Descriptions

Time V has the following registers.

- Timer counter V (TCNTV)
- Timer constant register A (TCORA)
- Timer constant register B (TCORB)
- Timer control register V0 (TCRV0)
- Timer control/status register V (TCSRV)
- Timer control register V1 (TCRV1)

### 10.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in ti control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at TCNTV can be cleared by an external reset input signal, or by compare match A or B. T clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSRV).

TCNTV is initialized to H'00.



Rev.4.00 Nov. 02, 2005 Pag

TCORA and TCORB are initialized to H'FF.

#### 10.3.3 Timer Control Register V0 (TCRV0)

TCRV0 selects the input clock signals of TCNTV, specifies the clearing conditions of TC and controls each interrupt request.

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare Match Interrupt Enable B
				When this bit is set to 1, interrupt request from the bit in TCSRV is enabled.
6	CMIEA	0	R/W	Compare Match Interrupt Enable A
				When this bit is set to 1, interrupt request from the bit in TCSRV is enabled.
5	OVIE	0	R/W	Timer Overflow Interrupt Enable
				When this bit is set to 1, interrupt request from the in TCSRV is enabled.
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TCN
				00: Clearing is disabled
				01: Cleared by compare match A
				10: Cleared by compare match B
				<ol> <li>Cleared on the rising edge of the TMRIV pin.         operation of TCNTV after clearing depends of         in TCRV1.</li> </ol>

Rev.4.00 Nov. 02, 2005 Page 118 of 304



			1	Internal clock: counts on φ/32, falling
		1	0	Internal clock: counts on φ/64, falling
			1	Internal clock: counts on φ/128, fallin
1	0	0	_	Clock input prohibited
		1	_	External clock: counts on rising edge
	1	0	_	External clock: counts on falling edge
		1	_	External clock: counts on rising and edge

CKS0

0

1

0

**ICKS0** 

0

1

0

1

Description

Clock input prohibited

Internal clock: counts on  $\phi/4$ , falling

Internal clock: counts on \$\phi/8\$, falling \$\phi\$

Internal clock: counts on \$\phi\$/16, falling

CKS2

CKS1

1

Rev.4.00 Nov. 02, 2005 Pag

		R/W	Compare Match Flag A
			Setting condition:
			When the TCNTV value matches the TCORA value
			Clearing condition:
			After reading CMFA = 1, cleared by writing 0 to C
OVF	0	R/W	Timer Overflow Flag
			Setting condition:
			When TCNTV overflows from H'FF to H'00
			Clearing condition:
			After reading OVF = 1, cleared by writing 0 to OV
_	1	_	Reserved
			This bit is always read as 1.
OS3	0	R/W	Output Select 3 and 2
			•
OS2	0	R/W	These bits select an output method for the TMOV the compare match of TCORB and TCNTV.
OS2	0	R/W	These bits select an output method for the TMOV
OS2	0	R/W	These bits select an output method for the TMOV the compare match of TCORB and TCNTV.
OS2	0	R/W	These bits select an output method for the TMOV the compare match of TCORB and TCNTV.  00: No change
OS2	0	R/W	These bits select an output method for the TMOV the compare match of TCORB and TCNTV.  00: No change  01: 0 output
OS2 OS1	0	R/W	These bits select an output method for the TMOV the compare match of TCORB and TCNTV.  O0: No change  O1: 0 output  10: 1 output
			These bits select an output method for the TMOV the compare match of TCORB and TCNTV.  00: No change  01: 0 output  10: 1 output  11: Output toggles
	<u> </u>	<u> </u>	<u> </u>

Rev.4.00 Nov. 02, 2005 Page 120 of 304 RENESAS

01: 0 output 10: 1 output 11: Output toggles

4	TVEG1	0	R/W	TRGV Input Edge Select
3	TVEG0	0	R/W	These bits select the TRGV input edge.
				00: TRGV trigger input is prohibited
				01: Rising edge is selected
				10: Falling edge is selected
				11: Rising and falling edges are both selected
2	TRGE	0	R/W	TCNTV starts counting up by the input of the e is selected by TVEG1 and TVEG0.
				0: Disables starting counting-up TCNTV by the the TRGV pin and halting counting-up TCNT

These bits are always read as 1.

TCNTV is cleared by a compare match. 1: Enables starting counting-up TCNTV by the the TRGV pin and halting counting-up TCN TCNTV is cleared by a compare match.

This bit selects clock signals to input to TCNT combination with CKS2 to CKS0 in TCRV0.

Rev.4.00 Nov. 02, 2005 Pag

1

0

0

ICKS0



Reserved

This bit is always read as 1.

Internal Clock Select 0

Refer to table 10.2.

- will be set. The timing at this time is shown in figure 10.4. An interrupt request is sen CPU when OVIE in TCRV0 is 1. 3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A o
  - (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively compare-match signal is generated in the last state in which the values match. Figure shows the timing. An interrupt request is generated for the CPU when CMIEA or CM TCRV0 is 1. 4. When a compare match A or B is generated, the TMOV responds with the output value
  - selected by bits OS3 to OS0 in TCSRV. Figure 10.6 shows the timing when the output toggled by compare match A. 5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corres
    - compare match. Figure 10.7 shows the timing. 6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is nec
  - Figure 10.8 shows the timing.
  - 7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the coun halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge sel TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.

REJ09B0143-0400

Rev.4.00 Nov. 02, 2005 Page 122 of 304




Figure 10.3 Increment Timing with External Clock




Figure 10.4 OVF Set Timing

Figure 10.5 CMFA and CMFB Set Timing




Figure 10.6 TMOV Output Timing




Figure 10.7 Clear Timing by Compare Match

Rev.4.00 Nov. 02, 2005 Pag

- 3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired close
- 4. With these settings, a waveform is output without further software intervention, with determined by TCORA and a pulse width determined by TCORB.




Figure 10.9 Pulse Output Example

- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clo
  - 5. After these settings, a pulse waveform will be output without further software interv with a delay determined by TCORA from the TRGV input, and a pulse width determ (TCORB TCORA).




Figure 10.10 Example of Pulse Output Synchronized to TRGV Input

- If compare matches A and B occur simultaneously, any conflict between the output s for compare match A and compare match B is resolved by the following priority: tog output > output 1 > output 0.
  - Depending on the timing, TCNTV may be incremented by a switch between different clock sources. When TCNTV is internally clocked, an increment pulse is generated f falling edge of an internal clock signal, that is divided system clock (\$\phi\$). Therefore, a in figure 10.3 the switch is from a high clock signal to a low clock signal, the switch seen as a falling edge, causing TCNTV to increment. TCNTV can also be increment switch between internal and external clocks.




Figure 10.11 Contention between TCNTV Write and Clear

Rev.4.00 Nov. 02, 2005 Page 128 of 304 REJ09B0143-0400




Figure 10.12 Contention between TCORA Write and Compare Match




Figure 10.13 Internal Clock Switching and TCNTV Operation



Rev.4.00 Nov. 02, 2005 Pag REJ09

Rev.4.00 Nov. 02, 2005 Page 130 of 304



- Capability to process up to four pulse outputs or four pulse inputs
  - Four general registers:
  - Independently assignable output compare or input capture functions
    - Usable as two pairs of registers; one register of each pair operates as a buffer for compare or input capture register
  - Four selectable operating modes:
  - Waveform output by compare match
    - Selection of 0 output, 1 output, or toggle output
    - Input capture function
  - Rising edge, falling edge, or both edges - Counter clearing function
    - Counters can be cleared by compare match
  - PWM mode
  - Up to three-phase PWM output can be provided with desired duty ratio.
  - Any initial timer output value can be set
  - Five interrupt sources

Four compare match/input capture interrupts and an overflow interrupt.

Table 11.1 summarizes the timer W functions, and figure 11.1 shows a block diagram o W.

		compare match	compare match			
Initial output value setting function		_	Yes	Yes	Yes	Yes
Buffer function		_	Yes	Yes	_	_
Compare	0	_	Yes	Yes	Yes	Yes
match output	1	_	Yes	Yes	Yes	Yes
	Toggle	_	Yes	Yes	Yes	Yes
Input capture fu	Input capture function		Yes	Yes	Yes	Yes
PWM mode	PWM mode		_	Yes	Yes	Yes
Interrupt sources		Overflow	Compare match/input capture	Compare match/input capture	Compare match/input capture	Con mat cap



Bus i [Legend] TMRW: Timer mode register W (8 bits) TCRW: Timer control register W (8 bits) TIERW: Timer interrupt enable register W (8 bits) TSRW: Timer status register W (8 bits) TIOR: Timer I/O control register (8 bits) TCNT: Timer counter (16 bits) GRA: General register A (input capture/output compare register: 16 bits) GRB: General register B (input capture/output compare register: 16 bits) GRC: General register C (input capture/output compare register: 16 bits) GRD: General register D (input capture/output compare register: 16 bits)

IRRTW: Timer W interrupt request

Figure 11.1 Timer W Block Diagram

			PWM output pin in PWM mod
Input capture/output compare C	FTIOC	Input/output	Output pin for GRC output co input pin for GRC input captu PWM output pin in PWM mo
Input capture/output compare D	FTIOD	Input/output	Output pin for GRD output co input pin for GRD input captu PWM output pin in PWM mod

input pin for GRB input captu

#### 11.3 **Register Descriptions**

compare B

The timer W has the following registers.

- Timer mode register W (TMRW)
- Timer control register W (TCRW)
- Timer interrupt enable register W (TIERW)
- Timer status register W (TSRW)
- Timer I/O control register 0 (TIOR0)
- Timer I/O control register 1 (TIOR1)
- Timer counter (TCNT)
- General register A (GRA)
- General register B (GRB)
- General register C (GRC)
- General register D (GRD)

Rev.4.00 Nov. 02, 2005 Page 134 of 304

				0: GRD operates as an input capture/output corregister
				1: GRD operates as the buffer register for GRB
4	BUFEA	0	R/W	Buffer Operation A
				Selects the GRC function.
				GRC operates as an input capture/output co register
				1: GRC operates as the buffer register for GRA
3	_	1	_	Reserved
				This bit is always read as 1.
2	PWMD	0	R/W	PWM Mode D
				Selects the output mode of the FTIOD pin.
				0: FTIOD operates normally (output compare of
				1: PWM output
1	PWMC	0	R/W	PWM Mode C
				Selects the output mode of the FTIOC pin.
				0: FTIOC operates normally (output compare of
				1: PWM output
0	PWMB	0	R/W	PWM Mode B
				Selects the output mode of the FTIOB pin.
				0: FTIOB operates normally (output compare of
				1: PWM output

5

BUFEB

0

R/W

Buffer Operation B Selects the GRD function.



CNST	U	□/ V V	Select the TONT Clock Source.
CKS0	0	R/W	000: Internal clock: counts on φ
			001: Internal clock: counts on φ/2
			010: Internal clock: counts on φ/4
			011: Internal clock: counts on φ/8
			1XX: Counts on rising edges of the external even
			When the internal clock source ( $\phi$ ) is selected, su sources are counted in subactive and subsleep m
TOD	0	R/W	Timer Output Level Setting D
			0: Output value is 0*
			1: Output value is 1*
TOC	0	R/W	Timer Output Level Setting C
			0: Output value is 0*
			1: Output value is 1*
TOB	0	R/W	Timer Output Level Setting B
			0: Output value is 0*
			1: Output value is 1*
TOA	0	R/W	Timer Output Level Setting A

0: Output value is 0\* 1: Output value is 1\*

3

2

X: Don't care.

Rev.4.00 Nov. 02, 2005 Page 136 of 304

Legend:

The change of the setting is immediately reflected in the output value.

RENESAS REJ09B0143-0400

				•
2	IMIEC	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, IMIC interrupt requeste flag in TSRW is enabled.
1	IMIEB	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, IMIB interrupt requeste flag in TSRW is enabled.
0	IMIEA	0	R/W	Input Capture/Compare Match Interrupt Enable
				When this bit is set to 1, IMIA interrupt requeste flag in TSRW is enabled.

R/W

R/W

**IMIED** 

Bit

OVF

7

6

5

Input Capture/Compare Match Interrupt Enable

When this bit is set to 1, IMID interrupt requeste

When TCNT overflows from H'FFFF to H'0000

Read OVF when OVF = 1, then write 0 in OVF

Rev.4.00 Nov. 02, 2005 Pag

REJ09

These bits are always read as 1.

flag in TSRW is enabled.

	_	1	_	4
2ENES				

Bit Name Initial Value

0

1

1



Description

Reserved

Timer Overflow Flag

[Setting condition]

[Clearing condition]

_		02, 2005 Pag		
				Read IMFA when IMFA = 1, then write 0 in IMFA
				[Clearing condition]
				capture signal when GRA functions as an inp register
				The TCNT value is transferred to GRA by an
				compare register
				<ul> <li>TCNT = GRA when GRA functions as an out;</li> </ul>
U	IIVIFA	0	R/W	Input Capture/Compare Match Flag A [Setting conditions]
0	IMFA		D/M	Read IMFB when IMFB = 1, then write 0 in IMFB
				[Clearing condition]
				<ul> <li>The TCNT value is transferred to GRB by an capture signal when GRB functions as an inpression of the companies.</li> </ul>
				compare register
				<ul> <li>TCNT = GRB when GRB functions as an out;</li> </ul>
ı	IMFB	0	R/W	Input Capture/Compare Match Flag B [Setting conditions]
1	IMED		DAM	Read IMFC when IMFC = 1, then write 0 in IMFC
				[Clearing condition]
				capture signal when GRC functions as an inp capture register
				The TCNT value is transferred to GRC by an
				compare register
				<ul> <li>TCNT = GRC when GRC functions as an out</li> </ul>
				[Setting conditions]
2	IMFC	0	R/W	Input Capture/Compare Match Flag C

				00: No output at compare match
				01: 0 output to the FTIOB pin at GRB compare
				10: 1 output to the FTIOB pin at GRB compare
				11: Output toggles to the FTIOB pin at GRB cormatch
				When IOB2 = 1,
				00: Input capture at rising edge at the FTIOB pir
				01: Input capture at falling edge at the FTIOB pi
				1X: Input capture at rising and falling edges of t
3	_	1		Reserved
				This bit is always read as 1.
2	IOA2	0	R/W	I/O Control A2
				Selects the GRA function.
				0: GRA functions as an output compare register
				1: GRA functions as an input capture register
1	IOA1	0	R/W	I/O Control A1 and A0
0	IOA0	0	R/W	When $IOA2 = 0$ ,
				00: No output at compare match
				01: 0 output to the FTIOA pin at GRA compare
				10: 1 output to the FTIOA pin at GRA compare
				11: Output toggles to the FTIOA pin at GRA cor

I/O Control of and bu When IOB2 = 0,

Legend: X: Don't care.

4

IOB0

0

match When IOA2 = 1,

pin

REJ09

00: Input capture at rising edge of the FTIOA pir 01: Input capture at falling edge of the FTIOA pi 1X: Input capture at rising and falling edges of the

				*
				00: No output at compare match
				01: 0 output to the FTIOD pin at GRD compare m
				10: 1 output to the FTIOD pin at GRD compare m
				11: Output toggles to the FTIOD pin at GRD compatch
				When IOD2 = 1,
				00: Input capture at rising edge at the FTIOD pin
				01: Input capture at falling edge at the FTIOD pin
				1X: Input capture at rising and falling edges at the pin
3	_	1	_	Reserved
				This bit is always read as 1.
2	IOC2	0	R/W	I/O Control C2
				Selects the GRC function.
				0: GRC functions as an output compare register
				1: GRC functions as an input capture register
1	IOC1	0	R/W	I/O Control C1 and C0
0	IOC0	0	R/W	When $IOC2 = 0$ ,
				00: No output at compare match
				01: 0 output to the FTIOC pin at GRC compare m
				10: 1 output to the FTIOC pin at GRC compare m
				<ol> <li>Output toggles to the FTIOC pin at GRC commatch</li> </ol>
				When IOC2 = 1,
				00: Input capture to GRC at rising edge of the FT
				01: Input capture to GRC at falling edge of the FT
				1X: Input capture to GRC at rising and falling edg FTIOC pin

R/W

I/O Control D1 and D0

When IOD2 = 0,

5

IOD1

IOD0

0

0

Rev.4.00 Nov. 02, 2005 Page 140 of 304 REJ09B0143-0400



Each general register is a 16-bit readable/writable register that can function as either an compare register or an input-capture register. The function is selected by settings in TIC TIOR1.

the TCNT value. When the two values match (a compare match), the corresponding flag IMFB, IMFC, or IMFD) in TSRW is set to 1. An interrupt request is generated at this tir IMIEA, IMIEB, IMIEC, or IMIED is set to 1. Compare match output can be selected in

When a general register is used as an input-compare register, its value is constantly com-

When a general register is used as an input-capture register, an external input-capture signature is detected and the current TCNT value is stored in the general register. The corresponding (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. If the corresponding interrupt-ena (IMIEA, IMIEB, IMIEC, or IMIED) in TSRW is set to 1 at this time, an interrupt reque generated. The edge of the input-capture signal is selected in TIOR.

GRC and GRD can be used as buffer registers of GRA and GRB, respectively, by settin and BUFEB in TMRW.

For example, when GRA is set as an output-compare register and GRC is set as the buff for GRA, the value in the buffer register GRC is sent to GRA whenever compare match generated.

When GRA is set as an input-capture register and GRC is set as the buffer register for G value in TCNT is transferred to GRA and the value in the buffer register GRC is transfe GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA t initialized to H'FFFF by a reset.



Rev.4.00 Nov. 02, 2005 Pag

When the count overflows from H'FFFF to H'0000, the OVF flag in TSRW is set to 1. If in TIERW is set to 1, an interrupt request is generated. Figure 11.2 shows free-running co




Figure 11.2 Free-Running Counter Operation

Periodic counting operation can be performed when GRA is set as an output compare reg bit CCLR in TCRW is set to 1. When the count matches GRA, TCNT is cleared to H'000 IMFA flag in TSRW is set to 1. If the corresponding IMIEA bit in TIERW is set to 1, an request is generated. TCNT continues counting from H'0000. Figure 11.3 shows periodic counting.

Rev.4.00 Nov. 02, 2005 Page 142 of 304



## Figure 11.3 Periodic Counter Operation

By setting a general register as an output compare register, compare match A, B, C, or I the output at the FTIOA, FTIOB, FTIOC, or FTIOD pin to output 0, output 1, or toggle. 11.4 shows an example of 0 and 1 output when TCNT operates as a free-running counter is selected for compare match A, and 0 output is selected for compare match B. When so already at the selected output level, the signal level does not change at compare match.




Figure 11.4 0 and 1 Output Example (TOA = 0, TOB = 1)

Figure 11.5 shows an example of toggle output when TCNT operates as a free-running and toggle output is selected for both compare match A and B.



Rev.4.00 Nov. 02, 2005 Pag

Figure 11.6 shows another example of toggle output when TCNT operates as a periodic c cleared by compare match A. Toggle output is selected for both compare match A and B.




Figure 11.6 Toggle Output Example (TOA = 0, TOB = 1)

The TCNT value can be captured into a general register (GRA, GRB, GRC, or GRD) wh signal level changes at an input-capture pin (FTIOA, FTIOB, FTIOC, or FTIOD). Captur take place on the rising edge, falling edge, or both edges. By using the input-capture function pulse width and periods can be measured. Figure 11.7 shows an example of input capture both edges of FTIOA and the falling edge of FTIOB are selected as capture edges. TCNT as a free-running counter.






Figure 11.7 Input Capture Operating Example

Figure 11.8 shows an example of buffer operation when the GRA is set as an input-capt register and GRC is set as the buffer register for GRA. TCNT operates as a free-running and FTIOA captures both rising and falling edge of the input signal. Due to the buffer of the GRA value is transferred to GRC by input-capture A and the TCNT value is stored in the GRA value is transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the TCNT value is stored in the transferred to GRC by input-capture A and the transferred to GRC by input-capture A and

Rev.4.00 Nov. 02, 2005 Pag

diti	/\	/	115/101
	//	\	\
	· \	<b>\</b>	1
		V	
GRC	χ.	X H'0245 ¦	<b>(</b> H'5480

Figure 11.8 Buffer Operation Example (Input Capture)

#### 11.4.2 PWM Operation

In PWM mode, PWM waveforms are generated by using GRA as the period register and GRC, and GRD as duty registers. PWM waveforms are output from the FTIOB, FTIOC, FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a general functions as an output compare register automatically. The output level of each pin deper corresponding timer output level set bit (TOB, TOC, and TOD) in TCRW. When TOB is FTIOB output goes to 1 at compare match A and to 0 at compare match B. When TOB is FTIOB output goes to 0 at compare match A and to 1 at compare match B. Thus the commatch output level settings in TIOR0 and TIOR1 are ignored for the output pin set to PW If the same value is set in the cycle register and the duty register, the output does not chara compare match occurs.

Figure 11.9 shows an example of operation in PWM mode. The output signals go to 1 and is cleared at compare match A, and the output signals go to 0 at compare match B, C, and TOC, and TOD = 1: initial output values are set to 1).

Rev.4.00 Nov. 02, 2005 Page 146 of 304



## Figure 11.9 PWM Mode Example (1)

Figure 11.10 shows another example of operation in PWM mode. The output signals go TCNT is cleared at compare match A, and the output signals go to 1 at compare match ID (TOB, TOC, and TOD = 0: initial output values are set to 1).




Figure 11.10 PWM Mode Example (2)



Rev.4.00 Nov. 02, 2005 Pag




Figure 11.11 Buffer Operation Example (Output Compare)

Figures 11.12 and 11.13 show examples of the output of PWM waveforms with duty cyc and 100%.

Rev.4.00 Nov. 02, 2005 Page 148 of 304






Figure 11.12 PWM Mode Example (TOB, TOC, and TOD = 0: initial output values are set to 0)




Figure 11.13 PWM Mode Example (TOB, TOC, and TOD = 1: initial output values are set to 1)

Rev.4.00 Nov. 02, 2005 Page 150 of 304






Figure 11.14 Count Timing for Internal Clock Source




Figure 11.15 Count Timing for External Clock Source

### 11.5.2 Output Compare Output Timing

The compare match signal is generated in the last state in which TCNT and GR match (TCNT changes from the matching value to the next value). When the compare match signerated, the output value selected in TIOR is output at the compare match output pin FTIOB, FTIOC, or FTIOD).

When TCNT matches GR, the compare match signal is generated only after the next coupulse is input.



Rev.4.00 Nov. 02, 2005 Pag REJ09




Figure 11.16 Output Compare Output Timing

# 11.5.3 Input Capture Timing

Input capture on the rising edge, falling edge, or both edges can be selected through settin TIOR0 and TIOR1. Figure 11.17 shows the timing when the falling edge is selected. The width of the input capture signal must be at least two system clock (\$\phi\$) cycles; shorter pul not be detected correctly.




Figure 11.17 Input Capture Input Signal Timing




GRA	N	
·		

Figure 11.18 Timing of Counter Clearing by Compare Match

# 11.5.5 Buffer Operation Timing

Figures 11.19 and 11.20 show the buffer operation timing.



**Figure 11.19 Buffer Operation Timing (Compare Match)** 

#### **Figure 11.20 Buffer Operation Timing (Input Capture)**

#### 11.5.6 Timing of IMFA to IMFD Flag Setting at Compare Match

If a general register (GRA, GRB, GRC, or GRD) is used as an output compare register, the corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when TCNT matches the general register.

The compare match signal is generated in the last state in which the values match (when updated from the matching count to the next count). Therefore, when TCNT matches a gregister, the compare match signal is generated only after the next TCNT clock pulse is in

Figure 11.21 shows the timing of the IMFA to IMFD flag setting at compare match.




Figure 11.21 Timing of IMFA to IMFD Flag Setting at Compare Match

Rev.4.00 Nov. 02, 2005 Page 154 of 304

REJ09B0143-0400

RENESAS




Figure 11.22 Timing of IMFA to IMFD Flag Setting at Input Capture

# 11.5.8 Timing of Status Flag Clearing

When the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the is cleared. Figure 11.23 shows the status flag clearing timing.




Figure 11.23 Timing of Status Flag Clearing by CPU



- 3. Depending on the timing, TCNT may be incremented by a switch between different in clock sources. When TCNT is internally clocked, an increment pulse is generated from
- rising edge of an internal clock signal, that is divided system clock (\$\phi\$). Therefore, as figure 11.25 the switch is from a low clock signal to a high clock signal, the switchov as a rising edge, causing TCNT to increment.
- 4. If timer W enters module standby mode while an interrupt request is generated, the in request cannot be cleared. Before entering module standby mode, disable interrupt red




Figure 11.24 Contention between TCNT Write and Clear




Figure 11.25 Internal Clock Switching and TCNT Operation

bit manipulation instruction to TCRW occur at the same timing.




Figure 11.26 When Compare Match and Bit Manipulation Instruction to TC.

Occur at the Same Timing

Rev.4.00 Nov. 02, 2005 Page 158 of 304

REJ09B0143-0400






Figure 12.1 Block Diagram of Watchdog Timer

#### 12.1 Features

- Selectable from nine counter input clocks.
   Eight clock sources (φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, and φ/8192) internal oscillator can be selected as the timer-counter clock. When the internal oscil selected, it can operate as the watchdog timer in any operating mode.
- Reset signal generated on counter overflow
   An overflow period of 1 to 256 times the selected clock can be set.

# 12.2 Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD (TCSRWD)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)

RENESAS

Rev.4.00 Nov. 02, 2005 Pag

· · · · · · · · · · · · · · · · · · ·	
5 DAM Dit 4 Mait - Indi	data to this bit, the value for bit 7 m
5 B4WI 1 R/W Bit 4 Write Inh	nibit
	E bit can be written only when the wit is 0. This bit is always read as 1.
4 TCSRWE 0 R/W Timer Control	/Status Register WD Write Enable
The WDON a TCSRWE bit i	nd WRST bits can be written when is set to 1.
When writing	data to this bit, the value for bit 5 m
3 B2WI 1 R/W Bit 2 Write Inh	nibit
	e written to the WDON bit only whe the B2WI bit is 0.
This bit is always	ays read as 1.
2 WDON 0 R/W Watchdog Tin	ner On
	counting up when WDON is set to 1 DON is cleared to 0.
[Setting condi	tion]
	tten to the WDON bit while writing ( n the TCSRWE bit = 1
[Clearing cond	ditions]
Reset by F	RES pin
When 0 is	written to the WDON bit while writi
the B2WI	when the TCSRWE bit=1
1 B0WI 1 R/W Bit 0 Write Inh	nibit
	e written to the WRST bit only wher 0WI bit is 0. This bit is always read
value of the B	
value of the B	
Rev.4.00 Nov. 02, 2005 Page 160 of 304	
Rev.4.00 Nov. 02, 2005 Page 160 of 304 REJ09B0143-0400	AS
Rev.4.00 Nov. 02, 2005 Page 160 of 304	AS
Rev.4.00 Nov. 02, 2005 Page 160 of 304	AS
Rev.4.00 Nov. 02, 2005 Page 160 of 304	AS

6

**TCWE** 

0

R/W

Timer Counter WD Write Enable

TCWD can be written when the TCWE bit is set to

# 12.2.2 Timer Counter WD (TCWD)

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to 1 internal reset signal is generated and the WRST bit in TCSRWD is set to 1. TCWD is in H'00.

Description

Reserved

#### 12.2.3 Timer Mode Register WD (TMWD)

All 1

Initial Value R/W

TMWD selects the input clock.

**Bit Name** 

Bit

7 to 4 —

				These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on φ/64
0	CKS0	1	R/W	1001: Internal clock: counts on φ/128
				1010: Internal clock: counts on φ/256
				1011: Internal clock: counts on φ/512
				1100: Internal clock: counts on \$\phi\$/1024
				1101: Internal clock: counts on φ/2048
				1110: Internal clock: counts on φ/4096
				1111: Internal clock: counts on φ8192
				0XXX: Internal oscillator
				For the internal oscillator overflow periods, see 17, Electrical Characteristics.
		IL		

Legend: X: Don't care.



Rev.4.00 Nov. 02, 2005 Pag

Figure 12.2 shows an example of watchdog timer operation.




Figure 12.2 Watchdog Timer Operation Example

Rev.4.00 Nov. 02, 2005 Page 162 of 304

REJ09B0143-0400



#### 13.1 **Features**

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock sour
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, a error.

#### Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in the framing error

### Clocked synchronous mode

• Data length: 8 bits

SCI0010A 000020020300

Receive error detection: Overrun errors detected






Figure 13.1 Block Diagram of SCI3

# 13.3 Register Descriptions

The SCI3 has the following registers.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)

Rev.4.00 Nov. 02, 2005 Pag

operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

### 13.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the stransfers transmit data from TDR to TSR automatically, then sends the data that starts from LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

#### 13.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSF empty, it transfers the transmit data written in TDR to TSR and starts transmission. The obuffered structure of TDR and TSR enables continuous serial transmission. If the next tradata has already been written to TDR during transmission of one-frame data, the SCI3 trathe written data to TSR to continue transmission. To achieve reliable serial transmission, transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TD initialized to H'FF.

RENESAS

Enable (enabled only in asynchror
his bit is set to 1, the parity bit is a t data before transmission, and th ked in reception.
Mode (enabled only when the PE I ronous mode)
cts even parity.
cts odd parity.
t Length (enabled only in asynchr
the stop bit length in transmission
p bit
p bits
eption, only the first stop bit is che ess of the value in the bit. If the se it is treated as the start bit of the t character.

2

MP

0

mode)

0: Selects 8 bits as the data length. 1: Selects 7 bits as the data length.

Multiprocessor Mode

When this bit is set to 1, the multiprocess communication function is enabled. The I PM bit settings are invalid. In clocked syr mode, this bit should be cleared to 0.

REJ09

Rev.4.00 Nov. 02, 2005 Pag

representation of the value of n in BRR (section 13.3.8, Bit Rate Register (BRR)).

# 13.3.6 Serial Control Register 3 (SCR3)

**Initial Value** 

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests also used to select the transfer clock source. For details on interrupt requests, refer to sect Interrupts.

R/W

Description

7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, the TXI interrupt is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI inte requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is e
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enab



Bit

**Bit Name** 

0	CKE0	0	R/W	Selects the clock source.
				Asynchronous mode:
				00: Internal baud rate generator
				01: Internal baud rate generator Outputs a clock of the same frequence bit rate from the SCK3 pin.
				<ol> <li>External clock Inputs a clock with a frequency 16 tim rate from the SCK3 pin.</li> </ol>
				11: Reserved
				Clocked synchronous mode:
				00: Internal clock (SCK3 pin functions as

1

CKE1

0

REJ09

Rev.4.00 Nov. 02, 2005 Pag

When this bit is set to 1, the TEI interrupt

10: External clock (SCK3 pin functions as

enabled.

Clock Enable 0 and 1

output) 01: Reserved

input) 11: Reserved

				[Clearing conditions]
				<ul> <li>When 0 is written to TDRE after reading</li> <li>= 1</li> </ul>
				When the transmit data is written to TD
6	RDRF	0	R/W	Receive Data Register Full
				Indicates that the received data is stored in
				[Setting condition]
				<ul> <li>When serial reception ends normally ar receive data is transferred from RSR to</li> </ul>

[Clearing conditions] • When 0 is written to RDRF after readin = 1

Overrun Error

[Setting condition]

[Clearing condition]

• When data is transferred from TDR to

· When data is read from RDR

When an overrun error occurs in recept

When 0 is written to OER after reading

0

**OER** 

5

Rev.4.00 Nov. 02, 2005 Page 170 of 304

				When 0 is written to PER after reading
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR3 is 0
				When TDRE = 1 at transmission of the
				a 1-byte serial transmit character
				[Clearing conditions]
				When 0 is written to TEND after reading
				= 1
				When the transmit data is written to TI
1	MPBR	0	R	Multiprocessor Bit Receive

0

0

**MPBT** 

[Clearing condition]

Multiprocessor Bit Transfer

the transmit character data.

MPBT stores the multiprocessor bit to be

Rev.4.00 Nov. 02, 2005 Pag

REJ09

RENESAS

### [Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Error (%) = 
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

# [Clocked Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Note: B: Bit rate (bit/s)

N: BRR setting for band rate generator  $(0 \le N \le 255)$ 

φ: Operating frequency (MHz)

n: CKS1 and CKS0 setting for SMR  $(0 \le N \le 3)$ 

REJ09B0143-0400



Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n
110	2	64	0.70	2	70	0.03	2
150	1	191	0.00	1	207	0.16	1
300	1	95	0.00	1	103	0.16	1
600	0	191	0.00	0	207	0.16	0
1200	0	95	0.00	0	103	0.16	0
2400	0	47	0.00	0	51	0.16	0

0.00

0.00

0.00

0.00

0.16

0.16

-6.99

0.00

8.51

RENESAS

Legend:

-: A setting is available but error occurs

3.6864

0.16

0.16

-6.99

8.51

0.00

-18.62

0.70

4.9152

Ν

0.00

0.00

0.00

0.00

22.88

0.00

Error

(%)

0.31

0.00

0.00

0.00

0.00

0.00

0.00

1.14

-2.48

-2.48

13.78

4.86

-14.67

Operating Frequency  $\phi$  (MHz)

n

Rev.4.00 Nov. 02, 2005 Pag

REJ09

. 

Ν

(bit/s)	n	N	(%)	n	N	(%)	n
110	2	174	-0.26	2	177	-0.25	2
150	2	127	0.00	2	129	0.16	2
300	1	255	0.00	2	64	0.16	2
600	1	127	0.00	1	129	0.16	1
1200	0	255	0.00	1	64	0.16	1
2400	0	127	0.00	0	129	0.16	0
4800	0	63	0.00	0	64	0.16	0
9600	0	31	0.00	0	32	-1.36	0
19200	0	15	0.00	0	15	1.73	0
31250	0	9	-1.70	0	9	0.00	0

0.00

0.16

0.16

0.16

-2.34

-2.34

0.00

-2.34

**Error** 

0.00

0.00

0.00

0.00

0.00

2.40

0.00

**Error** 

Ν

Operating Frequency  $\phi$  (MHz)

0.00

0.00

0.00

0.00

0.00

5.33

0.00

Error

(%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34

n

12.

Ν

1.73

Rev.4.00 Nov. 02, 2005 Page 174 of 304

**Bit Rate** 

9.8304

1200	1	90	0.16	1	95	0.00	1	103	0.16
2400	0	181	0.16	0	191	0.00	0	207	0.16
4800	0	90	0.16	0	95	0.00	0	103	0.16
9600	0	45	-0.93	0	47	0.00	0	51	0.16
19200	0	22	-0.93	0	23	0.00	0	25	0.16
31250	0	13	0.00	0	14	-1.70	0	15	0.00
38400	_	_	_	0	11	0.00	0	12	0.16

Legend:

—: A setting is available but error occurs.

Table 13.3 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

φ (MHz)	Maximum Bit Rate (bit/s)	n	N	φ (MHz)	Maximum Bit Rate (bit/s)	n	
2	62500	0	0	7.3728	230400	0	_
2.097152	65536	0	0	8	250000	0	
2.4576	76800	0	0	9.8304	307200	0	
3	93750	0	0	10	312500	0	
3.6864	115200	0	0	12	375000	0	
4	125000	0	0	12.288	384000	0	
4.9152	153600	0	0	14	437500	0	
5	156250	0	0	14.7456	460800	0	
6	187500	0	0	16	500000	0	
6.144	192000	0	0				

5k	0	99	0	199	1	99	1	124	1
10k	0	49	0	99	0	199	0	249	1
25k	0	19	0	39	0	79	0	99	0
50k	0	9	0	19	0	39	0	49	0
100k	0	4	0	9	0	19	0	24	0
250k	0	1	0	3	0	7	0	9	0
500k	0	0*	0	1	0	3	0	4	0
1M			0	0*	0	1	_	_	0
2M					0	0*	_	_	0
2.5M							0	0*	_
4M									0
Legend:									

Blank: No setting is available.

: A setting is available but error occurs.

: Continuous transfer is not possible.






Figure 13.2 Data Format in Asynchronous Communication

#### 13.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock the SCK3 pin can be selected as the SCI3's serial clock source, according to the setting COM bit in SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is inp SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in figure 13.3.




Figure 13.3 Relationship between Output Clock and Transfer Data Phas (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)



Rev.4.00 Nov. 02, 2005 Pag




Figure 13.4 Sample SCI3 Initialization Flowchart

- - 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
    - 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, a
    - serial transmission of the next frame is started. 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then

state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time

interrupt request is generated. 6. Figure 13.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 13.5 Example SCI3 Operation in Transmission in Asynchronous M (8-Bit Data, Parity, One Stop Bit)

Rev.4.00 Nov. 02, 2005 Pag




Figure 13.6 Sample Serial Transmission Flowchart (Asynchronous Mode)

5. If a parity circle is detected, the fact bit in SSK is set to f and receive data is transfer RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is gener

- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 a data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI inte request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive of transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt re generated. Continuous reception is possible because the RXI interrupt routine reads data transferred to RDR before reception of the next receive data has been completed




Figure 13.7 Example SCI3 Operation in Reception in Asynchronous Mod (8-Bit Data, Parity, One Stop Bit)

pro

REJ09

Rev.4.00 Nov. 02, 2005 Pag

processing

0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framir
1	1	0	1	Lost	Overrun error + parity
0	0	1	1	Transferred to RDR	Framing error + parity
1	1	1	1	Lost	Overrun error + framir parity error
Note:	ote: * The RDRF flag retains the state it had before data reception.				

Rev.4.00 Nov. 02, 2005 Page 182 of 304 REJ09B0143-0400






Figure 13.8 Sample Serial Data Reception Flowchart (Asynchronous mode




Figure 13.8 Sample Serial Reception Data Flowchart (2)

buffered structure, so data can be read or written during transmission or reception, enable continuous data transfer.




Figure 13.9 Data Format in Clocked Synchronous Communication

#### 13.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal the serial clock is output from the SCK3 pin. Eight serial clock pulses are output in the t one character, and when no transfer is performed the clock is fixed high.

#### 13.5.2 **SCI3** Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a s flowchart in figure 13.4.



Rev.4.00 Nov. 02, 2005 Pag

- has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from t pin.

  4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial trans of the next frame is started.
  - 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag mai output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrrequest is generated.
  - 7. The SCK3 pin is fixed high.

Figure 13.11 shows a sample flowchart for serial data transmission. Even if the TDRE flacteared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is Make sure that the receive error flags are cleared to 0 before starting transmission.

Rev.4.00 Nov. 02, 2005 Page 186 of 304

generated to 0

User Data written processing to TDR

Figure 13.10 Example of SCI3 Operation in Transmission in Clocked Synchrono






Figure 13.11 Sample Serial Transmission Flowchart (Clocked Synchronous M

REJ09B0143-0400



time, an Ext interrupt request is generated, receive data is not transferred to KDK, a RDRF flag remains to be set to 1.

If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt generated.




Figure 13.12 Example of SCI3 Reception Operation in Clocked Synchronous

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear th FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.13 shows a sample for serial data reception.






Figure 13.13 Sample Serial Reception Flowchart (Clocked Synchronous Moo

RENESAS

Rev.4.00 Nov. 02, 2005 Pag




Figure 13.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Op (Clocked Synchronous Mode)



cycle is a data transmission cycle. I iguie 13:13 shows an example of inter processor communication using the multiprocessor format. The transmitting station first sends the of the receiving station with which it wants to perform serial communication as data wit multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit When data with a 1 multiprocessor bit is received, the receiving station compares that data

own ID. The station whose ID matches then receives the data sent next. Stations whose match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state

RDRF, FER, and OER to 1, are inhibited until data with a 1 multiprocessor bit is received reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit is set to 1 at this time, an RXI interrupt is generated. When the multiprocessor format is selected, the parity bit setting is rendered invalid. Al

settings are the same as those in normal asynchronous mode. The clock used for multiproperty communication is the same as that in normal asynchronous mode.


[Legend]

MPB: Multiprocessor bit

Figure 13.15 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

Rev.4.00 Nov. 02, 2005 Page 194 of 304 REJ09B0143-0400

RENESAS



TDR, the TDRE flag is automatically cleared to 0.

- [2] To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0.
- [3] To output a break in serial transmission, set the port PCR to 1, clear PDR to 0, then clear the TE bit in SCR3 to 0.

Figure 13.16 Sample Multiprocessor Serial Transmission Flowchart



Rev.4.00 Nov. 02, 2005 Page 196 of 304 REJ09B0143-0400






Figure 13.17 Sample Multiprocessor Serial Reception Flowchart (1)





Figure 13.17 Sample Multiprocessor Serial Reception Flowchart (2)



RURF flag

RXI Interrupt

Figure 13.18 Example of SCI3 Operation in Reception Using Multiprocessor I (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

(b) When data matches this receiver's ID

RXI Interrupt

Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in S set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To p generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) to correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR, a TXI interrupt request is generated even if the transmit data to TDR.

Rev.4.00 Nov. 02, 2005 Page 200 of 304

determined by PCR and PDR. This can be used to set the TxD pin to mark state (high le send a break during serial data transmission. To maintain the communication line at maruntil TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the T becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial trafirst set PCR to 1 and PDR to 0, and then clear TE to 0. When TE is cleared to 0, the trainitialized regardless of the current transmission state, the TxD pin becomes an I/O port output from the TxD pin.

When TE is 0, the TxD pin is used as an I/O port whose direction (input or output) and I

# 13.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mo

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit to 0.

Where N: Ratio of bit rate to clock (N = 16)

D : Clock duty (D = 0.5 to 1.0)

L : Frame length (L = 9 to 12)

F : Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0 formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 \,[\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 13.19 Receive Data Sampling Timing in Asynchronous Mode

Rev.4.00 Nov. 02, 2005 Page 202 of 304 REJ09B0143-0400

RENESAS

- Conversion time: at least 4.4 µs per channel (at 16 MHz operation)
  - Two operating modes
    - Single mode: Single-channel A/D conversion
    - Scan mode: Continuous A/D conversion on 1 to 4 channels
  - Four data registers
    - Conversion results are held in a 16-bit data register for each channel
  - Sample and hold function
  - Two conversion start methods
    - Software
    - External trigger signal
  - Interrupt request
    - An A/D conversion end interrupt request (ADI) can be generated




Figure 14.1 Block Diagram of A/D Converter

Analog Input pin 2	ANZ	input	
Analog input pin 3	AN3	Input	
A/D external trigger input pin	ADTRG	Input	External trigger input pin for star conversion

Rev.4.00 Nov. 02, 2005 Pag

### 14.3.1 A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the r A/D conversion. The ADDR registers, which store a conversion result for each channel, shown in table 14.2.

The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.

The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can directly from the CPU, however the lower byte should be read via a temporary register. Therefore byte access to ADDR should be done by reading the upper byte first then the lower data is reading the upper byte first then the lower data is reading the upper byte first then the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower data is a specific proper byte first the lower d

Table 14.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel	A/D Data Register to Be Stored Results of A/D Conversi
AN0	ADDRA
AN1	ADDRB
AN2	ADDRC
AN3	ADDRD

Rev.4.00 Nov. 02, 2005 Page 206 of 304

REJ09B0143-0400



				A/D conversion end interrupt (ADI) reques by ADF when 1 is set
5	ADST	0	R/W	A/D Start
				Setting this bit to 1 starts A/D conversion. mode, this bit is cleared to 0 automatically conversion on the specified channel is conscan mode, conversion continues sequen the specified channels until this bit is clea software, a reset, or a transition to standb
4	SCAN	0	R/W	Scan Mode
				Selects single mode or scan mode as the conversion operating mode.
				0: Single mode
				1: Scan mode
3	CKS	0	R/W	Clock Select

R/W

6

ADIE

0

[Clearing condition]

A/D Interrupt Enable

• When 0 is written after reading ADF =

Selects the A/D conversions time
0: Conversion time = 134 states (max.)
1: Conversion time = 70 states (max.)
Clear the ADST bit to 0 before switching t

Rev.4.00 Nov. 02, 2005 Pag

REJ09

conversion time.

## 14.3.3 A/D Control Register (ADCR)

ADCR enables A/D conversion started by an external trigger signal.

Bit	Bit Name	Initial Value	R/W	Description
7	TRGE	0	R/W	Trigger Enable
				A/D conversion is started at the falling edg rising edge of the external trigger signal (A when this bit is set to 1.
				The selection between the falling edge and edge of the external trigger pin (ADTRG) of to the WPEG5 bit in the interrupt edge selected register 2 (IEGR2)
6 to 1	_	All 1	_	Reserved
				These bits are always read as 1.
0	_	0	R/W	Reserved
				Do not set this bit to 1, though the bit is readable/writable.

Rev.4.00 Nov. 02, 2005 Page 208 of 304

REJ09B0143-0400



- 1. A/D conversion is started from the first channel when the ADST bit in ADCSR is se according to software or external trigger input.
  - 2. When A/D conversion is completed, the result is transferred to the corresponding A/ register to the channel. 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is s
  - this time, an ADI interrupt request is generated. 4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends,
    - bit is automatically cleared to 0 and the A/D converter enters the wait state.

#### 14.4.2 Scan Mode

chainlet as follows.

In scan mode, A/D conversion is performed sequentially for the analog input on the spec channels (four channels maximum) as follows:

- 1. When the ADST bit is set to 1 by software, or external trigger input, A/D conversion the first channel in the group.
- 2. When A/D conversion for each channel is completed, the result is sequentially transf the A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF flag in ADCSR If the ADIE bit is set to 1 at this time, an ADI interrupt is requested. Conversion of channel in the group starts again.
- 4. The ADST bit is not automatically cleared to 0. Steps [2] to [3] are repeated as long ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stop.

In scan mode, the values given in table 14.3 apply to the first conversion time. In the second subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 s (fixed) when CKS = 1.




Figure 14.2 A/D Conversion Timing

REJ09B0143-0400



#### 4.4.4 External rrigger input rinning

A/D conversion can also be started by an external trigger input. When the TRGE bit is s ADCR, external trigger input is enabled at the ADTRG pin. A falling edge at the ADTR pin sets the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in bo and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure shows the timing.




Figure 14.3 External Trigger Input Timing

when the digital output changes from the minimum voltage value 0000000000 to 000 (see figure 14.5). Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristics and the ideal A/D conversion characteristics are the ideal A/D conversion characteristics.

when the digital output changes from 11111111110 to 1111111111 (see figure 14.5).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristics between zero voltage full-scale voltage. Does not include offset error, full-scale error, or quantization error.

Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset en scale error, quantization error, and nonlinearity error.

Rev.4.00 Nov. 02, 2005 Page 212 of 304




Figure 14.4 A/D Conversion Accuracy Definitions (1)




Figure 14.5 A/D Conversion Accuracy Definitions (2)



Rev.4.00 Nov. 02, 2005 Pag

filter effect is obtained in this case, it may not be possible to follow an analog signal with differential coefficient (e.g., 5 mV/ $\mu$ s or greater) (see figure 14.6). When converting a hi analog signal or converting in scan mode, a low-impedance buffer should be inserted.

### 14.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversaffect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or acantennas on the mounting board.




Figure 14.6 Analog Input Circuit Example

## 15.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the  $V_{cc}$  pin, and connect a capacitance of approximal power between  $V_{cc}$  and  $V_{ss}$ , as shown in figure 15.1. The internal step-down circuit is made simply by adding this external circuit. In the external circuit interface, the external power voltage connected to  $V_{cc}$  and the GND potential connected to  $V_{ss}$  are the reference levels example, for port input/output levels, the  $V_{cc}$  level is the reference for the high level, and level is that for the low level. The A/D converter analog power supply is not affected by internal step-down circuit.




Figure 15.1 Power Supply Connection when Internal Step-Down Circuit is V

RENESAS




Figure 15.2 Power Supply Connection when Internal Step-Down Circuit is Not

- The number of access states is indicated.
- 2. Register bits
  - Bit configurations of the registers are described in the same order as the register add
    - Reserved bits are indicated by in the bit name column.
  - When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a spec for an on-chip peripheral module, refer to the section on that on-chip peripheral mod

Rev.4.00 Nov. 02, 2005 Pag

· ·			
Flash memory control register 1	FLMCR1	8	
Flash memory control register 2	FLMCR2	8	
Erase block register 1	EBR1	8	
Flash memory enable register	FENR	8	
Timer control register V0	TCRV0	8	
Timer control/status register V	TCSRV	8	
Timer constant register A	TCORA	8	
Timer constant register B	TCORB	8	
Timer counter V	TCNTV	8	
Timer control register V1	TCRV1	8	
Serial mode register	SMR	8	

**TSRW** 

TIOR0

TIOR1

**TCNT** 

GRA

GRB

**GRC** 

GRD

BRR

SCR3

8

8

8

16

16

16

16

16

H'FF83

H'FF84

H'FF85

H'FF86

H'FF88

H'FF8A

H'FF8C

H'FF8E

H'FF90

H'FF91

H'FF93

H'FF9B H'FFA0

H'FFA1

H'FFA2

H'FFA3

H'FFA4

H'FFA5

H'FFA8

H'FFA9

H'FFAA



8

8

Timer W

Timer W ROM

ROM

ROM

ROM

Timer V

Timer V

Timer V

Timer V

Timer V

Timer V

SCI3

SCI3

SCI3

8

8

8 16\*<sup>1</sup>

16\*1

16\*<sup>1</sup>

16\*<sup>1</sup>

16\*<sup>1</sup>

8

8

8

8

8

8

8

8

8

8

8

8

8

Bit rate register

Serial control register 3

Timer status register W

Timer counter

General register A

General register B

General register C

General register D

Timer I/O control register 0

Timer I/O control register 1

Rev.4.00 Nov. 02, 2005 Page 218 of 304

Timer mode register WD	TMWD	8	H'FFC2	WDT*2	8
Address break control register	ABRKCR	8	H'FFC8	Address break	8
Address break status register	ABRKSR	8	H'FFC9	Address break	8
Break address register H	BARH	8	H'FFCA	Address break	8
Break address register L	BARL	8	H'FFCB	Address break	8
Break data register H	BDRH	8	H'FFCC	Address break	8
Break data register L	BDRL	8	H'FFCD	Address break	8
Port pull-up control register 1	PUCR1	8	H'FFD0	I/O port	8
Port pull-up control register 5	PUCR5	8	H'FFD1	I/O port	8
Port data register 1	PDR1	8	H'FFD4	I/O port	8
Port data register 2	PDR2	8	H'FFD5	I/O port	8
Port data register 5	PDR5	8	H'FFD8	I/O port	8
Port data register 7	PDR7	8	H'FFDA	I/O port	8
Port data register 8	PDR8	8	H'FFDB	I/O port	8

**ADCSR** 

ADCR

TCWD

TCSRWD 8

8

8

8

H'FFB8

H'FFB9

H'FFC0

H'FFC1

A/D converter 8

Rev.4.00 Nov. 02, 2005 Pag

REJ09

8

8

8

A/D converter

WDT\*2

WDT\*2

A/D control/status register

Timer control/status register WD

A/D control register

Timer counter WD

Interrupt edge select register 1	IEGR1	8	H'FFF2
Interrupt edge select register 2	IEGR2	8	H'FFF3
Interrupt enable register 1	IENR1	8	H'FFF4
Interrupt flag register 1	IRR1	8	H'FFF6
Wake-up interrupt flag register	IWPR	8	H'FFF8
Module standby control register 1	MSTCR1	8	H'FFF9
Notes: 1. Only word access can	be used.		
<ol><li>WDT: Watchdog timer</li></ol>	·		

PCR8

SYSCR1

SYSCR2

8

8

8

H'FFEB

H'FFF0

H'FFF1

I/O port

Power-down

Power-down

Interrupts

Interrupts

Interrupts

Interrupts

Interrupts

Power-down

8

8

8

8

8

8

8

8

8

Port control register 8

System control register 1

System control register 2

Rev.4.00 Nov. 02, 2005 Page 220 of 304



	TCNT7	TCNT6	TCNT5	TCNT4	TCNT3	TCNT2	TCNT1	TCNT0
GRA	GRA15	GRA14	GRA13	GRA12	GRA11	GRA10	GRA9	GRA8
	GRA7	GRA6	GRA5	GRA4	GRA3	GRA2	GRA1	GRA0
GRB	GRB15	GRB14	GRB13	GRB12	GRB11	GRB10	GRB9	GRB8
	GRB7	GRB6	GRB5	GRB4	GRB3	GRB2	GRB1	GRB0
GRC	GRC15	GRC14	GRC13	GRC12	GRC11	GRC10	GRC9	GRC8
	GRC7	GRC6	GRC5	GRC4	GRC3	GRC2	GRC1	GRC0
GRD	GRD15	GRD14	GRD13	GRD12	GRD11	GRD10	GRD9	GRD8
	GRD7	GRD6	GRD5	GRD4	GRD3	GRD2	GRD1	GRD0
FLMCR1	_	SWE	ESU	PSU	EV	PV	E	Р
FLMCR2	FLER	_	_	_	_	_	_	_
EBR1	_	_	_	EB4	EB3	EB2	EB1	EB0
FENR	FLSHE	_	_	_	_	_	_	_
TCRV0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSRV	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA	TCORA7	TCORA6	TCORA5	TCORA4	TCORA3	TCORA2	TCORA1	TCORA0
TCORB	TCORB7	TCORB6	TCORB5	TCORB4	TCORB3	TCORB2	TCORB1	TCORB0
TCNTV	TCNTV7	TCNTV6	TCNTV5	TCNTV4	TCNTV3	TCNTV2	TCNTV1	TCNTV0
TCRV1	_	_	_	TVEG1	TVEG0	TRGE	_	ICKS0
SMR	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0
BRR	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0

**TSRW** 

TIOR0

TIOR1

**TCNT** 

OVF

IOB2

IOD2

TCNT15 TCNT14

IOB1

IOD1

TCNT13

IOB0

IOD0

TCNT12



**IMFD** 

TCNT11

**IMFC** 

IOA2

IOC2

TCNT10

**IMFB** 

IOA1

IOC1

TCNT9

**IMFA** 

IOA0


IOC0

TCNT8

Rev.4.00 Nov. 02, 2005 Pag

REJ09

ADDRC	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	_	_	_	_	_	_	
ADDRD	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	_	_	_	_	_	_	-
ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0	
ADCR	TRGE	_	_	_	_	_	_	_	
TCSRWD	B6WI	TCWE	B4WI	TCSRW E	B2WI	WDON	B0WI	WRST	WI
CWD	TCWD7	TCWD6	TCWD5	TCWD4	TCWD3	TCWD2	TCWD1	TCWD0	
TMWD	_	_	_	_	CKS3	CKS2	CKS1	CKS0	-
ABRKCR	RTINTE	CSEL1	CSEL0	ACMP2	ACMP1	ACMP0	DCMP1	DCMP0	Ad bre
ABRKSR	ABIF	ABIE	_	_	_	_	_	_	•
BARH	BARH7	BARH6	BARH5	BARH4	BARH3	BARH2	BARH1	BARH0	-
BARL	BARL7	BARL6	BARL5	BARL4	BARL3	BARL2	BARL1	BARL0	-
BDRH	BDRH7	BDRH6	BDRH5	BDRH4	BDRH3	BDRH2	BDRH1	BDRH0	•
BDRL	BDRL7	BDRL6	BDRL5	BDRL4	BDRL3	BDRL2	BDRL1	BDRL0	•
PUCR1	PUCR17	PUCR16	PUCR15	PUCR14	_	PUCR12	PUCR11	PUCR10	I/C
PUCR5	_	_	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	-
PDR1	P17	P16	P15	P14	_	P12	P11	P10	-
PDR2	_	_	_	_	_	P22	P21	P20	-
PDR5	P57	P56	P55	P54	P53	P52	P51	P50	-
PDR7	_	P76	P75	P74	_	_	_	_	-
PDR8	_	_	_	P84	P83	P82	P81	P80	-



IWPR	_	_	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF
IRR1	IRRDT	_	_	_	IRRI3	_	_	IRRI0
IENR1	IENDT	_	IENWP	_	IEN3	_	_	IEN0
IEGR2	_	_	WPEG5	WPEG4	WPEG3	WPEG2	WPEG1	WPEG
IEGR1	_	_	_	_	IEG3	_	_	IEG0
SYSCR2	SMSEL	_	DTON	MA2	MA1	MA0	_	_
SYSCR1	SSBY	STS2	STS1	STS0	_	_	_	_

MSTAD MSTWD MSTTW MSTTV

MSTS3

Note: \* WDT: Watchdog timer

MSTCR1

REJ09

F

TCNT	Initialized	_	_	_	_	
GRA	Initialized	_	_		_	-
GRB	Initialized		_	_	_	<del>-</del>
GRC	Initialized		_	_	_	<del>-</del>
GRD	Initialized	_	_	_	_	<del>-</del>
FLMCR1	Initialized	_	_	Initialized	Initialized	ROM
FLMCR2	Initialized		_	_	_	<del>-</del>
EBR1	Initialized	_	_	Initialized	Initialized	<del>-</del>
FENR	Initialized	_	_	_	_	
TCRV0	Initialized		_	Initialized	Initialized	Timer V
TCSRV	Initialized	_	_	Initialized	Initialized	<del>-</del>
TCORA	Initialized	_	_	Initialized	Initialized	
TCORB	Initialized	_	_	Initialized	Initialized	
TCNTV	Initialized	_	_	Initialized	Initialized	<del>-</del>
TCRV1	Initialized	_	_	Initialized	Initialized	
SMR	Initialized		_	Initialized	Initialized	SCI3
BRR	Initialized	_	_	Initialized	Initialized	<del>-</del>
SCR3	Initialized	_	_	Initialized	Initialized	
TDR	Initialized	_	_	Initialized	Initialized	
SSR	Initialized	_	_	Initialized	Initialized	-
RDR	Initialized	_	_	Initialized	Initialized	-
					•	



TMWD	Initialized	_	_	_	_	
ABRKCR	Initialized	_	_	_	_	Address Break
ABRKSR	Initialized	_	_	_	_	<u> </u>
BARH	Initialized	_	_	_	_	<u> </u>
BARL	Initialized	_	_	_	_	_
BDRH	Initialized	_	_	_	_	<u> </u>
BDRL	Initialized	_	_	_	_	_
PUCR1	Initialized	_	_	_	_	I/O port
PUCR5	Initialized	_	_	_	_	_
PDR1	Initialized	_	_	_	_	<u> </u>
PDR2	Initialized	_	_	_	_	<u> </u>
PDR5	Initialized	_	_	_	_	_
PDR7	Initialized	_	_	_	_	<u> </u>
PDR8	Initialized	_	_	_	_	<u> </u>
PDRB	Initialized	_	_	_		<u> </u>
PMR1	Initialized	_	_	_	_	<u> </u>
PMR5	Initialized	_	_	_	_	<u> </u>
PCR1	Initialized	_	_	_	_	<u> </u>
PCR2	Initialized	_	_	_	_	<u> </u>
PCR5	Initialized	_	_	_	_	_
PCR7	Initialized	_	_	_	_	_

PCR8

Initialized

Notes: — is not initialized

\* WDT: Watchdog timer

Rev.4.00 Nov. 02, 2005 Page 226 of 304

REJ09B0143-0400




Port B		–0.3 to AV $_{\rm cc}$ +0.3	٧
Operating temperature	$T_{opr}$	-20 to +75	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Note: * Permanent damage may result if r should be under the conditions spo		•	•

values can result in incorrect operation and reduced reliability.


# 17.2 Electrical Characteristics

### 17.2.1 Power Supply Voltage and Operating Ranges

#### **Power Supply Voltage and Oscillation Frequency Range**







- V<sub>CC</sub> = 3.0 V to 5.5 VActive modeSleep mode



		P12 to P10, P17 to P14, P22 to P20, P57 to P50, P76 to P74, P84 to P80		V <sub>cc</sub> × 0.8
		PB3 to PB0	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	$V_{cc} \times 0.7$ $V_{cc} \times 0.8$
		OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	$V_{CC} - 0.5$ $V_{CC} - 0.3$
Input low voltage	V <sub>IL</sub>	RES, NMI, WKP0 to WKP5, IRQ0, IRQ3, ADTRG,TMRIV,	V <sub>cc</sub> = 4.0 V to 5.5 V	-0.3
		TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV		-0.3
		RXD, P12 to P10, P17 to P14, P22 to P20,	$V_{cc}$ = 4.0 V to 5.5 V	-0.3
		P57 to P50, P76 to P74, P84 to P80 PB3 to PB0		-0.3
		OSC1	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	-0.3
				-0.3

IMCIV, FICI,

RXD,

FTIOA to FTIOD, SCK3, TRGV

 $V_{cc} \times 0.9 - V_{cc} + 0.3$ 

V<sub>CC</sub> + 0.3

V<sub>cc</sub> + 0.3

 $V_{cc} \times 0.1$ 

 $V_{cc} \times 0.3$ 

 $V_{cc} \times 0.2$ 

0.5 0.3

AV<sub>cc</sub> + 0.3 V AV<sub>cc</sub> + 0.3  $V_{CC} + 0.3$ V<sub>cc</sub> + 0.3  $V_{cc} \times 0.2$ 

٧

٧

 $V_{cc} = 4.0 \text{ V to } 5.5 \text{ V} \quad V_{cc} \times 0.7 \quad -$ 

Rev.4.00 Nov. 02, 2005 Page 230 of 304

P84 to P80	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	1.5	٧
	$I_{OL} = 20.0 \text{ mA}$				
	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	1.0	•
	$I_{OL} = 10.0 \text{ mA}$				
	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	0.4	•
	$I_{OL} = 1.6 \text{ mA}$				
	I <sub>OL</sub> = 0.4 mA	_	_	0.4	•

		P76 to P74, P84 to P80					
		PB3 to PB0	$V_{IN} = 0.5 \text{ V to} $ (AV <sub>CC</sub> - 0.5 V)	_	_	1.0	μΑ
MOS	-I <sub>p</sub>	P12 to P10, P17 to P14,	$V_{CC} = 5.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	50.0	_	300.0	μΑ
	P55 to P50	$V_{CC} = 3.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	_	60.0	_		
Input capaci- tance	C <sub>in</sub>	All input pins except power supply pins	f = 1  MHz, $V_{IN} = 0.0 \text{ V},$ $T_a = 25^{\circ}\text{C}$	_	_	15.0	pF
Active mode current consumption	I <sub>OPE1</sub>	V <sub>cc</sub>	Active mode 1 $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 16 \text{ MHz}$	-	15.0	22.5	mA
			Active mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	-	8.0	_	
	I <sub>OPE2</sub>	V <sub>cc</sub>	Active mode 2 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 16 \text{ MHz}$	_	1.8	2.7	mA
			Active mode 2 V <sub>cc</sub> = 3.0 V, f <sub>osc</sub> = 10 MHz	_	1.2	_	

RENESAS REJ09B0143-0400

Rev.4.00 Nov. 02, 2005 Page 232 of 304

P57 to P50,



			$V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$				
Standby mode current consump- tion	I <sub>STBY</sub>	V <sub>cc</sub>	32-kHz crystal resonator not used	_	_	5.0	μА
RAM data retaining voltage	V <sub>RAM</sub>	V <sub>cc</sub>		2.0	_	_	V
Note: *	Pin sta	ites during ci	rrent consumption me	asureme	nt are di	ven belo	w (exclud

Note: \* Pin states during current consumption measurement are given below (excluding the pull-up MOS transistors and output buffers).

` '

 $V_{cc}$  = 3.0 V to 5.5 V,  $V_{ss}$  = 0.0 V,  $T_a$  = -20°C to +75°C, unless otherwise indicated.

		Applicable			Values	
Item	Symbol	Pins	<b>Test Condition</b>	Min	Тур	Max
Allowable output low current (per pin)	I <sub>OL</sub>	Output pins except port 8	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	2.0
		Port 8	_	_	_	20.0
		Port 8		_	_	10.0
		Output pins except port 8	_	_	_	0.5
Allowable output low current (total)	$\Sigma I_{OL}$	Output pins except port 8	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	40.0
		Port 8	_	_	_	80.0
		Output pins except port 8		_	_	20.0
		Port 8		_	_	40.0
Allowable output high	-I <sub>OH</sub>	All output pins	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	2.0
current (per pin)				_	_	0.2
Allowable output high	-∑-I <sub>OH</sub>	All output pins	V <sub>cc</sub> = 4.0 V to 5.5 V	_	_	30.0
current (total)				_	_	8.0

Instruction cycle time				2
Oscillation stabilization time (crystal resonator)	t <sub>rc</sub>	OSC1, OSC2		_
Oscillation stabilization time (ceramic resonator)	t <sub>rc</sub>	OSC1, OSC2		_
External clock	t <sub>CPH</sub>	OSC1	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	25.0
high width				40.0
External clock	t <sub>CPL</sub>	OSC1	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	25.0
low width				40.0
External clock	t <sub>CPr</sub>	OSC1	V <sub>CC</sub> = 4.0 V to 5.5 V	_
rise time				_
External clock	t <sub>CPf</sub>	OSC1	V <sub>CC</sub> = 4.0 V to 5.5 V	
fall time				

cycle time

REJ09

Rev.4.00 Nov. 02, 2005 Pag

OSC

μs

ms

ms

ns

ns

ns

ns

ns

ns

ns

ns

12.8

10.0

5.0

10.0

15.0

10.0

15.0

		TMCIV, TMRIV, TRGV, ADTRG, FTCI, FTIOA to FTIOD				
Input pin low width	t <sub>IL</sub>	NMI, IRQO, IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTCI, FTIOA to	2	_	_	t <sub>cyc</sub>

- Notes: 1. When an external clock is input, the minimum system clock oscillator frequence 1.0 MHz.
  - 2. Determined by MA2 to MA0 in system control register 2 (SYSCR2).

Rev.4.00 Nov. 02, 2005 Page 236 of 304

width	JOKW						Geye
Transmit data delay	$t_{TXD}$	TXD	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	_	_	1	t <sub>cyc</sub>
time (clocked synchronous)				_	_	1	t <sub>cyc</sub>
Receive data setup	t <sub>RXS</sub>	RXD	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	62.5	_	_	ns
time (clocked synchronous)				100.0	0 —	_	ns
Receive data hold	t <sub>RXH</sub>	RXD	$V_{cc} = 4.0 \text{ V to } 5.5 \text{ V}$	62.5	_	_	ns
time (clocked synchronous)				100.0	0 —	_	ns

		$AI_{STOP1}$	$AV_{\mathtt{cc}}$		_
		AI <sub>STOP2</sub>	AV <sub>cc</sub>		_
	nalog input ipacitance	C <sub>AIN</sub>	AN3 to AN0		_
	lowable signal ource impedance	R <sub>AIN</sub>	AN3 to AN0		_
	esolution (data ngth)				10
-	onversion time ingle mode)			AV <sub>cc</sub> = 3.3 V to 5.5 V	134
	Nonlinearity error				_
	Offset error				_
	Full-scale error				_
	Quantization error				_
	Absolute accuracy			<del></del>	_
-	onversion time ingle mode)			AV <sub>cc</sub> = 4.0 V to 5.5 V	70
	Nonlinearity error			<del></del>	_
	Offset error			<del></del>	_
	Full-scale error				_
	Quantization error				_
	Absolute accuracy				

 $\mathsf{AV}_{\mathsf{cc}}$ 



 $AV_{cc} = 5.0 V$  —

 $f_{osc} = 16 \text{ MHz}$ 

2.0

5.0

30.0

5.0

10

±7.5

±7.5

±0.5

±8.0

±7.5 ±7.5

±7.5

±0.5

±8.0

50

10

 $\mathsf{m}\mathsf{A}$ 

μΑ

μΑ

рF

 $k\Omega$ 

bit

LSB

LSB

LSB

LSB

LSB

 $\mathbf{t}_{\scriptscriptstyle{\mathrm{cyc}}}$ 

LSB

LSB

LSB

LSB LSB

Analog power supply Al<sub>OPE</sub>

current

- 2. Al<sub>stop1</sub> is the current in active and sleep modes while the A/D converter is idle
  - 3. Al<sub>stope</sub> is the current at reset and in standby and subsleep modes while the Al converter is idle.

#### 17.2.5 **Watchdog Timer**

## **Table 17.6 Watchdog Timer Characteristics**

 $V_{cc} = 3.0 \text{ V}$  to 5.5 V,  $V_{ss} = 0.0 \text{ V}$ ,  $T_{s} = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$ , unless otherwise specified.

		Applicable	Test	Values			
Item	Symbol	Pins	Condition	Min	Тур	Max	Unit
On-chip oscillator overflow time	t <sub>ovf</sub>			0.2	0.4	_	S
Note: *	Shows the t	ime to count fro	om 0 to 255, a	t which	point an i	internal re	set is gen

Shows the time to count from 0 to 255, at which point an internal reset is gen when the internal oscillator is selected.

Programming	Wait time after SWE bit setting*1	X		1	_	_
	Wait time after PSU bit setting*1	у		50	_	_
	Wait time after P bit setting	z1	$1 \le n \le 6$	28	30	32
	*1*4	z2	$7 \le n \le 1000$	198	200	202
		z3	Additional- programming	8	10	12
	Wait time after P bit clear*1	α		5	_	_
	Wait time after PSU bit clear*1	β		5	_	_
	Wait time after PV bit setting*1	γ		4	_	_
	Wait time after dummy write*1	ε		2	_	_
	Wait time after PV bit clear*1	η		2	_	_
	Wait time after SWE bit clear*1	θ		100	_	_
	Maximum programming count*1*4*5	N		_	_	1000



	bit setting*1				
	Wait time after dummy write*1	ε	2	_	_
	Wait time after EV bit clear*1	η	4		
	Wait time after SWE bit clear*1	θ	100	_	
	Maximum erase count*1*6*7	N	_	_	120
Nister d M	alian da a disana anadisana isana a	and an area with the area area		a Lava silata	

γ

20

- Notes: 1. Make the time settings in accordance with the program/erase algorithms. 2. The programming time for 128 bytes. (Indicates the total time for which the P memory control register 1 (FLMCR1) is set. The program-verify time is not inc
  - 3. The time required to erase one block. (Indicates the time for which the E bit in memory control register 1 (FLMCR1) is set. The erase-verify time is not inclu-

The wait time after P bit setting (z1, z2) should be changed as follows accord

- 4. Programming time maximum value (t<sub>p</sub>(MAX)) = wait time after P bit setting (z maximum programming count (N) 5. Set the maximum programming count (N) according to the actual set values of and z3, so that it does not exceed the programming time maximum value (tell
  - value of the programming count (n). Programming count (n)  $1 \le n \le 6$  $z1 = 30 \mu s$

Wait time after EV

$$7 \le n \le 1000$$
  $z^2 = 200 \,\mu s$ 

- 6. Erase time maximum value  $(t_r(max))$  = wait time after E bit setting  $(z) \times maximum$ 
  - count (N)
- 7. Set the maximum maximum erase count (N) according to the actual set value
- that it does not exceed the erase time maximum value (t<sub>c</sub>(max)).



Rev.4.00 Nov. 02, 2005 Pag

Figure 17.1 System Clock Input Timing




Figure 17.2 RES Low Width Timing




Figure 17.3 Input Timing

REJ09B0143-0400






Figure 17.5 SCI3 Input/Output Timing in Clocked Synchronous Mode



Figure 17.6 Output Load Circuit

ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
$\rightarrow$	Transfer from the operand on the left to the operand on the right, or trans the state on the left to the state on the right

Addition of the operands on both sides

Multiplication of the operands on both sides

Logical AND of the operands on both sides Logical OR of the operands on both sides

General destination register (address register or 32-bit register)

ERd

× -------

(), <>

Logical exclusive OR of the operands on both sides NOT (logical complement)

Contents of operand

(R0 to R7 and E0 to E7).

REJ09

Subtraction of the operand on the right from the operand on the left

Division of the operand on the left by the operand on the right

General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit

Rev.4.00 Nov. 02, 2005 Page 246 of 304 REJ09B0143-0400



\ ' ' '/'									, , ,
MOV.B @ERs+, Rd	В					2			@ERs → Rd8 ERs32+1 → ERs32
MOV.B @aa:8, Rd	В						2		@aa:8 → Rd8
MOV.B @aa:16, Rd	В						4		@aa:16 → Rd8
MOV.B @aa:24, Rd	В						6		@aa:24 → Rd8
MOV.B Rs, @ERd	В			2					Rs8 → @ERd
MOV.B Rs, @(d:16, ERd)	В				4				Rs8 → @(d:16, ERd)
MOV.B Rs, @(d:24, ERd)	В				8				Rs8 → @(d:24, ERd)
MOV.B Rs, @-ERd	В					2			ERd32-1 $\rightarrow$ ERd32 Rs8 $\rightarrow$ @ERd
MOV.B Rs, @aa:8	В						2		Rs8 → @aa:8
MOV.B Rs, @aa:16	В						4		Rs8 → @aa:16
MOV.B Rs, @aa:24	В						6		Rs8 → @aa:24
MOV.W #xx:16, Rd	W	4							#xx:16 → Rd16
MOV.W Rs, Rd	W		2						Rs16 → Rd16
MOV.W @ERs, Rd	W			2					@ERs → Rd16
MOV.W @(d:16, ERs), Rd	W				4				@(d:16, ERs) → Rd16
MOV.W @(d:24, ERs), Rd	W				8				@(d:24, ERs) → Rd16
MOV.W @ERs+, Rd	W					2			@ERs → Rd16 ERs32+2 → @ERd32
MOV.W @aa:16, Rd	W						4		@aa:16 → Rd16
MOV.W @aa:24, Rd	W						6		@aa:24 → Rd16
MOV.W Rs, @ERd	W			2					Rs16 → @ ERd
MOV.W Rs, @(d:16, ERd)	W				4				Rs16 → @ (d:16, ERd)

2

4

8

 $@ERs \rightarrow Rd8$ 

 $@(d:16, ERs) \rightarrow Rd8$ 

 $@(d:24, ERs) \rightarrow Rd8$ 

↑ ↑ 0

↑ | ↑ | 0

↑ ↑ 0

↑ | ↑ | 0

1

↑ ↑ 0

↑ ↑ 0

↑ ↑ 0

1

↑ ↑ 0

↑ ↑ 0

\$

1 1

↑ ↑ 0

↑ ↑ 0

\$

↑ ↑ 0

**1** 

↑ 0

↑ ↑ 0↑ ↑ 0

↑ 0

↑ 0

1 0

↑ 0

REJ09

0

MOV.B @ERs, Rd

MOV.B @(d:16, ERs), Rd | B

MOV.B @ (d:24, ERs), Rd B

MOV.W Rs, @(d:24, ERd) W

RENESAS

8

Rev.4.00 Nov. 02, 2005 Pag

Rs16 → @(d:24, ERd)

		_	_							211002 / 211002			Ψ	Ψ	0	Τ
	MOV.L @ERs, ERd	L		4						@ERs → ERd32	-	-	\$	1	0	
	MOV.L @(d:16, ERs), ERd	L			6					@(d:16, ERs) → ERd32	-	-	\$	1	0	
	MOV.L @(d:24, ERs), ERd	L			10					@(d:24, ERs) → ERd32	-	-	\$	1	0	
	MOV.L @ERs+, ERd	L				4				@ERs → ERd32	-	-	1	1	0	
										ERs32+4 → ERs32						L
	MOV.L @aa:16, ERd	L					6			@aa:16 → ERd32	_	_	\$	1	0	Ŀ
	MOV.L @aa:24, ERd	L					8			@aa:24 → ERd32	_	_	\$	1	0	Ŀ
	MOV.L ERs, @ERd	L		4						ERs32 → @ERd	_	_	\$	1	0	Ŀ
	MOV.L ERs, @(d:16, ERd)	L			6					ERs32 → @(d:16, ERd)	_	_	\$	1	0	Ŀ
	MOV.L ERs, @(d:24, ERd)	L			10					ERs32 → @(d:24, ERd)	_	_	\$	1	0	Ŀ
	MOV.L ERs, @-ERd	L				4				ERd32–4 → ERd32	-	-	1	1	0	-
										ERs32 → @ERd						
	MOV.L ERs, @aa:16	L					6			ERs32 → @aa:16	-	<b> </b> -	\$	1	0	ŀ
	MOV.L ERs, @aa:24	L					8			ERs32 → @aa:24	-	_	\$	1	0	-
POP	POP.W Rn	W							2	@SP → Rn16	-	-	1	1	0	-
										SP+2 → SP						L
	POP.L ERn	L							4	@SP → ERn32	-	-	1	1	0	-
										SP+4 → SP						L
PUSH	PUSH.W Rn	W							2	$SP-2 \rightarrow SP$	-	-	1	1	0	-
										Rn16 → @SP						L
	PUSH.L ERn	L							4	$SP-4 \rightarrow SP$	-	-	1	1	0	-
										ERn32 → @SP						
MOVFPE	MOVFPE @aa:16, Rd	В								Cannot be used in				use	ed ir	1
							4			this LSI	thi	is LS	SI			
MOVTPE	MOVTPE Rs, @aa:16	В								Cannot be used in	Ca	anno	ot be	use	ed ir	1
							4			this LSI	thi	is LS	SI			

Rev.4.00 Nov. 02, 2005 Page 248 of 304 REJ09B0143-0400



	ADD.L ERs, ERd	L		2				ERd32+ERs32 → ERd32
ADDX	ADDX.B #xx:8, Rd	В	2					Rd8+#xx:8 +C $\rightarrow$ Rd8
	ADDX.B Rs, Rd	В		2				$Rd8+Rs8+C \rightarrow Rd8$
ADDS	ADDS.L #1, ERd	L		2				ERd32+1 → ERd32
	ADDS.L #2, ERd	L		2				ERd32+2 → ERd32
	ADDS.L #4, ERd	L		2				ERd32+4 → ERd32
INC	INC.B Rd	В		2				$Rd8+1 \rightarrow Rd8$
	INC.W #1, Rd	W		2				Rd16+1 → Rd16
	INC.W #2, Rd	W		2				Rd16+2 → Rd16
	INC.L #1, ERd	L		2				ERd32+1 → ERd32
	INC.L #2, ERd	L		2				ERd32+2 → ERd32
DAA	DAA Rd	В		2				Rd8 decimal adjust  → Rd8
SUB	SUB.B Rs, Rd	В		2				Rd8–Rs8 → Rd8
	SUB.W #xx:16, Rd	W	4					Rd16-#xx:16 → Rd16
	SUB.W Rs, Rd	W		2				Rd16-Rs16 → Rd16
	SUB.L #xx:32, ERd	L	6					ERd32–#xx:32 → ERd32
	SUB.L ERs, ERd	L		2				ERd32–ERs32 → ERd32
SUBX	SUBX.B #xx:8, Rd	В	2					Rd8-#xx:8-C $\rightarrow$ Rd8
	SUBX.B Rs, Rd	В		2				Rd8–Rs8–C $\rightarrow$ Rd8
SUBS	SUBS.L #1, ERd	L		2				ERd32−1 → ERd32
	SUBS.L #2, ERd	L		2				ERd32–2 → ERd32
	SUBS.L #4, ERd	L		2				ERd32–4 → ERd32
DEC	DEC.B Rd	В		2				Rd8−1 → Rd8

W

W

2

2

6

L

ADD.L #xx:32, ERd

DEC.W #1, Rd

DEC.W #2, Rd

RENESAS

Rev.4.00 Nov. 02, 2005 Pag

 $Rd16-1 \rightarrow Rd16$ 

 $Rd16-2 \rightarrow Rd16$ 

(2)

(2)

1 1 (3) 1

> 1 **1**  $\updownarrow$

1 1 1

1 1 1

1 1 1

**\$**  $\updownarrow$ 

(1)

1 1

1 1

1 1

(3) 1

(3) 1  $\updownarrow$ 

**\$** 

REJ09

**\$** 

(1)

(2)

 $\updownarrow$ 

**\$** 1 1 1 1

 $\updownarrow$ 

**\$** \$

(2)

\$

1

ERd32+#xx:32  $\rightarrow$ 

ERd32

1 1

1 1

1 1

\$ (3) \$

								1 -					
	MULXU. W Rs, ERd	W		2				Rd16 × Rs16 → ERd32 (unsigned multiplication)	-	-	-	-	_
MULXS	MULXS. B Rs, Rd	В		4				Rd8 × Rs8 → Rd16 (signed multiplication)	-	-	\$	\$	_
	MULXS. W Rs, ERd	W		4				Rd16 × Rs16 → ERd32 (signed multiplication)	-	-	\$	\$	_
DIVXU	DIVXU. B Rs, Rd	В		2				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	_	_	(6)	(7)	_
	DIVXU. W Rs, ERd	W		2				ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	_	_	(6)	(7)	
DIVXS	DIVXS. B Rs, Rd	В		4				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)	_	_	(8)	(7)	_
	DIVXS. W Rs, ERd	W		4				ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	_	_	(8)	(7)	
CMP	CMP.B #xx:8, Rd	В	2					Rd8-#xx:8	-	1	1	1	1
	CMP.B Rs, Rd	В		2				Rd8-Rs8	-	1	1	1	1
	CMP.W #xx:16, Rd	W	4					Rd16-#xx:16	_	(1)	1	1	1
	CMP.W Rs, Rd	W		2				Rd16-Rs16	_	(1)	1	\$	1
	CMP.L #xx:32, ERd	L	6					ERd32-#xx:32	-	(2)	1	1	1
	CMP.L ERs, ERd	L		2		7		ERd32-ERs32	-	(2)	1	1	1

REJ09B0143-0400



		of ERd32)							Ť	
EXTS	EXTS.W Rd	( <bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	2				_	_	\$ \$	0
	EXTS.L ERd	( <bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	2				_	_	\$ \$	0

		AND.L #xx:32, ERd	L	6					ERd32∧#xx:32 → ERd32	_	_	<b>1</b>	1	0
		AND.L ERs, ERd	L		4				ERd32∧ERs32 → ERd32	_	_	1	1	0
	DR	OR.B #xx:8, Rd	В	2					Rd8/#xx:8 → Rd8	_	_	1	1	0
		OR.B Rs, Rd	В		2				Rd8/Rs8 → Rd8	_	_	1	1	0
		OR.W #xx:16, Rd	W	4					Rd16/#xx:16 → Rd16	_	_	1	1	0
		OR.W Rs, Rd	W		2				Rd16/Rs16 → Rd16	_	_	\$	1	0
		OR.L #xx:32, ERd	L	6					ERd32/#xx:32 → ERd32	_	_	\$	1	0
		OR.L ERs, ERd	L		4				ERd32/ERs32 → ERd32	_	_	\$	1	0
X	OR	XOR.B #xx:8, Rd	В	2					Rd8⊕#xx:8 → Rd8	_	_	\$	1	0
		XOR.B Rs, Rd	В		2				Rd8⊕Rs8 → Rd8	_	_	1	1	0
		XOR.W #xx:16, Rd	W	4					Rd16⊕#xx:16 → Rd16	_	_	1	1	0
		XOR.W Rs, Rd	W		2				Rd16⊕Rs16 → Rd16	_	_	1	1	0
		XOR.L #xx:32, ERd	L	6					ERd32⊕#xx:32 → ERd32	_	_	1	1	0
		XOR.L ERs, ERd	L		4				ERd32⊕ERs32 → ERd32	_	_	1	1	0
N	ОТ	NOT.B Rd	В		2				¬ Rd8 → Rd8	_	_	1	1	0
		NOT.W Rd	W		2				¬ Rd16 → Rd16	_	_	1	1	0
		NOT.L ERd	L		2				¬ Rd32 → Rd32	_	_	1	1	0

Rev.4.00 Nov. 02, 2005 Page 252 of 304 REJ09B0143-0400



	SHAR.W Rd	W	2				- C	_	_	1	1	0
	SHAR.L ERd	L	2				MSB LSB	_	_	1	1	0
SHLL	SHLL.B Rd	В	2				C+	.   —	_	1	\$	0
	SHLL.W Rd	W	2					' <u> </u>	_	1	\$	0
	SHLL.L ERd	L	2				MSB LSB	_	<b> </b> -	\$	\$	0
SHLR	SHLR.B Rd	В	2						<b> </b> -	\$	\$	0
	SHLR.W Rd	W	2				0 - C		-	\$	\$	0
	SHLR.L ERd	L	2				MSB LSB	_	_	\$	1	0
ROTXL	ROTXL.B Rd	В	2					-	_	\$	\$	0
	ROTXL.W Rd	W	2					_	_	1	\$	0
	ROTXL.L ERd	L	2				MSB <del>←</del> LSB	_	_	1	\$	0
ROTXR	ROTXR.B Rd	В	2					_	_	1	\$	0
	ROTXR.W Rd	W	2				- C	_	-	1	1	0
	ROTXR.L ERd	L	2				MSB ──► LSB	_	_	1	\$	0
ROTL	ROTL.B Rd	В	2					_	_	1	\$	0
	ROTL.W Rd	W	2					_	_	1	\$	0
	ROTL.L ERd	L	2				MSB <del>←</del> LSB	_	_	<b>1</b>	<b>1</b>	0
ROTR	ROTR.B Rd	В	2							\$	\$	0
	ROTR.W Rd	W	2				- C	_	_	1	1	0
	ROTR.L ERd	L	2				MSB ──►LSB		_	1	1	0

	BSET Rn, @ERd	В		4				(Rn8 of @ERd) ← 1	_	_	_	_	_	ĺ
	BSET Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 1	_	_	_	_	_	ĺ
BCLR	BCLR #xx:3, Rd	В	2					(#xx:3 of Rd8) ← 0	_	_	_	_	_	
	BCLR #xx:3, @ERd	В		4				(#xx:3 of @ERd) ← 0	_	_	_	_	_	
	BCLR #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ← 0	_	_	_	_	_	
	BCLR Rn, Rd	В	2					(Rn8 of Rd8) ← 0	_	_	_	_	_	
	BCLR Rn, @ERd	В		4				(Rn8 of @ERd) ← 0	_	_	_	_	_	
	BCLR Rn, @aa:8	В				4		(Rn8 of @aa:8) ← 0	_	_	_	_	_	ĺ
BNOT	BNOT #xx:3, Rd	В	2					(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)	_	_	_	_	_	
	BNOT #xx:3, @ERd	В		4				(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)	_	_	_	_	_	
	BNOT #xx:3, @aa:8	В				4		(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)	_	_	_	_	_	
	BNOT Rn, Rd	В	2					(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)	_	_	_	_	_	
	BNOT Rn, @ERd	В		4				(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)	_	_	_	_	_	
	BNOT Rn, @aa:8	В				4		(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)	_	_	_	_	_	
BTST	BTST #xx:3, Rd	В	2					¬ (#xx:3 of Rd8) → Z	_	_	_	\$	_	i
	BTST #xx:3, @ERd	В		4				¬ (#xx:3 of @ERd) → Z	_	_	_	1	_	ĺ
	BTST #xx:3, @aa:8	В				4		¬ (#xx:3 of @aa:8) → Z	_	_	_	1	_	ĺ
	BTST Rn, Rd	В	2					¬ (Rn8 of @Rd8) → Z	_	_	_	1	_	ĺ
	BTST Rn, @ERd	В		4				¬ (Rn8 of @ERd) $\rightarrow$ Z	_	_	_	1	_	ĺ
	BTST Rn, @aa:8	В				4		¬ (Rn8 of @aa:8) → Z	_	_	_	\$	_	ĺ
BLD	BLD #xx:3, Rd	В	2					(#xx:3 of Rd8) → C	_	_	_	_	_	l

Rev.4.00 Nov. 02, 2005 Page 254 of 304 REJ09B0143-0400



	· · · · · · · · · · · · · · · · · · ·		1					1	1	, ,				l .	
	BST #xx:3, @ERd	В			4					C → (#xx:3 of @ERd24)	_	_	_	_	_
BIST	BST #xx:3, @aa:8	В					4			C → (#xx:3 of @aa:8)	_	_	_	_	_
	BIST #xx:3, Rd	В		2						¬ C → (#xx:3 of Rd8)	_	_	_	_	_
	BIST #xx:3, @ERd	В			4					¬ C → (#xx:3 of @ERd24)	_	_	_	_	_
	BIST #xx:3, @aa:8	В					4			¬ C → (#xx:3 of @aa:8)	_	_	_	_	_
BAND	BAND #xx:3, Rd	В		2						$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$	_	_	_	_	_
	BAND #xx:3, @ERd	В			4					$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$	_	_	_	_	_
BIAND	BAND #xx:3, @aa:8	В					4			C∧(#xx:3 of @aa:8) → C	_	_	_	_	_
	BIAND #xx:3, Rd	В		2						$C \land \neg \text{ (#xx:3 of Rd8)} \rightarrow C$	_	_	_	_	_
	BIAND #xx:3, @ERd	В			4					$C \land \neg \text{ (#xx:3 of @ERd24)} \rightarrow C$	_	_	_	_	_
	BIAND #xx:3, @aa:8	В					4			$C \land \neg (\#xx:3 \text{ of } @aa:8) \rightarrow C$	_	_	_	_	_
BOR	BOR #xx:3, Rd	В		2						C/(#xx:3 of Rd8) → C	_	_	_	_	_
	BOR #xx:3, @ERd	В			4					C/(#xx:3 of @ERd24) → C	_	_	_	_	_
	BOR #xx:3, @aa:8	В					4			C/(#xx:3 of @aa:8) → C	_	_	_	_	_
BIOR	BIOR #xx:3, Rd	В		2						$C/\neg$ (#xx:3 of Rd8) $\rightarrow$ C	_	_	_	_	_
	BIOR #xx:3, @ERd	В			4					$C/\neg$ (#xx:3 of @ERd24) $\rightarrow$ C	_	_	_	_	_
	BIOR #xx:3, @aa:8	В					4			C/¬ (#xx:3 of @aa:8) → C	_	_	_	_	_
BXOR	BXOR #xx:3, Rd	В		2						C⊕(#xx:3 of Rd8) → C	_	_	_	_	_
	BXOR #xx:3, @ERd	В			4					C⊕(#xx:3  of  @ERd24) → C	_	_	_	_	_
	BXOR #xx:3, @aa:8	В					4			$C \oplus (\#xx:3 \text{ of } @aa:8) \rightarrow C$	_	_	_	_	_
BIXOR	BIXOR #xx:3, Rd	В		2						C⊕ ¬ (#xx:3 of Rd8) → $C$	_	_	_	_	_
	BIXOR #xx:3, @ERd	В			4					C⊕ ¬ ( $\#xx:3$ of @ERd24) $\rightarrow$ C	_	_	_	_	_

BIXOR #xx:3, @aa:8 B

C⊕ ¬ (#xx:3 of @aa:8) → C

BHI d:8					2		C/Z = 0		_	_	_	_
BHI d:16	_				4			_	_	_	_	_
BLS d:8	_				2		C/Z = 1	_	_	_	_	_
BLS d:16	_				4			_	_	_	_	_
BCC d:8 (BHS d:8)	_				2		C = 0	_	_	_	_	_
BCC d:16 (BHS d:16)	-				4			_	_	_	_	-
BCS d:8 (BLO d:8)	-				2		C = 1	_	_	_	_	-
BCS d:16 (BLO d:16)	-				4			_	_	_	_	_
BNE d:8	-				2		Z = 0	_	_	_	_	_
BNE d:16	-				4			_	_	_	_	_
BEQ d:8	-				2		Z = 1	_	_	_	-	_
BEQ d:16	-				4			_	_	_	-	_
BVC d:8	-				2		V = 0	_	_	_	<u> </u>	_
BVC d:16	-				4			_	_	_	<u> </u>	-
BVS d:8	-				2		V = 1	_	_	_	_	_
BVS d:16	_				4			_	_	_	_	_
BPL d:8	_				2		N = 0	_	_	_	_	_
BPL d:16	_				4			_	_	_	_	_
BMI d:8	-				2		N = 1	_	_	_	_	_
BMI d:16	_				4			_	_	_	_	_
BGE d:8	-				2		N⊕V = 0	_	_	_	-	_
BGE d:16	-				4			_	_	_	_	_
BLT d:8	-				2		N⊕V = 1	_	_	_	_	_
BLT d:16	-				4			_	_	_	_	_
BGT d:8	_				2		Z/(N⊕V) = 0	_	_	_	_	
BGT d:16	_				4			_	_	_	_	-
BLE d:8					2		Z/(N⊕V) = 1	_	_	_	_	
BLE d:16					4			_	_	_	-	

Rev.4.00 Nov. 02, 2005 Page 256 of 304 REJ09B0143-0400



	5011 4110								PC ← PC+d:16					
JSR	JSR @ERn	_		2					PC → @-SP PC ← ERn	_	_	_	_	_
	JSR @aa:24	_				4			PC → @-SP PC ← aa:24	_		_	_	_
	JSR @@aa:8	_					2		PC → @-SP PC ← @aa:8	_	_			_
RTS	RTS	_						2	PC ← @SP+	_	_	_	_	_

											PC ← @SP+						
SLEEP	SLEEP	-									Transition to power- down state	_	-	_	_	-	
LDC	LDC #xx:8, CCR	В	2								#xx:8 → CCR	1	1	1	1	1	İ
	LDC Rs, CCR	В		2							Rs8 → CCR	\$	1	1	1	1	Ī
	LDC @ERs, CCR	W			4						@ERs → CCR	<b>1</b>	1	1	1	1	Ī
	LDC @(d:16, ERs), CCR	W				6					@(d:16, ERs) → CCR	\$	1	1	1	1	Γ
	LDC @(d:24, ERs), CCR	W				10					@(d:24, ERs) → CCR	\$	1	1	1	1	Γ
	LDC @ERs+, CCR	W					4				@ERs → CCR ERs32+2 → ERs32	\$	\$	1	1	1	
	LDC @aa:16, CCR	W						6			@aa:16 → CCR	<b>1</b>	1	1	1	1	ľ
	LDC @aa:24, CCR	W						8			@aa:24 → CCR	1	1	1	1	1	Ī
STC	STC CCR, Rd	В		2							CCR → Rd8	_	_	_	_	_	Ī
	STC CCR, @ERd	W			4						CCR → @ERd	_	_	_	_	_	Ī
	STC CCR, @(d:16, ERd)	W				6					CCR → @(d:16, ERd)	_	_	_	_	_	
	STC CCR, @(d:24, ERd)	W				10					CCR → @(d:24, ERd)	_	_	_	_	_	
	STC CCR, @-ERd	W					4				ERd32-2 $\rightarrow$ ERd32 CCR $\rightarrow$ @ERd	_	-	_	_	-	
	STC CCR, @aa:16	W						6			CCR → @aa:16	_	_	_	_	_	Ī
	STC CCR, @aa:24	W						8			CCR → @aa:24	_	_	_	_	_	Ī
ANDC	ANDC #xx:8, CCR	В	2								CCR∧#xx:8 → CCR	<b>1</b>	1	1	1	1	Ī
ORC	ORC #xx:8, CCR	В	2								CCR/#xx:8 → CCR	<b>1</b>	1	1	1	1	
XORC	XORC #xx:8, CCR	В	2								CCR⊕#xx:8 → CCR	<b>1</b>	<b>1</b>	1	1	1	
NOP	NOP	-								2	PC ← PC+2	_	_	_	_	_	ľ

Rev.4.00 Nov. 02, 2005 Page 258 of 304 REJ09B0143-0400



							until R4L=0					
EEPMOV. W	1_					4	if R4 ≠ 0 then	-	_	_	_	_
							repeat @R5 → @R6					
							$R5+1 \rightarrow R5$ $R6+1 \rightarrow R6$					
							$R4-1 \rightarrow R4$					
							until R4=0					
							else next					

Notes: 1. The number of states in cases where the instruction code and its operands a in on-chip memory is shown here. For other cases see appendix A.3, Numbe Execution States.

- 2. n is the value set in register R4L or R4.
- (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
  - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. (3) Retains its previous value when the result is zero; otherwise cleared to 0.
  - (4) Set to 1 when the adjustment produces a carry; otherwise retains its prev (5) The number of states required for execution of an instruction that transfer
  - synchronization with the E clock is variable.
  - (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
  - (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
  - (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

Instruct	Instruction code:		1st byte	2nd byte	/te	L	— Inst	ruction	when 1	nost sig	gnifican	- Instruction when most significant bit of BH is	BH is
		AH	H AL	BH	BL	-	]← Inst	ruction	when	nost sig	gnifican	<ul> <li>Instruction when most significant bit of BH is</li> </ul>	ВНі
AH AL	0	-	5	ю	4	2	9	7	ω	6	<	В	O
0	NOP	Table A-2 (2)	STC	LDC	ORC	XORC	ANDC	TDC	ADD	٥	Table A-2 (2)	Table A-2 (2)	
-	Table A-2 (2)	Table A-2 (2)	Table A-2 Table A-2 Table A-2 (2) (2) (2)	Table A-2 (2)	OR.B	XOR.B	AND.B	Table A-2 (2)	SUB		Table A-2 (2)	Table A-2 (2)	
0								i i					
8								MOV.B					
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE
2	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A-2 (2)		JMP		BSR
9	i i		i i	1	OR	XOR	AND	BST				MO	MOV
7	BSE	BNOI	BCLH	BISI	BOR	BXOR BIXOR	BAND BIAND	BLD	MOV	Table A-2 (2)	Table A-2 Table A-2 EEPMOV (2)	EEPMOV	
80								ADD					
6								ADDX					
Α								CMP					
В								SUBX					
O								OR					
Ω								XOR					
Е								AND					

Rev.4.00 Nov. 02, 2005 Page 260 of 304

REJ09B0143-0400



AH AL	0	1	2	в	4	2	9	7	8	6	∢	В
10	MOV				LDC/STC				SLEEP			
0A	NC											
90	ADDS					INC		INC	AD	ADDS		
0F	DAA											
10	SHLL	LL		SHLL					S H	SHAL		SHAL
11	SHLR	LR		SHLR					SH	SHAR		SHAR
12	ROTXL	IXL		ROTXL					RC	ROTL		ROTL
13	ROTXR	IXR		ROTXR					RO	ROTR		ROTR
17	NOT	т		NOT		EXTU		EXTU	Ä	NEG		NEG
14	DEC											
18	SUBS					DEC		DEC	าร	SUB		
1F	DAS											Ī
28	BRA	BRN	BHI	BLS	ВСС	BCS	BNE	ВЕО	BVC	BVS	BPL	BMI
79	MOV	ADD	CMP	SUB	OR	XOR	AND					


RENESAS

Rev.4.00 Nov. 02, 2005 Pag

REJ09

1st byte 2nd byte AH AL BH BL

Instruction code:



Rev.4.00 Nov. 02, 2005 Page 262 of 304

REJ09B0143-0400



BSET #0, @FF00

$$I = L = 2$$
,  $J = K = M = N = 0$ 

From table A.3:

$$S_{I} = 2$$
,  $S_{L} = 2$ 

Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ 

When instruction is fetched from on-chip ROM, branch address is read from on-chip RO on-chip RAM is used for stack area.

From table A.4:

$$I = 2$$
,  $J = K = 1$ ,  $L = M = N = 0$ 

From table A.3:

$$S_{_{\rm I}}=S_{_{\rm J}}=S_{_{\rm K}}=2$$

Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Note: \* Depends on which on-chip peripheral module is accessed. See section 16.1, F Addresses (Address Order).

Rev.4.00 Nov. 02, 2005 Page 264 of 304 REJ09B0143-0400



ADDX Rs, Rd	1
AND.B #xx:8, Rd	1
AND.B Rs, Rd	1
AND.W #xx:16, Rd	2
AND.W Rs, Rd	1
AND.L #xx:32, ERd	3
AND.L ERs, ERd	2
ANDC #xx:8, CCR	1
BAND #xx:3, Rd	1
BAND #xx:3, @ERd	2 1
BAND #xx:3, @aa:8	2 1
BRA d:8 (BT d:8)	2
BRN d:8 (BF d:8)	2
BHI d:8	2
BLS d:8	2
BCC d:8 (BHS d:8)	2
BCS d:8 (BLO d:8)	2
BNE d:8	2
BEQ d:8	2
BVC d:8	2
BVS d:8	2
BPL d:8	2
BMI d:8	2
	AND.B #xx:8, Rd AND.B Rs, Rd AND.W #xx:16, Rd AND.W Rs, Rd AND.L #xx:32, ERd AND.L ERs, ERd AND.L ERs, ERd BAND #xx:3, @ ERd BAND #xx:3, @ ERd BAND #xx:3, @ aa:8 BRA d:8 (BT d:8) BRN d:8 (BF d:8) BHI d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BVC d:8 BVC d:8 BVC d:8 BVS d:8 BPL d:8

ADDX

ADDX #xx:8, Rd

BGE d:8

2

1

Rev.4.00 Nov. 02, 2005 Pag

				_
	BCS d:16(BLO d:16)	2		2
	BNE d:16	2		2
	BEQ d:16	2		2
	BVC d:16	2		2
	BVS d:16	2		2
	BPL d:16	2		2
	BMI d:16	2		2
	BGE d:16	2		2
	BLT d:16	2		2
	BGT d:16	2		2
	BLE d:16	2		2
BCLR	BCLR #xx:3, Rd	1		
	BCLR #xx:3, @ERd	2	2	
	BCLR #xx:3, @aa:8	2	2	
	BCLR Rn, Rd	1		
	BCLR Rn, @ERd	2	2	
	BCLR Rn, @aa:8	2	2	
BIAND	BIAND #xx:3, Rd	1		
	BIAND #xx:3, @ERd	2	1	
	BIAND #xx:3, @aa:8	2	1	

Rev.4.00 Nov. 02, 2005 Page 266 of 304

BILD #xx:3, Rd
BILD #xx:3, @ERd

BILD #xx:3, @aa:8

2



REJ09B0143-0400

BILD

			·	
	BIXOR #xx:3, @aa:8	2		1
BLD	BLD #xx:3, Rd	1		
	BLD #xx:3, @ERd	2		1
	BLD #xx:3, @aa:8	2		1
BNOT	BNOT #xx:3, Rd	1		
	BNOT #xx:3, @ERd	2		2
	BNOT #xx:3, @aa:8	2		2
	BNOT Rn, Rd	1		
	BNOT Rn, @ERd	2		2
	BNOT Rn, @aa:8	2		2
BOR	BOR #xx:3, Rd	1		
	BOR #xx:3, @ERd	2		1
	BOR #xx:3, @aa:8	2		1
BSET	BSET #xx:3, Rd	1		
	BSET #xx:3, @ERd	2		2
	BSET #xx:3, @aa:8	2		2
	BSET Rn, Rd	1		
	BSET Rn, @ERd	2		2
	BSET Rn, @aa:8	2		2
BSR	BSR d:8	2	1	
	BSR d:16	2	1	
BST	BST #xx:3, Rd	1		
	BST #xx:3, @ERd	2		2

BST #xx:3, @aa:8

2

REJ09

2

	BXOR #xx:3, @aa:8	2	1
CMP	CMP.B #xx:8, Rd	1	
	CMP.B Rs, Rd	1	
	CMP.W #xx:16, Rd	2	
	CMP.W Rs, Rd	1	
	CMP.L #xx:32, ERd	3	
	CMP.L ERs, ERd	1	
DAA	DAA Rd	1	
DAS	DAS Rd	1	
DEC	DEC.B Rd	1	
	DEC.W #1/2, Rd	1	
	DEC.L #1/2, ERd	1	
DUVXS	DIVXS.B Rs, Rd	2	1.
	DIVXS.W Rs, ERd	2	2
DIVXU	DIVXU.B Rs, Rd	1	1.
	DIVXU.W Rs, ERd	1	2
EEPMOV	EEPMOV.B	2	2n+2*1
	EEPMOV.W	2	2n+2*1
EXTS	EXTS.W Rd	1	
	EXTS.L ERd	1	
EXTU	EXTU.W Rd	1	
	EXTU.L ERd	1	

Rev.4.00 Nov. 02, 2005 Page 268 of 304 REJ09B0143-0400



	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
	LDC@ERs, CCR	2				1	
	LDC@(d:16, ERs), CC	R 3				1	
	LDC@(d:24,ERs), CCF	R 5				1	
	LDC@ERs+, CCR	2				1	
	LDC@aa:16, CCR	3				1	
	LDC@aa:24, CCR	4				1	
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs),	Rd2			1		
	MOV.B @(d:24, ERs),	Rd4			1		
	MOV.B @ERs+, Rd	1			1		
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @Erd	1			1		
	MOV.B Rs, @(d:16, Ef	Rd)2			1		
	MOV.B Rs, @(d:24, ER	Rd)4			1		

MOV.B Rs, @-ERd

MOV.B Rs, @aa:8

1

REJ09

1

1

	MOV.W @aa:16, Rd	2	1	
	MOV.W @aa:24, Rd	3	1	
	MOV.W Rs, @ERd	1	1	
	MOV.W Rs, @(d:16,ERd)	2	1	
	MOV.W Rs, @(d:24,ERd)	4	1	
MOV	MOV.W Rs, @-ERd	1	1	2
	MOV.W Rs, @aa:16	2	1	
	MOV.W Rs, @aa:24	3	1	
	MOV.L #xx:32, ERd	3		
	MOV.L ERs, ERd	1		
	MOV.L @ERs, ERd	2	2	
	MOV.L @(d:16,ERs), ERd	13	2	
	MOV.L @(d:24,ERs), ERd	15	2	
	MOV.L @ERs+, ERd	2	2	2
	MOV.L @aa:16, ERd	3	2	
	MOV.L @aa:24, ERd	4	2	
	MOV.L ERs,@ERd	2	2	
	MOV.L ERs, @(d:16,ERd	3	2	
	MOV.L ERs, @(d:24,ERd	5	2	
	MOV.L ERs, @-ERd	2	2	2
	MOV.L ERs, @aa:16	3	2	
	MOV.L ERs, @aa:24	4	2	

Rev.4.00 Nov. 02, 2005 Page 270 of 304 REJ09B0143-0400

MOVFPE @aa:16, Rd\*2

MOVTPE Rs,@aa:16\*2

2

MOVFPE

MOVTPE



1

1

	NOT.W Rd	1	
	NOT.L ERd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	
	POP.L ERn	2	
PUSH	PUSH.W Rn	1	
	PUSH.L ERn	2	
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	
	ROTR.L ERd	1	

1

1

1

1

NOT

ROTXL

ROTXL.B Rd

ROTXL.W Rd

ROTXL.L ERd

NOT.B Rd

REJ09

SHAR	SHAR.B Rd	1			
	SHAR.W Rd	1			
	SHAR.L ERd	1			
SHLL	SHLL.B Rd	1			
	SHLL.W Rd	1			
	SHLL.L ERd	1			
SHLR	SHLR.B Rd	1			
	SHLR.W Rd	1			
	SHLR.L ERd	1			
SLEEP	SLEEP	1			
STC	STC CCR, Rd	1			
	STC CCR, @ERd	2		1	
	STC CCR,	3		1	
	@(d:16,ERd)	5		1	
	STC CCR, @(d:24,ERd)	2		1	
	STC CCR,@-ERd	3		1	
	STC CCR, @aa:16	4		1	
	STC CCR, @aa:24				
SUB	SUB.B Rs, Rd	1			
OOD	SUB.W #xx:16, Rd	2			
	SUB.W Rs, Rd	1			
	SUB.L #xx:32, ERd	3			
	SUB.L ERs, ERd	1			

RENESAS

SUBS #1/2/4, ERd

1

REJ09B0143-0400

SUBS

Rev.4.00 Nov. 02, 2005 Page 272 of 304

	XOR.L ERs, ERd	2
XORC	XORC #xx:8, CCR	1
Notes:	n:specified value     n+1 times respec	in R4L and R4. The source and destination operands are actively.

2. Cannot be used in this LSI.

SUB		MOVFPE,	_	_	_	_	_	_	_	_	_	_	_	_	
SUB		MOVTPE													
ADDX, SUBX B B B	Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	_	_	_	-
ADDS, SUBS	operations	SUB	WL	BWL	_	_	_	_	_	_	_	_	—	_	-
INC, DEC		ADDX, SUBX	В	В	_	_	_	_	_	_	_	_	_	_	-
DAA, DAS			_	L	_	_	_	_	_	_	_	_	_	_	-
MULXU, MULXS, DIVXU, DIVXS  NEG		INC, DEC	_	BWL	_	_	_	_	_	_	_	_	_	_	-
MULXS, DIVXU, DIVXS  NEG		DAA, DAS	_	В	_	_	_	_	_	_	_	_	_	_	-
DIVXU,   DIVXS   NEG   EXTU, EXTS   WL		MULXU,	_	BW	_	_	_	—	—	_	_	—	—	—	-
DIVXS   NEG		MULXS,													
NEG		DIVXU,													
EXTU, EXTS — WL — — — — — — — — — — — — — — — — —		DIVXS													
AND, OR, XOR		NEG	_	BWL	_	_	_	_	_	_	_	_	_	_	-
NOT		EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_	_	-
Shift operations	Logical	AND, OR, XOR	_	BWL	_	_	_	_	_	_	_	_	-	_	-
Bit manipulations	operations	NOT	_	BWL	_	_	_	_	_	_	_	_	-	_	-
Branching instructions	Shift operation	ons	_	BWL	_	_	_	_	_	_	_	_	_	_	-
JMP, JSR	Bit manipulat	tions	_	В	В	_	_	_	В	_	_	_	_	_	-
System   TRAPA	Branching	BCC, BSR	_	_	_	_	_	_	_	_	_	_	_	_	-
TRAPA	instructions	JMP, JSR	_	_	0	_	_	_	_	_	_	0	0	_	-
RTE		RTS	_	_	_	_	_	_	_	_	0	_	_	0	-
SLEEP	System	TRAPA	_	_		_	_	_	_	_	_	_	_	_	(
SLEEP — — — — — — — — — — — — — — — — — —		RTE	_	_	_	_	_	_	_	_	_	_	_	_	(
STC         —         B         W         W         W         W         —         —         —         —           ANDC, ORC, XORC         B         —	Instructions	SLEEP	_	_	_	_	_	_	_	_	_	_	_	_	(
ANDC, ORC, B — — — — — — — — — — — — — — — — — —		LDC	В	В	W	W	W	W	_	W	W	_	-	_	(
XORC		STC	_	В	W	W	W	W	_	W	W	_	-	_	-
NOP — — — — — — — — —		ANDC, ORC,	В	_	_	_	_	_	_	_	_	_	_	_	-
The state of the s		XORC													
Block data transfer instructions — — — — — — — — — — — — — — — — — — —		NOP	_	_	_	_	_	_	_	_	_	_	_	_	(
	Block data tra	ansfer instructions	_	_	_	_	_	_	_	_	_	_	_	_	Е

Rev.4.00 Nov. 02, 2005 Page 274 of 304 REJ09B0143-0400






Figure B.1 Port 1 Block Diagram (P17)




Figure B.2 Port 1 Block Diagram (P14)




Figure B.3 Port 1 Block Diagram (P16, P15, P12, P10)




Figure B.4 Port 1 Block Diagram (P11)




Figure B.5 Port 2 Block Diagram (P22)

Rev.4.00 Nov. 02, 2005 Pag REJ09




Figure B.6 Port 2 Block Diagram (P21)




Figure B.7 Port 2 Block Diagram (P20)




Figure B.8 Port 5 Block Diagram (P57, P56)




Figure B.9 Port 5 Block Diagram (P55)




Figure B.10 Port 5 Block Diagram (P54 to P50)




Figure B.11 Port 7 Block Diagram (P76)

Rev.4.00 Nov. 02, 2005 Pag




Figure B.12 Port 7 Block Diagram (P75)




Figure B.13 Port 7 Block Diagram (P74)




Figure B.14 Port 8 Block Diagram (P84 to P81)

REJ09B0143-0400






Figure B.15 Port 8 Block Diagram (P80)




Figure B.16 Port B Block Diagram (PB3 to PB0)

impedance impedance Note: \* High level output when the pull-up MOS is in on state.



HD64F3670FX	HD64F3670FX	LQFP-48 (FI
HD64F3670FY	HD64F3670FY	LQFP-48 (FI

Rev.4.00 Nov. 02, 2005 Page 292 of 304 REJ09B0143-0400






Figure D.1 FP-64E Package Dimensions




Figure D.2 FP-48F Package Dimensions

Rev.4.00 Nov. 02, 2005 Page 294 of 304

REJ09B0143-0400






Figure D.3 FP-48B Package Dimensions

RENESAS

Rev.4.00 Nov. 02, 2005 Pag

Rev.4.00 Nov. 02, 2005 Page 296 of 304 REJ09B0143-0400



4. When the E7 or E8 is used, address breaks can either available to the user or for use by the E7

**Functions** 

emulator

Interface pin for the E10T, E7, or I

- address breaks are set as being used by the E7
- address break control registers must not be acc 5. When the E7 or E8 is used, NMI is an input/outp (open-drain in output mode).

## Note has been deleted.

Section 1 Overview	2 to 4	Note: * Can also be used for the E7 or E8 emulator
Figure 1.1 Internal Block		
Diagram		
Figure 1.2 Pin		
Arrangement (FP-64E)		
Figure 1.3 Pin		

**Type** 

E<sub>10</sub>T

6

Arrangement (FP-48F, FP-

Table 1.1 Pin Functions

1.4 Pin Functions

48B)



### Note has been deleted.

Section 5 Clock Pulse Generators	66	OSC <sub>1</sub> C <sub>1</sub>
Figure 5.3 Typical Connection to Crystal Resonator		OSC <sub>2</sub> $C_2$ $C_1 = C_2 = 10 \text{ to } 22 \text{ pF}$
Figure 5.5 Typical Connection to Ceramic Resonator	66	OSC <sub>2</sub> $C_1$ $C_2$ $C_1 = 5 \text{ to } 30 \text{ pF}$ $C_2 = 5 \text{ to } 30 \text{ pF}$
Section 7 ROM	79	The features of the 20-kbyte (4 kbytes of them are the control program area) flash memory built into HD6 are summarized below.
Table 7.2 Boot Mode Operation	85	Transmits data H'55 when data H'00  Transmits data H'55 when data H'00  H'55  H'55  H'55 reception

Rev.4.00 Nov. 02, 2005 Page 298 of 304

REJ09B0143-0400



Section 12 Watchdog Timer	160	Bit	Bit Nan	ne Descr	iption
12.2.1 Timer Control/Status Register WD (TCSRWD)		4	TCSRW	/E Timer Write	Control/Status Regi Enable
Section 14 A/D Converter 14.3.1 A/D Data Registers A to D (ADDRA to ADDRD)	206	Therefore byte access to ADDR should be done by the upper byte first then the lower one. Word acces possible. ADDR is initialized to H'0000.			
Section 17 Electrical Characteristics Table 17.2 DC	230	Item	Symbol	Applicable Pins	Test Condition
Characteristics (1)		Input high voltage		PB3 to PB0	_
		Input low voltage	V <sub>IL</sub>	RXD, P12 to P10, P17 to P14, P22 to P20, P57 to P50, P76 to P74, P84 to P80	V <sub>cc</sub> = 4.0 V to 5.5 V

160

Section 12 Watchdog

PB3 to PB0

11: Output toggles

Rev.4.00 Nov. 02, 2005 Page 300 of 304

REJ09B0143-0400



Memory Indirect29	Program/Program-Verify
Program-Counter Relative29	programming units
Register Direct27	Programming/Erasing in
Register Indirect28	User Program Mode
Register Indirect with Displacement 28	Software Protection
Register Indirect with Post-Increment 28	
Register Indirect with Pre-Decrement 28	
•	G
	General Registers
C	C
Clock Pulse Generators65	
Condition Field	I
Condition-Code Register (CCR)11	I/O Ports
CPU7	I/O Port Block Diagrams
	Instruction Set
	Arithmetic Operations
E	Instructions
Effective Address	Bit Manipulation Instructions
Effective Address Extension	Block Data Transfer Instruction
Electrical Characteristics	Branch Instructions
AC Characteristics	Data Transfer Instructions
DC Characteristics	Logic Operations Instructions
Exception Handling41	Shift Instructions
NMI48	System Control Instructions
Reset Exception Handling48	
-	

Address Break......55



Erase/Erase-Verity.....

erasing units..... Error Protection.....

Hardware Protection .....

Rev.4.00 Nov. 02, 2005 Pag

•	FLMCR1	81, 218
	FLMCR2	82, 218
0	GRA	141, 218
On-Board Programming Modes 83	GRB	141, 218
Operation Field	GRC	141, 218
•	GRD	141, 218
	IEGR1	43, 220
P	IEGR2	44, 220
Package1	IENR1	45, 220
Package Dimensions	IRR1	46, 220
Pin Arrangement	IWPR	47, 220
Power-down Modes	MSTCR1	73, 220
Sleep Mode	PCR1	97, 220
Standby Mode76	PCR2	100, 220
Subsleep Mode	PCR5	104, 220
Prescaler S	PCR7	108, 220
Product Code Lineup	PCR8	110, 220
Program Counter (PC)11	PDR1	97, 219
PWM Operation146	PDR2	101, 219
1	PDR5	104, 219
	PDR7	108, 219
	PDR8	111, 219
	PDRB	114, 220
Rev.4.00 Nov. 02, 2005 Page 302 of 304		
REJ09B0143-0400	ΕSΛS	

Memory Map..... 8

M

BARL..... 58, 219

BDRH ...... 58, 219 BDRL ..... 58, 219

BRR ...... 172, 218

EBR1...... 82, 218

FENR ...... 83, 218

TIERW	137, 218, 221, 224	$\mathbf{V}$
TIOR0		Vector Address
TIOR1	140, 218, 221, 224	
TMRW		
TMWD	161, 219, 222, 225	$\mathbf{W}$
TSR	166	Watchdog Timer
TSRW		Waterland Times
Register Field	26	

TCNTV...... 117, 218, 221, 224

TCORA......118, 218, 221, 224

TCORB...... 118, 218, 221, 224

TCRV0 ...... 118, 218, 221, 224 TCRV1 ...... 121, 218, 221, 224 

TCSRV ...... 120, 218, 221, 224

TCSRWD...... 160, 219, 222, 225

TCWD ...... 161, 219, 222, 225 TDR ...... 166, 219, 222, 224

RENESAS

Rev.4.00 Nov. 02, 2005 Pag

REJ09

overrun error .....

parity error .....

Stack Pointer (SP).....

System Clock Generator .....

Timer V.....

Timer W.....

T

Rev.4.00 Nov. 02, 2005 Page 304 of 304

REJ09B0143-0400



## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/3672 Group

Publication Date: 1st Edition, Mar, 2001

Rev.4.00, Nov. 02, 2005

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

©2005. Renesas Technology Corp. All rights reserved. Printed in Japan.

#### **RENESAS SALES OFFICES**

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: -886- (21) 6472-1001, Fax: -866- (21) 6415-2952

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852-2265-6688, Fax: <852-2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg, 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 > 2-799-63115, Fax: <82 > 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tel: <603> 7955-9390, Fax: <603> 7955-9510

# H8/3672 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MC68302EH20C MC7457RX1000LC MC7457RX1267LC MC7457VG1267LC A2C00010998 A A2C52004004 R5F117BCGNA#20
R5F52106BDLA#U0 R5S72690W266BG#U0 ADJ3400IAA5DOE MPC8245TVV266D MPC8245TZU300D MPC8260ACVVMHBB
MPC8323ECVRAFDCA MPC8323VRADDCA MPC8536ECVJAVLA BOXNUC5PGYH0AJ 20-668-0024 P1010NSN5DFB
P2010NSE2KHC P2010NSN2MHC P2020NXE2HHC P5020NSE7QMB P5020NSE7TNB P5020NSE7VNB LS1020ASN7KQB
LS1020AXN7HNB LS1020AXN7KQB A2C00010729 A A2C00039344 T1022NSE7MQB T1022NXN7PQB T1023NSE7MQA
T1024NXE7PQA T1042NSE7MQB T1042NSN7MQB T1042NXN7WQB T2080NSE8TTB T2080NSN8PTB T2080NXE8TTB
T2081NXN8TTB R5F101AFASP#V0 MC68302CEH20C TS68040MF33A MPC8260ACVVMIBB MPC8280CZUUPEA
MPC8313ECVRAFFC MPC8313ECVRAGDC MPC8313EVRADDC MPC8313EVRAFFC