Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8/3694 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer

H8 Family/H8/300H Tiny Series

H8/3694N HD64N3694G, HD6483694G, H8/3694F HD64F3694, HD64F3694G, H8/3694 HD6433694, HD6433694G, H8/3693 HD6433693, HD6433693G, H8/3692 HD6433692, HD6433692G, H8/3691 HD6433691, HD6433691G, H8/3690 HD6433690, HD6433690G

Renesas Electronics

www.renesas.com

Rev.5.00 2005.11

Rev.5.00 Nov. 02, 2005 Page ii of xxviii



- a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of an party's rights, originating in the use of any product data, diagrams, charts, programs, algorith
- circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, a
- subject to change by Renesas Technology Corp. without notice due to product improvements other reasons. It is therefore recommended that customers contact Renesas Technology Co
- an authorized Renesas Technology Corp. product distributor for the latest product informatio before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors.
- Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various
 - including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com 4. When using any or all of the information contained in these materials, including product data.
 - diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a t system before making a final decision on the applicability of the information and products. R Technology Corp. assumes no responsibility for any damage, liability or other loss resulting f
 - information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a designed or manufac system that is used under circumstances in which human life is potentially at stake. Please of
 - - Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor v considering the use of a product contained herein for any specific purposes, such as apparat systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they
 - be exported under a license from the Japanese government and cannot be imported into a c
 - other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or country of destination is prohibited.
 - 8. Please contact Renesas Technology Corp. for further details on these materials or the produ contained therein.

Rev.5.00 Nov. 02, 2005 Pa

Generally, the input pins of CMOS products are high-impedance input pins. If un are in their open states, intermediate levels are induced by noise in the vicinity, a through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

chip and a low level is input on the reset pin. During the period where the states a undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in the undefined state. For those products which have a reset function, reset the LSI impafter the power supply has been turned on.

The states of internal circuits are undefined until full power is supplied throughout

4. Prohibition of Access to Undefined or Reserved Addresses

Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test reg may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

Rev.5.00 Nov. 02, 2005 Page iv of xxviii



- CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Exincludes notes in relation to the descriptions given, and usage notes are given, as require final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier ve This does not include all of the revised contents. For details, see the actual locations in t

11. Index

manual.



Rev.5.00 Nov. 02, 2005 Pa

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/3694 Group to the target users.

Refer to the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for a detailed description of the H8/300H Series Software Manual for the H8/30

Notes on reading this manual:

• In order to understand the overall functions of the chip

instruction set.

Read the manual according to the contents. This manual can be roughly categorized in on the CPU, system control functions, peripheral functions and electrical characteristic

- In order to understand the details of the CPU's functions
- Read the H8/300H Series Software Manual.
- In order to understand the details of a register when its name is known

Read the index that is the final part of the manual to find the page number of the entry

register. The addresses, bits, and initial values of the registers are summarized in secti List of Registers.

Example: Bit order: The MSB is on the left and the LSB is on the right.

Notes:

When using the on-chip emulator (E7, E8) for H8/3694 program development and debug following restrictions must be noted.

- 1. The $\overline{\text{NMI}}$ pin is reserved for the E7 or E8, and cannot be used.
- 2. Pins P85, P86, and P87 cannot be used. In order to use these pins, additional hardward
- provided on the user board.
- 3. Area H'7000 to H'7FFF is used by the E7 or E8, and is not available to the user.
- 4. Area H'F780 to H'FB7F must on no account be accessed.

Rev.5.00 Nov. 02, 2005 Page vi of xxviii



| H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual | REJ10B0 |
|--|---------|
| Microcomputer Development Environment System H8S, H8/300 Series Simulator/Debugger User's Manual | ADE-702 |
| H8S, H8/300 Series High-Performance Embedded Workshop 3, Tutorial | REJ10B0 |
| H8S, H8/300 Series High-Performance Embedded Workshop 3, User's Manual | REJ10B0 |
| Application notes: | |
| Document Title | Docume |
| H8S, H8/300 Series C/C++ Compiler Package Application Note | REJ05B0 |
| Single Power Supply F-ZTAT [™] On-Board Programming | ADE-502 |
| | |

Document Title

Document Title

H8/3694 Group Hardware Manual

H8/300H Series Software Manual

User's manuals for development tools:



Rev.5.00 Nov. 02, 2005 Pag

Docume

This mar

REJ09B

Docume

Rev.5.00 Nov. 02, 2005 Page viii of xxviii



| | 2.2.2 | Program Counter (PC) |
|-----|---------|---|
| | 2.2.3 | Condition-Code Register (CCR) |
| 2.3 | Data F | Formats |
| | 2.3.1 | General Register Data Formats |
| | 2.3.2 | Memory Data Formats |
| 2.4 | Instruc | ction Set |
| | 2.4.1 | Table of Instructions Classified by Function |
| | 2.4.2 | Basic Instruction Formats |
| 2.5 | Addre | ssing Modes and Effective Address Calculation |
| | 2.5.1 | Addressing Modes |
| | 2.5.2 | Effective Address Calculation |
| 2.6 | Basic | Bus Cycle |
| | 2.6.1 | Access to On-Chip Memory (RAM, ROM) |
| | 2.6.2 | On-Chip Peripheral Modules |
| 2.7 | CPU S | States |
| 2.8 | Usage | Notes |
| | 2.8.1 | Notes on Data Access to Empty Areas |
| | 2.8.2 | EEPMOV Instruction |
| | 2.8.3 | Bit Manipulation Instruction |
| Sec | tion 3 | Exception Handling |
| 3.1 | | tion Sources and Vector Address |
| 3.2 | _ | er Descriptions |
| | 3.2.1 | - |
| | 3.2.2 | Interrupt Edge Select Register 2 (IEGR2) |
| | 3.2.3 | Interrupt Enable Register 1 (IENR1) |
| | 3.2.4 | Interrupt Flag Register 1 (IRR1) |
| | | |

2.2.1

2.2 Register Configuration.....

General Registers



Rev.5.00 Nov. 02, 2005 Page

| | Sect | ion 4 | Address Break |
|----------------------------|------|-------|---|
| | 4.1 | | er Descriptions |
| | | 4.1.1 | |
| | | 4.1.2 | Address Break Status Register (ABRKSR) |
| | | 4.1.3 | Break Address Registers (BARH, BARL) |
| | | 4.1.4 | Break Data Registers (BDRH, BDRL) |
| | 4.2 | | ion |
| | | - p | |
| | Sect | ion 5 | Clock Pulse Generators |
| 5.1 System Clock Generator | | | |
| | | • | Connecting Crystal Resonator |
| | | | Connecting Ceramic Resonator |
| | | | External Clock Input Method |
| | 5.2 | | ock Generator |
| | 5.4 | 5.2.1 | Connecting 32.768-kHz Crystal Resonator |
| | | ا.∠.1 | Connecting 32.700-K112 Crystal Resolution |

5.2.2

5.3.1

5.3.2

5.4.1

5.4.2

6.1.1

6.1.2

5.3

5.4

6.1



Pin Connection when Not Using Subclock.....

Prescaler S

Prescaler W.....

Note on Resonators.....

Notes on Board Design

System Control Register 1 (SYSCR1).....

System Control Register 2 (SYSCR2).....

Prescalers

Usage Notes....

Register Descriptions

Section 6 Power-Down Modes.....

| 7.2 | Registe | er Descriptions |
|------|---------|--|
| | 7.2.1 | Flash Memory Control Register 1 (FLMCR1) |
| | 7.2.2 | Flash Memory Control Register 2 (FLMCR2) |
| | 7.2.3 | Erase Block Register 1 (EBR1) |
| | 7.2.4 | Flash Memory Power Control Register (FLPWCR) |
| | 7.2.5 | Flash Memory Enable Register (FENR) |
| 7.3 | On-Bo | ard Programming Modes |
| | 7.3.1 | Boot Mode |
| | 7.3.2 | Programming/Erasing in User Program Mode |
| 7.4 | Flash N | Memory Programming/Erasing |
| | 7.4.1 | Program/Program-Verify |
| | 7.4.2 | Erase/Erase-Verify |
| | 7.4.3 | Interrupt Handling when Programming/Erasing Flash Memory |
| 7.5 | Progra | m/Erase Protection |
| | 7.5.1 | Hardware Protection |
| | 7.5.2 | Software Protection |
| | 7.5.3 | Error Protection |
| 7.6 | Progra | mmer Mode |
| 7.7 | Power- | -Down States for Flash Memory |
| C. | . 0 | DAM |
| Sect | 10n 8 | RAM |
| Sect | tion 9 | I/O Ports |
| 9.1 | | |
| | 9.1.1 | Port Mode Register 1 (PMR1) |

Section 7 ROM

Block Configuration....

7.1

9.1.2

9.1.3



Port Control Register 1 (PCR1).....

Port Data Register 1 (PDR1).....

Rev.5.00 Nov. 02, 2005 Page

| 9.5 | Port 8 | |
|-------|---------|--------------------------------|
| | 9.5.1 | Port Control Register 8 (PCR8) |
| | 9.5.2 | Port Data Register 8 (PDR8) |
| | 9.5.3 | Pin Functions |
| 9.6 | Port B | |
| | 9.6.1 | Port Data Register B (PDRB) |
| Secti | on 10 | Timer A |
| 10.1 | | es |
| 10.2 | Input/C | Output Pins |
| 10.3 | - | er Descriptions |
| | 10.3.1 | |
| | 10.3.2 | Timer Counter A (TCA) |
| 10.4 | Operati | ion |
| | _ | Interval Timer Operation |
| | 10.4.2 | Clock Time Base Operation |
| | | Clock Output |
| 10.5 | | Note |
| Secti | on 11 | Timer V |
| 11.1 | | es |
| 11.2 | | Output Pins |
| 11.3 | - | er Descriptions |
| | _ | Timer Counter V (TCNTV) |

Pin Functions

Port Control Register 7 (PCR7)

Port Data Register 7 (PDR7)

Pin Functions

Port 7.....

9.3.5

9.4.1 9.4.2

9.4.3

9.4

| 1 | 12.2 | Input/O | Output Pins |
|---|------|---------|--|
| 1 | 12.3 | Registe | r Descriptions |
| | | 12.3.1 | Timer Mode Register W (TMRW) |
| | | 12.3.2 | Timer Control Register W (TCRW) |
| | | 12.3.3 | Timer Interrupt Enable Register W (TIERW) |
| | | 12.3.4 | Timer Status Register W (TSRW) |
| | | 12.3.5 | Timer I/O Control Register 0 (TIOR0) |
| | | 12.3.6 | Timer I/O Control Register 1 (TIOR1) |
| | | 12.3.7 | Timer Counter (TCNT) |
| | | 12.3.8 | General Registers A to D (GRA to GRD) |
| 1 | 12.4 | | on |
| | | 12.4.1 | Normal Operation |
| | | 12.4.2 | PWM Operation |
| 1 | 12.5 | Operati | on Timing |
| | | 12.5.1 | TCNT Count Timing |
| | | 12.5.2 | Output Compare Output Timing |
| | | 12.5.3 | Input Capture Timing |
| | | 12.5.4 | Timing of Counter Clearing by Compare Match |
| | | 12.5.5 | Buffer Operation Timing |
| | | | Timing of IMFA to IMFD Flag Setting at Compare Match |
| | | 12.5.7 | Timing of IMFA to IMFD Setting at Input Capture |
| | | 12.5.8 | Timing of Status Flag Clearing |
| 1 | 12.6 | | Notes |
| | | | |
| S | | | Watchdog Timer |
| 1 | 13.1 | Feature | S |
| 1 | 13.2 | Registe | r Descriptions |
| | | | |
| | | | Rev.5.00 Nov. 02, 2005 Page |
| | | | RENESAS |
| | | | |
| | | | |
| | | | |
| | | | |

| | 14.4.4 | Senai Data Reception |
|-------|----------|---|
| 14.5 | Operati | ion in Clocked Synchronous Mode |
| | 14.5.1 | Clock |
| | 14.5.2 | SCI3 Initialization |
| | 14.5.3 | Serial Data Transmission |
| | 14.5.4 | Serial Data Reception (Clocked Synchronous Mode) |
| | 14.5.5 | Simultaneous Serial Data Transmission and Reception |
| 14.6 | Multip | rocessor Communication Function |
| | 14.6.1 | Multiprocessor Serial Data Transmission |
| | | Multiprocessor Serial Data Reception |
| 14.7 | Interru | pts |
| 14.8 | Usage | Notes |
| | 14.8.1 | Break Detection and Processing |
| | 14.8.2 | Mark State and Break Sending |
| | 14.8.3 | Receive Error Flags and Transmit Operations |
| | | (Clocked Synchronous Mode Only) |
| | 14.8.4 | Receive Data Sampling Timing and Reception Margin |
| | | in Asynchronous Mode |
| | | |
| | | |
| Rev.5 | .00 Nov. | 02, 2005 Page xiv of xxviii |
| | | , ·g- · ··· /v····· |

14.3.3 Transmit Shift Register (TSR).....

14.3.8 Bit Rate Register (BRR) 14.4 Operation in Asynchronous Mode 14.4.1 Clock..... 14.4.2 SCI3 Initialization..... 14.4.3 Data Transmission

RENESAS

Transmit Data Register (TDR)..... Serial Mode Register (SMR) Serial Control Register 3 (SCR3) Serial Status Register (SSR)

| 15. | 4 Operation | |
|-----|--|-----|
| | 15.4.1 I ² C Bus Format | |
| | 15.4.2 Master Transmit Operation | |
| | 15.4.3 Master Receive Operation | |
| | 15.4.4 Slave Transmit Operation | |
| | 15.4.5 Slave Receive Operation | |
| | 15.4.6 Clocked Synchronous Serial Format | |
| | 15.4.7 Noise Canceler | |
| | 15.4.8 Example of Use | |
| 15. | 5 Interrupt Request | |
| 15. | 6 Bit Synchronous Circuit | |
| 15. | 7 Usage Notes | |
| | 15.7.1 Issue (Retransmission) of Start/Stop Conditions | |
| | 15.7.2 WAIT Setting in I ² C Bus Mode Register (ICMR) | |
| | | |
| Se | ction 16 A/D Converter | |
| 16. | 1 Features | ••• |
| 16. | 2 Input/Output Pins | ••• |
| 16. | 3 Register Descriptions | ••• |
| | 16.3.1 A/D Data Registers A to D (ADDRA to ADDRD) | |
| | 16.3.2 A/D Control/Status Register (ADCSR) | |
| | 16.3.3 A/D Control Register (ADCR) | ••• |
| 16. | 4 Operation | ••• |
| | 16.4.1 Single Mode | ••• |
| | 16.4.2 Scan Mode | ••• |
| | 16.4.3 Input Sampling and A/D Conversion Time | ••• |
| | 16.4.4 External Trigger Input Timing | ••• |
| | | |
| | Rev.5.00 Nov. 02, 2005 P | aç |
| | RENESAS | |
| | | |
| | | |
| | | |
| | | |

| | 17.4.3 | Start Condition |
|-------|---------|---|
| | 17.4.4 | Stop Condition |
| | 17.4.5 | Acknowledge |
| | 17.4.6 | Slave Addressing |
| | | Write Operations |
| | 17.4.8 | Acknowledge Polling |
| | | Read Operation |
| 17.5 | Usage ! | Notes |
| | 17.5.1 | Data Protection at V _{CC} On/Off |
| | 17.5.2 | Write/Erase Endurance |
| | 17.5.3 | Noise Suppression Time |
| | | |
| Secti | ion 18 | Power-On Reset and Low-Voltage Detection Circuits (Option |
| 18.1 | Feature | es |
| 18.2 | Registe | er Descriptions |
| | 18.2.1 | Low-Voltage-Detection Control Register (LVDCR) |
| | 18.2.2 | Low-Voltage-Detection Status Register (LVDSR) |
| 18.3 | Operati | ion |
| | 18.3.1 | Power-On Reset Circuit |
| | 18.3.2 | Low-Voltage Detection Circuit |
| | | |
| Secti | ion 19 | Power Supply Circuit |
| 19.1 | When I | Using Internal Power Supply Step-Down Circuit |
| 19.2 | When I | Not Using Internal Power Supply Step-Down Circuit |
| | | |

Rev.5.00 Nov. 02, 2005 Page xvi of xxviii

RENESAS

| | 21.2.7 EEPROM Characteristics |
|---|--|
| | 21.2.8 Power-Supply-Voltage Detection Circuit Characteristics (Optional) |
| | 21.2.9 Power-On Reset Circuit Characteristics (Optional) |
| 2 | .3 Electrical Characteristics |
| | (Mask-ROM Version, EEPROM Stacked Mask-ROM Version) |
| | 21.3.1 Power Supply Voltage and Operating Ranges |
| | 21.3.2 DC Characteristics |
| | 21.3.3 AC Characteristics |
| | 21.3.4 A/D Converter Characteristics |
| | 21.3.5 Watchdog Timer Characteristics |
| | 21.3.6 EEPROM Characteristics |
| | 21.3.7 Power-Supply-Voltage Detection Circuit Characteristics (Optional) |
| | 21.3.8 Power-On Reset Circuit Characteristics (Optional) |
| 2 | .4 Operation Timing |
| 2 | .5 Output Load Condition |
| | |
| I | ppendix A Instruction Set |
| A | 1 Instruction List |
| A | 2 Operation Code Map |
| A | 3 Number of Execution States |
| A | 4 Combinations of Instructions and Addressing Modes |
| | |
| I | ppendix B I/O Port Block Diagrams |
| I | |
| I | Port States in Each Operating State |
| | |
| I | ppendix C Product Code Lineup |
| | |
| | Rev.5.00 Nov. 02, 2005 Page |
| | RENESAS |
| | |
| | |
| | |

21.2.5 Watchdog Timer Characteristics.21.2.6 Flash Memory Characteristics.

Rev.5.00 Nov. 02, 2005 Page xviii of xxviii



| Figure 2.1 | Memory Map (1) |
|------------|---|
| Figure 2.1 | Memory Map (2) |
| | Memory Map (3) |
| | CPU Registers |
| | Usage of General Registers |
| Figure 2.4 | Relationship between Stack Pointer and Stack Area |
| Figure 2.5 | General Register Data Formats (1) |
| Figure 2.5 | General Register Data Formats (2) |
| - | Memory Data Formats |
| | Instruction Formata |

Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access).....

Figure 2.11 CPU Operation States
Figure 2.12 State Transitions

Section 2 CPU

Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same A

Section 3 Exception Handling Figure 3.1 Reset Sequence.....

Figure 3.2 Stack Status after Exception Handling

Figure 3.3 Interrupt Sequence......

Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure.

Section 4 Address Break

Figure 4.1 Block Diagram of Address Break.....

Figure 4.1 Block Diagram of Address Break.

Figure 4.2 Address Break Interrupt Operation Example (1).....

Figure 4.2 Address Break Interrupt Operation Example (2).....

RENESAS

Rev.5.00 Nov. 02, 2005 Pag

| U | 1 Example of Incorrect Board Design |
|------------|--|
| | Power-Down Modes |
| Figure 6.1 | Mode Transition Diagram |
| Section 7 | ROM |
| Figure 7.1 | Flash Memory Block Configuration. |
| Figure 7.2 | Programming/Erasing Flowchart Example in User Program Mode |
| Figure 7.3 | Program/Program-Verify Flowchart |
| Figure 7.4 | Erase/Erase-Verify Flowchart |
| Section 9 | I/O Ports |
| Figure 9.1 | Port 1 Pin Configuration |
| | Port 2 Pin Configuration |
| | Port 5 Pin Configuration |
| Figure 9.4 | Port 7 Pin Configuration |
| Figure 9.5 | Port 8 Pin Configuration |
| Figure 9.6 | Port B Pin Configuration |
| Section 10 | Timer A |
| Figure 10. | 1 Block Diagram of Timer A |

Figure 11.1 Block Diagram of Timer V

Figure 11.2 Increment Timing with Internal Clock

Figure 11.3 Increment Timing with External Clock

Figure 11.4 OVF Set Timing

Figure 11.5 CMFA and CMFB Set Timing

Figure 11.6 TMOV Output Timing

Figure 11.7 Clear Timing by Compare Match
Figure 11.8 Clear Timing by TMRIV Input

Rev.5.00 Nov. 02, 2005 Page xx of xxviii

Section 11 Timer V

RENESAS

| Figure 12.11 | Buffer Operation Example (Output Compare) |
|--------------|---|
| Figure 12.12 | PWM Mode Example |
| | (TOB, TOC, and TOD = 0: initial output values are set to 0) |
| Figure 12.13 | PWM Mode Example |
| | (TOB, TOC, and TOD = 1: initial output values are set to 1) |
| Figure 12.14 | Count Timing for Internal Clock Source |
| Figure 12.15 | Count Timing for External Clock Source |
| Figure 12.16 | Output Compare Output Timing |
| Figure 12.17 | Input Capture Input Signal Timing |
| Figure 12.18 | Timing of Counter Clearing by Compare Match |
| Figure 12.19 | Buffer Operation Timing (Compare Match) |
| Figure 12.20 | Buffer Operation Timing (Input Capture) |
| Figure 12.21 | Timing of IMFA to IMFD Flag Setting at Compare Match |
| Figure 12.22 | Timing of IMFA to IMFD Flag Setting at Input Capture |
| Figure 12.23 | Timing of Status Flag Clearing by CPU |
| Figure 12.24 | Contention between TCNT Write and Clear |
| Figure 12.25 | Internal Clock Switching and TCNT Operation |
| Figure 12.26 | When Compare Match and Bit Manipulation Instruction to TCRW |
| | Occur at the Same Timing |
| | |

Section 13 Watchdog Timer

Figure 12.6 Toggle Output Example (TOA = 0, TOB = 1)

Figure 12.7 Input Capture Operating Example

Figure 12.8 Buffer Operation Example (Input Capture)

Figure 12.9 PWM Mode Example (1)

Figure 12.10 PWM Mode Example (2)

RENESAS

Rev.5.00 Nov. 02, 2005 Pag

| Figure 14.9 | Data Format in Clocked Synchronous Communication |
|--------------|--|
| Figure 14.10 | Example of SCI3 Operation in Transmission in Clocked Synchronous Mod |
| Figure 14.11 | Sample Serial Transmission Flowchart (Clocked Synchronous Mode) |
| Figure 14.12 | Example of SCI3 Reception Operation in Clocked Synchronous Mode |
| Figure 14.13 | Sample Serial Reception Flowchart (Clocked Synchronous Mode) |
| Figure 14.14 | Sample Flowchart of Simultaneous Serial Transmit |
| | and Receive Operations (Clocked Synchronous Mode) |
| Figure 14.15 | Example of Communication Using Multiprocessor Format |
| | (Transmission of Data H'AA to Receiving Station A) |
| Figure 14.16 | Sample Multiprocessor Serial Transmission Flowchart |
| Figure 14.17 | Sample Multiprocessor Serial Reception Flowchart (1) |
| Figure 14.17 | Sample Multiprocessor Serial Reception Flowchart (2) |
| Figure 14.18 | Example of SCI3 Operation in Reception Using Multiprocessor Format |
| | (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) |
| Figure 14.19 | Receive Data Sampling Timing in Asynchronous Mode |
| | Figure 14.10 Figure 14.11 Figure 14.13 Figure 14.14 Figure 14.15 Figure 14.16 Figure 14.17 Figure 14.17 Figure 14.18 |

Figure 15.1 Block Diagram of I²C Bus Interface 2.

Figure 15.2 External Circuit Connections of I/O Pins.

Figure 15.3 I²C Bus Formats.

Figure 15.4 I²C Bus Timing.

Figure 15.5 Master Transmit Mode Operation Timing (1).

Figure 15.6 Master Transmit Mode Operation Timing (2).

Figure 15.7 Master Receive Mode Operation Timing (1).

Figure 15.8 Master Receive Mode Operation Timing (2)

Section 15 I²C Bus Interface 2 (IIC2)

Rev.5.00 Nov. 02, 2005 Page xxii of xxviii



| Figure 16.2 | A/D Conversion Timing |
|-------------|---|
| | External Trigger Input Timing |
| | A/D Conversion Accuracy Definitions (1) |
| _ | A/D Conversion Accuracy Definitions (2) |
| | Analog Input Circuit Example |
| Section 17 | |
| Figure 17.1 | Block Diagram of EEPROM |
| | EEPROM Bus Format and Bus Timing |
| | Byte Write Operation |
| | Page Write Operation |
| - | Current Address Read Operation |
| - | Random Address Read Operation |
| - | Sequential Read Operation (when current address read is used) |
| Section 18 | Power-On Reset and Low-Voltage Detection Circuits (Optional) |

Figure 18.1 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Ci Figure 18.2 Operational Timing of Power-On Reset Circuit.....

Figure 16.1 Block Diagram of A/D Converter

Figure 18.3 Operational Timing of LVDR Circuit Figure 18.4 Operational Timing of LVDI Circuit..... Figure 18.5 Timing for Operation/Release of Low-Voltage Detection Circuit

Section 16 A/D Converter

Section 19 Power Supply Circuit

Figure 19.1 Power Supply Connection when Internal Step-Down Circuit is Used

Figure 19.2 Power Supply Connection when Internal Step-Down Circuit is Not Used ...

Figure 21.1 System Clock Input Timing.....

Section 21 Electrical Characteristics

RENESAS

Figure 21.2 RES Low Width Timing....

Rev.5.00 Nov. 02, 2005 Page

| Figure B.17 Port B Block Diagram (PB7 to PB0) |
|---|
| rigure B.17 Tott B Block Diagram (1 B7 to 1 B0) |
| Appendix D Package Dimensions |
| Figure D.1 FP-64E Package Dimensions |
| Figure D.2 FP-64A Package Dimensions |
| Figure D.3 FP-48F Package Dimensions. |
| Figure D.4 FP-48B Package Dimensions |
| Figure D.5 TNP-48 Package Dimensions |
| Appendix E EEPROM Stacked-Structure Cross-Sectional View Figure E.1 EEPROM Stacked-Structure Cross-Sectional View |
| |

RENESAS

Figure B.5 Port 2 Block Diagram (P22)

Figure B.6 Port 2 Block Diagram (P21)

Figure B.7 Port 2 Block Diagram (P20)

Figure B.8 Port 5 Block Diagram (P57, P56)

Figure B.9 Port 5 Block Diagram (P55)

Figure B.10 Port 5 Block Diagram (P54 to P50)

Figure B.11 Port 7 Block Diagram (P76)

Figure B.12 Port 7 Block Diagram (P75)

Figure B.13 Port 7 Block Diagram (P75)

Figure B.14 Port 8 Block Diagram (P87 to P85)

Figure B.15 Port 8 Block Diagram (P84 to P81)

Figure B.16 Port 8 Block Diagram (P80)

| Table 2.6 | Bit Manipulation Instructions (2) |
|------------|--|
| Table 2.7 | Branch Instructions |
| Table 2.8 | System Control Instructions |
| Table 2.9 | Block Data Transfer Instructions |
| Table 2.10 | Addressing Modes |
| Table 2.11 | Absolute Address Access Ranges |
| Table 2.12 | Effective Address Calculation (1) |
| Table 2.12 | Effective Address Calculation (2) |
| Section 3 | Exception Handling |
| Table 3.1 | Exception Sources and Vector Address |
| Table 3.2 | Interrupt Wait States |
| Section 4 | Address Break |
| Table 4.1 | Access and Data Bus Used |
| Section 5 | Clock Pulse Generators |
| Table 5.1 | Crystal Resonator Parameters |
| Table 3.1 | Crystal Resolution 1 arameters |
| Section 6 | Power-Down Modes |
| Table 6.1 | Operating Frequency and Waiting Time |
| Table 6.2 | Transition Mode after SLEEP Instruction Execution and Interrupt Handli |
| Table 6.3 | Internal State in Each Operating Mode |
| | |

Shift Instructions

Bit Manipulation Instructions (1).....

Table 2.5

Table 2.6

Section 7 ROM

Table 7.1

Table 7.2

Table 7.3

Table 7.4



Setting Programming Modes

Boot Mode Operation

of LSI Bit Rate is Possible

System Clock Frequencies for which Automatic Adjustment

| Section 15 | I ² C Bus Interface 2 (IIC2) |
|------------|---|
| Table 14.6 | SCI3 Interrupt Requests |
| Table 14.5 | SSR Status Flags and Receive Data Handling |
| | (Clocked Synchronous Mode) (2) |
| Table 14.4 | Examples of BRR Settings for Various Bit Rates |
| | (Clocked Synchronous Mode) (1) |
| Table 14.4 | Examples of BBR Setting for Various Bit Rates |
| Table 14.3 | Maximum Bit Rate for Each Frequency (Asynchronous Mode) |
| Table 14.2 | Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3 |
| Table 14.2 | Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2 |
| Table 14.2 | Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1 |
| Table 14.1 | Pin Configuration. |
| | |

Section 14 Serial Communication Interface 3 (SCI3)

Pin Configuration.

Interrupt Requests

Time for Monitoring SCL

A/D Conversion Time (Single Mode).....

Table 12.2

Table 15.1

Table 15.2 Table 15.3

Table 154

Table 16.1

Table 16.2 Table 16.3

Section 16 A/D Converter

Rev.5.00 Nov. 02, 2005 Page xxvi of xxviii

RENESAS

| Table 21.12 | DC Characteristics (3) |
|-------------|--|
| Table 21.13 | AC Characteristics |
| Table 21.14 | I ² C Bus Interface Timing |
| Table 21.15 | Serial Communication Interface (SCI) Timing |
| Table 21.16 | A/D Converter Characteristics |
| Table 21.17 | Watchdog Timer Characteristics |
| Table 21.18 | EEPROM Characteristics |
| Table 21.19 | Power-Supply-Voltage Detection Circuit Characteristics |
| Table 21.20 | Power-On Reset Circuit Characteristics |
| Appendix A | Instruction Set |
| Table A.1 | Instruction Set |
| Table A.2 | Operation Code Map (1) |
| Table A.2 | Operation Code Map (2) |
| Table A.2 | Operation Code Map (3) |
| 1 aut A.Z | Operation Code Map (3) |
| Table A.2 | Number of Cycles in Each Instruction |
| | |

A/D Converter Characteristics Watchdog Timer Characteristics

Flash Memory Characteristics

EEPROM Characteristics Power-Supply-Voltage Detection Circuit Characteristics.....

Power-On Reset Circuit Characteristics....

DC Characteristics (1)..... DC Characteristics (2)

Table 21.6

Table 21.7

Table 21.8 Table 21.9

Table 21.10

Table 21.11 Table 21.12

Table 21.12

Table A.5

Combinations of Instructions and Addressing Modes

Rev.5.00 Nov. 02, 2005 Page xxviii of xxviii



| — Timer W (16-bit timer) |
|--|
| — Watchdog timer |
| SCI (Asynchronous or clocked synchronous serial communication interface) |
| — I ² C Bus Interface (conforms to the I ² C bus interface format that is advocated by I |
| Electronics) |
| — 10-bit A/D converter |

— Timer A (can be used as a time base for a clock)

— Timer V (8-bit timer)

REJ09

| General I/O ports |
|---|
| — I/O pins: 29 I/O pins (27 I/O pins for H8/3694N), including 8 large current ports (|
| $mA, @V_{OL} = 1.5 V)$ |
| — Input-only pins: 8 input pins (also used for analog input) |
| EEPROM interface (only for H8/3694N) |
| — I ² C bus interface (conforms to the I ² C bus interface format that is advocated by Ph |
| Electronics) |

H8/3693

H8/3692

H8/3691

H8/3690

H8/3694N ---

EEPROM

(512 bytes)

stacked

version

Flash

memory

version

version

Mask-ROM

HD6433693

HD6433692

HD6433691

HD6433690

HD6433693G

HD6433692G

HD6433691G

HD6433690G

HD64N3694G

HD6483694G

1,024 Dytes

1,024 bytes

512 bytes

512 bytes

512 bytes

2,048 bytes

32 kbytes 1,024 bytes

24 kbytes

16 kbytes

12 kbytes

8 kbytes

32 kbytes

Note: F-ZTAT TM is a trademark of Renesas Technology Corp.

Supports various power-down modes

Rev.5.00 Nov. 02, 2005 Page 2 of 418

RENESAS

Rev.5.00 Nov. 02, 2005 P

REJ09




Figure 1.1 Internal Block Diagram of H8/3694 Group of F-ZTAT™ and Mask-ROM Versions

Rev.5.00 Nov. 02, 2005 Page 4 of 418

REJ09B0028-0500

P14/IRQ0 +







Figure 1.2 Internal Block Diagram of H8/3694N (EEPROM Stacked Versi

Rev.5.00 Nov. 02, 2005 P

REJ09



(FP-64E, FP-64A)




Figure 1.4 Pin Arrangement of H8/3694 Group of F-ZTAT[™] and Mask-ROM (FP-48F, FP-48B, TNP-48)




Figure 1.5 Pin Arrangement of H8/3694N (EEPROM Stacked Version)
(FP-64E)

Rev.5.00 Nov. 02, 2005 Page 8 of 418 REJ09B0028-0500

RENESAS

| | ^ 2 | 4 | 2 | Output | Clock Pulse Generators, for a typical connection. |
|-------------------|------------|---------------------|----------|--------|---|
| System control | RES | 7 | 5 | Input | Reset pin. The pull-up resistor (typ. 1 incorporated. When driven low, the c reset. |
| | TEST | 8 | 6 | Input | Test pin. Connect this pin to Vss. |
| Interrupt pins | NMI | 35 | 25 | Input | Non-maskable interrupt request input sure to pull-up by a pull-up resistor. |
| | IRQ0 to | 51 to 54 | 37 to 40 | Input | External interrupt request input pins. the rising or falling edge. |
| | WKP0 to | 13, 14, 19 to 22 | 11 to 16 | Input | External interrupt request input pins. the rising or falling edge. |
| | | | | | |

 AV_{cc}

 V_{cl}

OSC₁

OSC₂

X1

X2

Clock

pins

3

6

11

10

5

4

1

4

9

8

3

2

Input

Input

Input

Output

Input

Output



REJ09

power supply (UV).

Analog power supply pin for the A/D

When the A/D converter is not used, this pin to the system power supply.

Internal step-down power supply pin. capacitor of around 0.1 µF between t and the Vss pin for stabilization.

These pins connect with crystal or ce

resonator for the system clock, or car


See section 5, Clock Pulse Generato

These pins connect with a 32.768 kH resonator for the subclock. See section

to input an external clock.

typical connection.

| | | | | <u> </u> | <u> </u> |
|--------------------------------|---------------------------------|--|--------------------------------|---------------------------|--|
| | FTIOA to FTIOD | 37 to 40 | 27 to 30 | I/O | Output compare output/input capt PWM output pin |
| ² C bus nterface | SDA | 26*1 | 20 | I/O | IIC data I/O pin. Can directly drive NMOS open-drain output. |
| (IIC) | SCL | 27*1 | 21 | I/O (EEPROM: Input) | IIC clock I/O pin. Can directly drive by NMOS open-drain output. |
| Serial . | TXD | 46 | 36 | Output | Transmit data output pin |
| communi- cation | RXD | 45 | 35 | Input | Receive data input pin |
| interface (SCI) | SCK3 | 44 | 34 | I/O | Clock I/O pin |
| A/D converter | AN7 to AN0 | 55 to 62 | 41 to 48 | Input | Analog input pin |
| | ADTRG | 22 | 16 | Input | A/D converter trigger input pin. |
| I/O ports | PB7 to PB0 | 55 to 62 | 41 to 48 | Input | 8-bit input port. |
| | P17 to P14, P12 to P10 | 51 to 54, 23 to 25 | 37 to 40 17 to 19 | I/O | 7-bit I/O port. |
| | P22 to P20 | 44 to 46 | 34 to 36 | I/O | 3-bit I/O port. |
| | P57 to P50 | 13, 14, 19 to 22, 26* ² , 27* ² | 20, 21, 13 to 16, 11, 12 | I/O | 8-bit I/O port |
| | | | | | |



Timer W FTCI

36

26

Input

External event input pin.

| | D 500 N 00 0005 D |
|---------|------------------------------------|
| RENESAS | Rev.5.00 Nov. 02, 2005 Pa REJ09 |
| | |
| | |

2. The P57 and P56 pins are not available in the H8/3694N.

Rev.5.00 Nov. 02, 2005 Page 12 of 418 REJ09B0028-0500



General-register architecture — Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16 registers, or eight 32-bit registers Sixty-two basic instructions

— Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]

- - 8/16/32-bit data transfer and arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
- Register direct [Rn]
 - Register indirect [@ERn]

 - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
 - Absolute address [@aa:8, @aa:16, @aa:24]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
- Memory indirect [@@aa:8] • 64-kbyte address space
- High-speed operation
 - All frequently-used instructions execute in one or two states

 - 8/16/32-bit register-register add/subtract
 - $--8 \times 8$ -bit register-register multiply : 14 states
 - 16 ÷ 8-bit register-register divide : 14 states
 - 16×16 -bit register-register multiply : 22 states
 - 32 ÷ 16-bit register-register divide : 22 states
- Power-down state

CPU30H2D 000120030300

— Transition to power-down state by SLEEP instruction






Figure 2.1 Memory Map (1)

Rev.5.00 Nov. 02, 2005 Page 14 of 418 REJ09B0028-0500






Figure 2.1 Memory Map (2)



register
Not used

Figure 2.1 Memory Map (3)

Rev.5.00 Nov. 02, 2005 Page 16 of 418 REJ09B0028-0500






Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-b registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers



Figure 2.4 Relationship between Stack Pointer and Stack Area

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. T of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized start address is loaded by the vector address generated during reset exception-handling start address.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is init by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.



Rev.5.00 Nov. 02, 2005 Pa

| | | | | NEG.W instruction is executed, the H flag is set there is a carry or borrow at bit 11, and cleared otherwise. When the ADD.L, SUB.L, CMP.L, o instruction is executed, the H flag is set to 1 if t carry or borrow at bit 27, and cleared to 0 other |
|---|---|-----------|-----|--|
| 4 | U | Undefined | R/W | User Bit |
| | | | | Can be written and read by software using the STC, ANDC, ORC, and XORC instructions. |
| 3 | N | Undefined | R/W | Negative Flag |

R/W

R/W

R/W

sign bit.

Zero Flag

Overflow Flag

Carry Flag

indicate non-zero data.

cleared to 0 at other times.

Whieli the ADD.D, ADDX.D, GOD.D, GODX.D, V or NEG.B instruction is executed, this flag is se there is a carry or borrow at bit 3, and cleared otherwise. When the ADD.W, SUB.W, CMP.W

Stores the value of the most significant bit of d

Set to 1 to indicate zero data, and cleared to 0

Set to 1 when an arithmetic overflow occurs, a

| Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by: |
|--|
| Add instructions, to indicate a carry |
| Subtract instructions, to indicate a borrow |
| Shift and rotate instructions, to indicate a c |
| The carry flag is also used as a bit accumulato manipulation instructions. |
| |

Undefined

Undefined

Undefined

RENESAS

Rev.5.00 Nov. 02, 2005 Page 20 of 418

2

1

0

Z

٧

С

REJ09B0028-0500




Figure 2.5 General Register Data Formats (1)

| | | - 1 | | | | | | - | | - | | | | | | 1 |
|----------------------------|----|-----|------|------|------|------|------|---|------|---|------|------|------|------|------|-------|
| | MS | BB | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | |
| [Legend] | | | | | | | | | | | | | | | | |
| ERn: General register ER | | | | | | | | | | | | | | | | |
| En: General register E | | | | | | | | | | | | | | | | |
| Rn: General register R | | | | | | | | | | | | | | | | |
| RnH: General register RH | | | | | | | | | | | | | | | | |
| RnL: General register RL | | | | | | | | | | | | | | | | |
| MSB: Most significant bit | | | | | | | | | | | | | | | | |
| LSB: Least significant bit | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | |

Figure 2.5 General Register Data Formats (2)

Rev.5.00 Nov. 02, 2005 Page 22 of 418 REJ09B0028-0500






Figure 2.6 Memory Data Formats



| Rn | General register* |
|---------------|---|
| ERn | General register (32-bit register or address register) |
| (EAd) | Destination operand |
| (EAs) | Source operand |
| CCR | Condition-code register |
| N | N (negative) flag in CCR |
| Z | Z (zero) flag in CCR |
| V | V (overflow) flag in CCR |
| С | C (carry) flag in CCR |
| PC | Program counter |
| SP | Stack pointer |
| #IMM | Immediate data |
| disp | Displacement |
| + | Addition |
| _ | Subtraction |
| × | Multiplication |
| ÷ | Division |
| ٨ | Logical AND |
| V | Logical OR |
| \oplus | Logical XOR |
| \rightarrow | Move |
| ٦ | NOT (logical complement) |
| :3/:8/:16/:24 | 3-, 8-, 16-, or 24-bit length |
| Note: * Gene | ral registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit regi |

General register (source)*

Rev.5.00 Nov. 02, 2005 Page 24 of 418



to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).

Rs

| | | Pushes a general register onto the stack. PUSH.W Rn is identification MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, |
|-------|---|---|
| Note: | * | Refers to the operand size. |
| | | B: Byte |
| | | W: Word |

 $\mathsf{Rn} \to @\mathsf{-SP}$

PUSH

W/L

L: Longword

| ADDS SUBS | L | Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd, Rd \pm 4 \rightarrow Rd Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit |
|--------------|-----|--|
| DAA DAS | В | Rd decimal adjust \rightarrow Rd Decimal-adjusts an addition or subtraction result in a general referring to the CCR to produce 4-bit BCD data. |
| MULXU | B/W | $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits. |
| MULXS | B/W | $Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits. |
| DIVXU | B/W | $Rd \div Rs \rightarrow Rd$ |

Increments or decrements a general register by 1 or 2. (Byte or

can be incremented or decremented by 1 only.)

DEC

Note:

16-bit quotient and 16-bit remainder. Refers to the operand size.

W: Word

B: Byte

L: Longword

bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16

Performs unsigned division on data in two general registers: eit

REJ09B0028-0500

RENESAS

Rev.5.00 Nov. 02, 2005 Page 26 of 418

| | | 3 3 |
|------|-----|--|
| EXTU | W/L | Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by padding with zeros left. |
| EXTS | W/L | Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by extending the sign |

general register.

Takes the two's complement (arithmetic complement) of data

Note: * Refers to the operand size. B: Byte

W: Word L: Longword

| NOT | | B/W/L | \neg (Rd) \rightarrow (Rd) Takes the one's complement (logical complement) of general recontents. |
|-------|---|---------------|---|
| Note: | * | Refers to the | operand size. |
| | | B: Byte | |
| | | W: Word | |
| | | L: Longword | |

Table 2.5 Shift Instructions

| Instruction | Size* | Function |
|----------------|-------|--|
| SHAL SHAR | B/W/L | \mbox{Rd} (shift) \rightarrow \mbox{Rd} Performs an arithmetic shift on general register contents. |
| SHLL SHLR | B/W/L | Rd (shift) $\rightarrow Rd$ Performs a logical shift on general register contents. |
| ROTL ROTR | B/W/L | Rd (rotate) → Rd Rotates general register contents. |
| ROTXL ROTXR | B/W/L | Rd (rotate) → Rd Rotates general register contents through the carry flag. |

Note: Refers to the operand size. B: Byte

W: Word

L: Longword

Rev.5.00 Nov. 02, 2005 Page 28 of 418



| BTST | В | \neg (bit-No.> of <ead>) \rightarrow Z Tests a specified bit in a general register or memory operand or clears the Z flag accordingly. The bit number is specified by immediate data or the lower three bits of a general register.</ead> |
|-------|---|--|
| BAND | В | $C \wedge (\text{sbit-No.}) \circ (\text{SEAd>}) \to C$ ANDs the carry flag with a specified bit in a general register or operand and stores the result in the carry flag. |
| BIAND | В | $C \land \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a generalister or memory operand and stores the result in the carry to the bit number is specified by 3-bit immediate data.</ead></bit-no.> |
| BOR | В | C ∨ (<bit-no.> of <ead>) → C ORs the carry flag with a specified bit in a general register or r operand and stores the result in the carry flag.</ead></bit-no.> |

 $C \lor \neg (<bit\text{-No.}> of <EAd>) \to C$

general register.

Inverts a specified bit in a general register or memory operand number is specified by 3-bit immediate data or the lower three

ORs the carry flag with the inverse of a specified bit in a gene or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

Refers to the operand size.

В

B: Byte

BIOR

Note:

Rev.5.00 Nov. 02, 2005 Pa

| | | carry nag. |
|---------|---------------|--|
| BILD | В | \neg (<bit-no.> of <ead>) \rightarrow C Transfers the inverse of a specified bit in a general register or no operand to the carry flag. The bit number is specified by 3-bit immediate data.</ead></bit-no.> |
| BST | В | C ightarrow (bit-No.> of <ead>) Transfers the carry flag value to a specified bit in a general regimemory operand.</ead> |
| BIST | В | \neg C \rightarrow (<bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in general register or memory operand. The bit number is specified by 3-bit immediate data.</ead></bit-no.> |
| NI-1- v | D - f t - t - | |

Note: * Refers to the operand size.

B: Byte

Rev.5.00 Nov. 02, 2005 Page 30 of 418

| | BCS(BLO) | Carry set (low) | C = 1 |
|---|--|------------------|----------------------|
| | BNE | Not equal | Z = 0 |
| | BEQ | Equal | Z = 1 |
| | BVC | Overflow clear | V = 0 |
| | BVS | Overflow set | V = 1 |
| | BPL | Plus | N = 0 |
| | BMI | Minus | N = 1 |
| | BGE | Greater or equal | N ⊕ V = 0 |
| | BLT | Less than | N ⊕ V = 1 |
| | BGT | Greater than | $Z\lor(N\oplus V)=0$ |
| | BLE | Less or equal | $Z\lor(N\oplus V)=1$ |
| | | | |
| _ | Branches unconditionally to a specified address. | | |
| _ | Branches to a subroutine at a specified address. | | |
| | | | |

Branches to a subroutine at a specified address.

Carry clear

(high or same)

C = 0

RTS Returns from a subroutine

JMP BSR JSR

BCC(BHS)

Note: * Bcc is the general name for conditional branch instructions.



Rev.5.00 Nov. 02, 2005 Pa REJ09

| | | by word access. |
|------|---|---|
| ANDC | В | $CCR \wedge \#IMM \rightarrow CCR$ Logically ANDs the CCR with immediate data. |
| ORC | В | $CCR \lor \#IMM \to CCR$ Logically ORs the CCR with immediate data. |
| XORC | В | $CCR \oplus \#IMM \rightarrow CCR$ Logically XORs the CCR with immediate data. |
| NOP | _ | $PC + 2 \rightarrow PC$ Only increments the program counter. |

code register size is one byte, but in transfer to memory, data is

Note: * Refers to the operand size.

B: Byte W: Word

Rev.5.00 Nov. 02, 2005 Page 32 of 418



else next;

data for the number of bytes set in R4L or R4 to the address in ER6.

Transfers a data block. Starting from the address set in ER5,

Execution of the next instruction begins as soon as the transfe completed.

2.4.2 Basic Instruction Formats

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of a operation field (op), a register field (r), an effective address extension (EA), and a condi (cc).

Indicates the function of the instruction, the addressing mode, and the operation to b

address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00

Figure 2.7 shows examples of instruction formats.

- Operation Field
 - out on the operand. The operation field always includes the first four bits of the instr Some instructions have two operation fields.
- Register Field
 - Specifies a general register. Address registers are specified by 3 bits, and data register bits or 4 bits. Some instructions have two register fields. Some have no register field
- Effective Address Extension
 - 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A
- Condition Field
 - Specifies the branching condition of Bcc instructions.



| (4) Operation field, effective address extension, and condition field | | | | |
|---|----|----|----------|---------|
| | ор | СС | EA(disp) | BRA d:8 |

Figure 2.7 Instruction Formats

2.5 Addressing Modes and Effective Address Calculation

The following describes the H8/300H CPU. In this LSI, the upper eight bits are ignored i generated 24-bit address, so the effective address is 16 bits.

2.5.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruct a subset of these addressing modes. Addressing modes that can be used differ depending instruction. For details, refer to appendix A.4, Combinations of Instructions and Addressi Modes.

Arithmetic and logic instructions can use the register direct and immediate modes. Data t instructions can use all addressing modes except program-counter relative and memory in Bit manipulation instructions use register direct, register indirect, or the absolute address (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions use register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) and register direct (BSET, BCLR, BNOT, and BTST instructions) are register direct.

Rev.5.00 Nov. 02, 2005 Page 34 of 418 REJ09B0028-0500



| | 7 | Program-counter relative | @(d:8,PC)/@(d:16,PC) |
|----|---|--------------------------|----------------------|
| | 8 | Memory indirect | @ @ aa:8 |
| '- | | | |

Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register contain operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

The register field of the instruction code specifies an address register (ERn), the lower 2

Register Indirect—@ERn

which contain the address of the operand on memory.

Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn)

A 16-bit or 24-bit displacement contained in the instruction is added to an address regist specified by the register field of the instruction, and the lower 24 bits of the sum the add memory operand. A 16-bit displacement is sign-extended when added.

Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

• Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower of which contains the address of a memory operand. After the operand is accessed, 1 added to the address register contents (32 bits) and the sum is stored in the address r The value added is 1 for byte access, 2 for word access, or 4 for longword access. For

or longword access, the register value should be even.



For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 1absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can acce

entire address space. The access ranges of absolute addresses for the group of this LSI are those shown in table

Table 2.11 Absolute Address Access Ranges

| Absolute Address | Access Range |
|------------------|------------------|
| 8 bits (@aa:8) | H'FF00 to H'FFFF |
| 16 bits (@aa:16) | H'0000 to H'FFFF |
| 24 bits (@aa:24) | H'0000 to H'FFFF |
| | |

Immediate—#xx:8, #xx:16, or #xx:32

because the upper 8 bits are ignored.

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifying number. The TRAPA instruction contains 2-bit immediate data in its instruction code, sp. vector address.

Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch add PC value to which the displacement is added is the address of the first byte of the next in

RENESAS

address range is 0 to 255 (H 0000 to H 00FF).

Note that the first part of the address range is also the exception vector area.





Figure 2.8 Branch Address Specification in Memory Indirect Mode




Rev.5.00 Nov. 02, 2005 Pa



Rev.5.00 Nov. 02, 2005 Page 38 of 418 REJ09B0028-0500





[Legend]

r, rm, rn: Register field op: Operation field

op: Operation field disp: Displacement

IMM: Immediate data abs: Absolute address



Rev.5.00 Nov. 02, 2005 Pa REJ09




Figure 2.9 On-Chip Memory Access Cycle

module.




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)




Figure 2.11 CPU Operation States

Figure 2.12 State Transitions

2.8 Usage Notes

2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and I/O registers areas available to the user. When data is transferred from CPU to empty are transferred data will be lost. This action may also cause the CPU to malfunction. When transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by which starts from the address indicated by R5, to the address indicated by R6. Set R4L a that the end address of the destination address (value of R6 + R4L) does not exceed H'F value of R6 must not change from H'FFFF to H'0000 during execution).

2.8.3 Bit Manipulation Instruction

byte units, manipulate the data of the target bit, and write data to the same address again units. Special care is required when using these instructions in cases where two registers assigned to the same address or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified add



Rev.5.00 Nov. 02, 2005 Pa

- 2. The CPU sets or resets the bit to be manipulated with the bit manipulation instruction
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer egister. As a result, bits other than the intended bit in the timer counter may be modified modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Address

Example 2: The BSET instruction is executed for port 5.

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal in P56. P55 to P50 are output pins and output low-level signals. An example to output a hig signal at P50 with a BSET instruction is shown below.

Rev.5.00 Nov. 02, 2005 Page 44 of 418

REJ09B0028-0500

RENESAS

• After executing BSET instruction

R2F.I.

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|--------------|---------------|--------------|--------------|--------------|--------------|--------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

- Description on operation
- When the BSET instruction is executed, first the CPU reads port 5.
 Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level).
 - input).
 P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PD value of H'80, but the value read by the CPU is H'40.
- 2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.

data in the work area, then write this data to PDR5.

3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction. As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a hig signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this store a copy of the PDR5 data in a work area in memory. Perform the bit manipulation



| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |
|------|---|---|---|---|---|---|---|--|
| RAM0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | | | |

BSET instruction executed

BSET #0, @RAMO

The BSET instruction is executed designating the work area (RAM0).

• After executing BSET instruction

MOV.B @RAM0, R0L MOV.B R0L, @PDR5

The work area (RAM0) value is written to PDR5.

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|--------------|---------------|--------------|--------------|--------------|--------------|--------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit Manipulation in a Register Containing a Write-Only Bit

Example 3: BCLR instruction executed designating port 5 control register PCR5

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal in P56. P55 to P50 are output pins that output low-level signals. An example of setting the I

RENESAS

BCLR instruction executed

| BCLR | #0, | @PCR5 |
|------|-----|-------|
| | | |

The BCLR instruction is executed for PCR5.

• After executing BCLR instruction

| | P5/ | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|--------------|---------------|--------------|--------------|--------------|--------------|--------------|
| Input/output | Output | Output | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

- Description on operation
- 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. Ho bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to out To prevent this problem, store a copy of the PDR5 data in a work area in memory an manipulate data of the bit in the work area, then write this data to PDR5.



Rev.5.00 Nov. 02, 2005 Pa

| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |
|------|---|---|---|---|---|---|---|--|
| RAM0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | |
| | | | | | | | | |

BCLR instruction executed

BCLR #0, @RAMO

The BCLR instructions executed for the PCR5 wo (RAM0).

• After executing BCLR instruction

MOV.B @RAMO, ROL MOV.B ROL, @PCR5

The work area (RAM0) value is written to PCR5.

| | P57 | P56 | P55 | P54 | P53 | P52 | P51 |
|--------------|--------------|---------------|--------------|--------------|--------------|--------------|--------------|
| Input/output | Input | Input | Output | Output | Output | Output | Output |
| Pin state | Low level | High level | Low level | Low level | Low level | Low level | Low level |
| PCR5 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| PDR5 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| RAM0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

Exception nanding starts when a map instruction (TRALA) is executed. The TRALA in generates a vector address corresponding to a vector number from 0 to 3, as specified in instruction code. Exception handling can be executed at all times in the program execution regardless of the setting of the I bit in CCR.

Interrupts

Relative Module

Watchdog timer

Address break

RES pin

External interrupts other than NMI and internal interrupts other than address break are n the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts w current instruction or exception handling ends, if an interrupt request has been issued.

3.1 **Exception Sources and Vector Address**

Exception Sources

Break conditions satisfied

Table 3.1 shows the vector addresses and priority of each exception handling. When mo one interrupt is requested, handling is performed from the interrupt with the highest price

Vector

0

12

Number

Vector Address

H'0000 to H'0001

H'0018 to H'0019

Table 3.1 **Exception Sources and Vector Address**

Reset

| _ | Reserved for system use | 1 to 6 | H'0002 to H'000D |
|--------------------|-------------------------|--------|------------------|
| External interrupt | NMI | 7 | H'000E to H'000F |
| pin | | | |
| CPU | Trap instruction (#0) | 8 | H'0010 to H'0011 |
| | (#1) | 9 | H'0012 to H'0013 |
| | (#2) | 10 | H'0014 to H'0015 |
| | (#3) | 11 | H'0016 to H'0017 |

| | Timer W input capture B /compare match B Timer W input capture C /compare match C Timer W input capture D /compare match D Timer W overflow | | |
|---------------|---|----|------------------|
| Timer V | Timer V compare match A Timer V compare match B Timer V overflow | 22 | H'002C to H'002D |
| SCI3 | SCI3 receive data full SCI3 transmit data empty SCI3 transmit end SCI3 receive error | 23 | H'002E to H'002F |
| IIC2 | Transmit data empty Transmit end Receive data full Arbitration lost/Overrun error NACK detection Stop conditions detected | 24 | H'0030 to H'0031 |
| A/D converter | A/D conversion end | 25 | H'0032 to H'0033 |

Overflow

Reserved for system use

Timer W input capture A

/compare match A

10

19

20


21

110024 10 110023

H'0026 to H'0027

H'0028 to H'0029

H'002A to H'002B



Timer A

Timer W

<u>IEGR1</u> selects the direction of an edge that generates interrupt requests of pins $\overline{\text{NMI}}$ and $\overline{\text{IRQ0}}$.

Initial

| Bit | Bit Name | Value | R/W | Description |
|--------|----------|-------|-----|---|
| 7 | NMIEG | 0 | R/W | NMI Edge Select |
| | | | | 0: Falling edge of NMI pin input is detected |
| | | | | 1: Rising edge of NMI pin input is detected |
| 6 to 4 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| 3 | IEG3 | 0 | R/W | IRQ3 Edge Select |
| | | | | 0: Falling edge of IRQ3 pin input is detected |
| | | | | 1: Rising edge of IRQ3 pin input is detected |
| 2 | IEG2 | 0 | R/W | IRQ2 Edge Select |
| | | | | 0: Falling edge of IRQ2 pin input is detected |
| | | | | 1: Rising edge of IRQ2 pin input is detected |
| 1 | IEG1 | 0 | R/W | IRQ1 Edge Select |
| | | | | 0: Falling edge of IRQ1 pin input is detected |
| | | | | 1: Rising edge of IRQ1 pin input is detected |
| 0 | IEG0 | 0 | R/W | IRQ0 Edge Select |
| | | | | 0: Falling edge of IRQ0 pin input is detected |

REJ09

1: Rising edge of IRQ0 pin input is detected

| | | | | 1: Rising edge of WKP5(ADTRG) pin input is de |
|---|-------|---|-----|---|
| 4 | WPEG4 | 0 | R/W | WKP4 Edge Select |
| | | | | 0: Falling edge of $\overline{\text{WKP4}}$ pin input is detected |
| | | | | 1: Rising edge of $\overline{\text{WKP4}}$ pin input is detected |
| 3 | WPEG3 | 0 | R/W | WKP3 Edge Select |
| | | | | 0: Falling edge of $\overline{\text{WKP3}}$ pin input is detected |
| | | | | 1: Rising edge of $\overline{\text{WKP3}}$ pin input is detected |
| 2 | WPEG2 | 0 | R/W | WKP2 Edge Select |
| | | | | 0: Falling edge of $\overline{\text{WKP2}}$ pin input is detected |
| | | | | 1: Rising edge of $\overline{\text{WKP2}}$ pin input is detected |
| 1 | WPEG1 | 0 | R/W | WKP1Edge Select |
| | | | | 0: Falling edge of WKP1 pin input is detected |
| | | | | 1: Rising edge of $\overline{\text{WKP1}}$ pin input is detected |
| 0 | WPEG0 | 0 | R/W | WKP0 Edge Select |

0: Falling edge of WKP5(ADTRG) pin input is de

0: Falling edge of WKP0 pin input is detected
1: Rising edge of WKP0 pin input is detected

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 52 of 418

RENESAS

| IE | NWP | 0 | R/W | Wakeup Interrupt Enable |
|----|-----|---|-----|---|
| | | | | This bit is an enable bit, which is common to the $\overline{WKP5}$ to $\overline{WKP0}$. When the bit is set to 1, interrequests are enabled. |
| _ | _ | 1 | _ | Reserved |
| | | | | This bit is always read as 1. |
| IE | EN3 | 0 | R/W | IRQ3 Interrupt Enable |
| | | | | When this bit is set to 1, interrupt requests of th pin are enabled. |
| IE | N2 | 0 | R/W | IRQ2 Interrupt Enable |
| | | | | When this bit is set to 1, interrupt requests of th pin are enabled. |
| IE | EN1 | 0 | R/W | IRQ1 Interrupt Enable |
| | | | | When this bit is set to 1, interrupt requests of the pin are enabled. |
| IE | N0 | 0 | R/W | IRQ0 Interrupt Enable |

5

2

0

instruction has been executed.

requests are enabled.

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing an interrupt flag register, always do so while interrupts are masked (I = 1). If the above operations are performed while I = 0, and as a result a conflict arises between the clear i and an interrupt request, exception handling for the interrupt will be executed after the c

pin are enabled.

REJ09

When this bit is set to 1, interrupt requests of the

| | | | | When IRRDT is cleared by writing 0 |
|------|-------|-------|-----|---|
| 6 | IRRTA | 0 | R/W | Timer A Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When the timer A counter value overflows |
| | | | | [Clearing condition] |
| | | | | When IRRTA is cleared by writing 0 |
| 5, 4 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| 3 | IRRI3 | 0 | R/W | IRQ3 Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When IRQ3 pin is designated for interrupt input a designated signal edge is detected. |
| | | | | [Clearing condition] |
| | | | | When IRRI3 is cleared by writing 0 |
| 2 | IRRI2 | 0 | R/W | IRQ2 Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When IRQ2 pin is designated for interrupt input a designated signal edge is detected. |
| | | | | [Clearing condition] |
| | | | | When IRRI2 is cleared by writing 0 |
| 1 | IRRI1 | 0 | R/W | IRQ1 Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When IRQ1 pin is designated for interrupt input a designated signal edge is detected. |
| | | | | [Clearing condition] |
| | | | | When IRRI1 is cleared by writing 0 |

[Clearing condition]



Initial

| Bit | Bit Name | Value | R/W | Description |
|------|----------|-------|-----|---|
| 7, 6 | _ | All 1 | | Reserved |
| | | | | These bits are always read as 1. |
| 5 | IWPF5 | 0 | R/W | WKP5 Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When $\overline{\text{WKP5}}$ pin is designated for interrupt inputed designated signal edge is detected. |
| | | | | [Clearing condition] |
| | | | | When IWPF5 is cleared by writing 0. |
| 4 | IWPF4 | 0 | R/W | WKP4 Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When $\overline{\text{WKP4}}$ pin is designated for interrupt inputed designated signal edge is detected. |
| | | | | [Clearing condition] |
| | | | | When IWPF4 is cleared by writing 0. |
| 3 | IWPF3 | 0 | R/W | WKP3 Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When $\overline{\text{WKP3}}$ pin is designated for interrupt input designated signal edge is detected. |

[Clearing condition]

When IWPF3 is cleared by writing 0.

| | | | | designated signal edge is detected. |
|---|-------|---|-----|--|
| | | | | [Clearing condition] |
| | | | | When IWPF1 is cleared by writing 0. |
| 0 | IWPF0 | 0 | R/W | WKP0 Interrupt Request Flag |
| | | | | [Setting condition] |
| | | | | When $\overline{WKP0}$ pin is designated for interrupt input designated signal edge is detected. |
| | | | | [Clearing condition] |
| | | | | When IWPF0 is cleared by writing 0. |

When WKP1 pin is designated for interrupt input

3.3 Reset Exception Handling

the CPU and the registers of the on-chip peripheral modules are initialized by the reset. That this LSI is reset at power-up, hold the \overline{RES} pin low until the clock pulse generator of stabilizes. To reset the chip during operation, hold the \overline{RES} pin low for at least 10 system cycles. When the \overline{RES} pin goes high after being held low for the necessary time, this LSI reset exception handling. The reset exception handling sequence is shown in figure 3.1. The reset exception handling sequence is as follows. However, for the reset exception handling sequence

sequence of the product with on-chip power-on reset circuit, refer to section 18, Power-O

When the RES pin goes low, all processing halts and this LSI enters the reset. The internal

and Low-Voltage Detection Circuits (Optional).

- 1. Set the I bit in the condition code register (CCR) to 1.
- The CPU generates a reset exception handling vector address (from H'0000 to H'0001 data in that address is sent to the program counter (PC) as the start address, and progrexecution starts from that address.



bit value in CCR.

IRQ3 to IRQ0 Interrupts

interrupts are given different vector addresses, and are detected individually by either edge sensing or falling edge sensing, depending on the settings of bits IEG3 to IEG0. When pins $\overline{IRQ3}$ to $\overline{IRQ0}$ are designated for interrupt input in PMR1 and the designedge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interrupt interrupts can be masked by setting bits IEN3 to IEN0 in IENR1.

IRQ3 to IRQ0 interrupts are requested by input signals to pins $\overline{IRQ3}$ to $\overline{IRQ0}$. These

WKP5 to WKP0 Interrupts

interrupts have the same vector addresses, and are detected individually by either ris sensing or falling edge sensing, depending on the settings of bits WPEG5 to WPEG6 IEGR2.

WKP5 to WKP0 interrupts are requested by input signals to pins \overline{WKP} 5 to \overline{WKP} 0.

When pins $\overline{WKP5}$ to $\overline{WKP0}$ are designated for interrupt input in PMR5 and the designal edge is input, the corresponding bit in IWPR is set to 1, requesting the CPU of

interrupt. These interrupts can be masked by setting bit IENWP in IENR1.



Rev.5.00 Nov. 02, 2005 Pa




Figure 3.1 Reset Sequence

3.4.2 Internal Interrupts

Each on-chip peripheral module has a flag to show the interrupt request status and the enenable or disable the interrupt. For timer A interrupt requests and direct transfer interrupt generated by execution of a SLEEP instruction, this function is included in IRR1 and IEN

When an on-chip peripheral module requests an interrupt, the corresponding interrupt recestatus flag is set to 1, requesting the CPU of an interrupt. These interrupts can be masked writing 0 to clear the corresponding enable bit.

3.4.3 Interrupt Handling Sequence

Interrupts are controlled by an interrupt controller.

Interrupt operation is described as follows.

1. If an interrupt occurs while the NMI or interrupt enable bit is set to 1, an interrupt req signal is sent to the interrupt controller.

Rev.5.00 Nov. 02, 2005 Page 58 of 418

REJ09B0028-0500



- J. Then, the Follor CCK is set to 1, masking further interrupts excluding the NWH and break. Upon return from interrupt handling, the values of I bit and other bits in CCR restored and returned to the values prior to the start of interrupt exception handling.
- 6. Next, the CPU generates the vector address corresponding to the accepted interrupt, transfers the address to PC as a start address of the interrupt handling-routine. Then starts executing from the address indicated in PC.

Figure 3.3 shows a typical interrupt sequence where the program area is in the on-chip I the stack area is in the on-chip RAM.

RENESAS

[Legend]
PCH: Upper 8 bits of program counter (PC)

PCL: Lower 8 bits of program counter (PC) CCR: Condition code register

SP: Stack pointer

Notes: 1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine.

- Register contents must always be saved and restored by word length, starting from an even-numbered address.
- 3. Ignored when returning from the interrupt handling routine.

Figure 3.2 Stack Status after Exception Handling

3.4.4 Interrupt Response Time

Table 3.2 shows the number of wait states after an interrupt request flag is set until the fin instruction of the interrupt handling-routine is executed.

Table 3.2 Interrupt Wait States

| Item | States | Total |
|---|---------|----------|
| Waiting time for completion of executing instruction* | 1 to 23 | 15 to 37 |
| Saving of PC and CCR to stack | 4 | |
| Vector fetch | 2 | |
| Instruction fetch | 4 | |
| Internal processing | 4 | |

Note: * Not including EEPMOV instruction.

Rev.5.00 Nov. 02, 2005 Page 60 of 418

REJ09B0028-0500






Figure 3.3 Interrupt Sequence



3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Acce stack always takes place in word size, so the stack pointer (SP: R7) should never indicate address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save or register values.

3.5.3 **Notes on Rewriting Port Mode Registers**

When a port mode register is rewritten to switch the functions of external interrupt pins, l IRQ0, and WKP5 to WKP0, the interrupt request flag may be set to 1.

When switching a pin function, mask the interrupt before setting the bit in the port mode After accessing the port mode register, execute at least one instruction (e.g., NOP), then of interrupt request flag from 1 to 0.

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedur




Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Pro

RENESAS




Figure 4.1 Block Diagram of Address Break

4.1 Register Descriptions

Address break has the following registers.

- Address break control register (ABRKCR)
- Address break status register (ABRKSR)
- Break address register (BARH, BARL)
- Break data register (BDRH, BDRL)



Rev.5.00 Nov. 02, 2005 Pa

| 6 | CSEL1 | 0 | R/W | Condition Select 1 and 0 |
|---|-------|---|-----|---|
| 5 | CSEL0 | 0 | R/W | These bits set address break conditions. |
| | | | | 00: Instruction execution cycle |
| | | | | 01: CPU data read cycle |
| | | | | 10: CPU data write cycle |
| | | | | 11: CPU data read/write cycle |
| 4 | ACMP2 | 0 | R/W | Address Compare Condition Select 2 to 0 |
| 3 | ACMP1 | 0 | R/W | These bits set the comparison condition between |
| 2 | ACMP0 | 0 | R/W | address set in BAR and the internal address bus |
| | | | | 000: Compares 16-bit addresses |
| | | | | 001: Compares upper 12-bit addresses |
| | | | | 010: Compares upper 8-bit addresses |
| | | | | 011: Compares upper 4-bit addresses |
| | | | | 1XX: Reserved (setting prohibited) |
| 1 | DCMP1 | 0 | R/W | Data Compare Condition Select 1 and 0 |
| 0 | DCMP0 | 0 | R/W | These bits set the comparison condition between set in BDR and the internal data bus. |
| | | | | 00: No data comparison |
| | | | | 01: Compares lower 8-bit data between BDRL a bus |

bus

RENESAS

10: Compares upper 8-bit data between BDRH a

11: Compares 16-bit data between BDR and dat

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 64 of 418

Legend: X: Don't care.

| | SR consists o | f the addr | ess break interro | upt flag and the ac | ddress break inter | rupt en |
|------------------|-------------------------|------------|-------------------|---------------------|--------------------|---------|
| | | | | | | |
| 4.1.2 | Address H | Break Sta | tus Register (A | BRKSR) | | |
| I/O reg bus w | gister with 16- idth | bit data | Upper 8 bits | Lower 8 bits | _ | _ |
| width | | | | | | |

Lower 8 bits

Lower 8 bits

When 0 is written after ABIF=1 is read

When this bit is 1, an address break interrupt re

Rev.5.00 Nov. 02, 2005 Pa

REJ09

Address Break Interrupt Enable

These bits are always read as 1.

Upper 8 bits

Upper 8 bits

Uppe

Uppe

Upper 8 bits

Upper 8 bits

| | | Initial | | |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value | R/W | Description |
| 7 | ABIF | 0 | R/W | Address Break Interrupt Flag |
| | | | | [Setting condition] |
| | | | | When the condition set in ABRKCR is satisfied |
| | | | | [Clearing condition] |

enabled.

Reserved

R/W

HOM space

RAM space

ABIE

6

5 to 0

0

All 1



even and odd addresses in the data transmission. Therefore, comparison data must be set BDRH for byte access. For word access, the data bus used depends on the address. See s 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this re undefined.

4.2 Operation

When the ABIF and ABIE bits in ABRKSR are set to 1, the address break function gener interrupt request to the CPU. The ABIF bit in ABRKSR is set to 1 by the combination of address set in BAR, the data set in BDR, and the conditions set in ABRKCR. When the request is accepted, interrupt exception handling starts after the instruction being execute. The address break interrupt is not masked by the I bit in CCR of the CPU.

Rev.5.00 Nov. 02, 2005 Page 66 of 418

REJ09B0028-0500






Figure 4.2 Address Break Interrupt Operation Example (1)




Figure 4.2 Address Break Interrupt Operation Example (2)



Rev.5.00 Nov. 02, 2005 Pa

Rev.5.00 Nov. 02, 2005 Page 68 of 418 REJ09B0028-0500






Figure 5.1 Block Diagram of Clock Pulse Generators

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{st} system clock is divided by prescaler S to become a clock signal from $\phi/8192$ to $\phi/2$, and subclock is divided by prescaler W to become a clock signal from $\phi w/128$ to $\phi w/8$. Both system clock and subclock signals are provided to the on-chip peripheral modules.

RENESAS

LPM: Low-power mode (standby mode, subactive mode, subsleep mode)

Figure 5.2 Block Diagram of System Clock Generator

Connecting Crystal Resonator 5.1.1

Figure 5.3 shows a typical method of connecting a crystal resonator. An AT-cut parallelcrystal resonator should be used. Figure 5.4 shows the equivalent circuit of a crystal resonator resonator having the characteristics given in table 5.1 should be used.




Figure 5.3 Typical Connection to Crystal Resonator




Figure 5.4 Equivalent Circuit of Crystal Resonator

Rev.5.00 Nov. 02, 2005 Page 70 of 418

REJ09B0028-0500






Figure 5.5 Typical Connection to Ceramic Resonator

5.1.3 External Clock Input Method

Connect an external clock signal to pin OSC_1 , and leave pin OSC_2 open. Figure 5.6 show connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.6 Example of External Clock Input

Rev.5.00 Nov. 02, 2005 Pa

Note : Registance is a reference value.

Figure 5.7 Block Diagram of Subclock Generator

5.2.1 Connecting 32.768-kHz Crystal Resonator

Clock pulses can be supplied to the subclock divider by connecting a 32.768-kHz crystal resonator, as shown in figure 5.8. Figure 5.9 shows the equivalent circuit of the 32.768-k resonator.




Figure 5.8 Typical Connection to 32.768-kHz Crystal Resonator




Figure 5.9 Equivalent Circuit of 32.768-kHz Crystal Resonator

Rev.5.00 Nov. 02, 2005 Page 72 of 418

REJ09B0028-0500



Figure 5.10 Pin Connection when not Using Subclock

5.3 **Prescalers**

5.3.1 Prescaler S

per clock period. Prescaler S is initialized to H'0000 by a reset, and starts counting on ex the reset state. In standby mode, subactive mode, and subsleep mode, the system clock p generator stops. Prescaler S also stops and is initialized to H'0000. The CPU cannot read prescaler S. The output from prescaler S is shared by the on-chip peripheral modules. The ratio can be set separately for each on-chip peripheral function. In active mode and sleep the clock input to prescaler S is determined by the division factor designated by MA2 to

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. It is increme

5.3.2 Prescaler W

SYSCR2.

divided output is used for clock time base operation of timer A. Prescaler W is initialize by a reset, and starts counting on exit from the reset state. Even in standby mode, subact or subsleep mode, prescaler W continues functioning so long as clock signals are suppli X₁ and X₂. Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mo A (TMA).

Prescaler W is a 5-bit counter using a 32.768 kHz signal divided by 4 ($\phi_w/4$) as its input



Rev.5.00 Nov. 02, 2005 Pa

5.4.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capac close as possible to the OSC₁ and OSC₂ pins. Other signal lines should be routed away from resonator circuit to prevent induction from interfering with correct oscillation (see figure




Figure 5.11 Example of Incorrect Board Design

The CPU and all on-chip peripheral modules are operable on the subclock. The subc frequency can be selected from $\phi w/2$, $\phi w/4$, and $\phi w/8$.

Sleep mode

The CPU halts. On-chip peripheral modules are operable on the system clock.

Subsleep mode

The CPU halts. On-chip peripheral modules are operable on the subclock.

Standby mode

The CPU and all on-chip peripheral modules halt. When the clock time-base functio selected, timer A is operable.

• Module standby mode Independent of the above modes, power consumption can be reduced by halting on-

peripheral modules that are not used in module units.

6.1 **Register Descriptions**

The registers related to power-down modes are listed below.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
- Module standby control register 1 (MSTCR1)

| | | | | For details, see table 6.2. |
|-----|-----|---|-----|--|
| STS | 2 | 0 | R/W | Standby Timer Select 2 to 0 |
| STS | 31 | 0 | R/W | These bits designate the time the CPU and perip |
| STS | 60 | 0 | R/W | modules wait for stable clock operation after exit standby mode, subactive mode, or subsleep mode active mode or sleep mode due to an interrupt. It designation should be made according to the clock frequency so that the waiting time is at least 6.5 relationship between the specified value and the of wait states is shown in table 6.1. When an ext clock is to be used, the minimum value (STS2 = STS0 = 1) is recommended. |
| NES | SEL | 0 | R/W | Noise Elimination Sampling Frequency Select |
| | | | | The subclock pulse generator generates the wat signal (ϕ_w) and the system clock pulse generator generates the oscillator clock (ϕ_{osc}) . This bit sele sampling frequency of the oscillator clock when to clock signal (ϕ_w) is sampled. When $\phi_{osc} = 4$ to 20 clear NESEL to 0. |
| | | | | 0: Sampling rate is φ _{osc} /16 |
| | | | | 1: Sampling rate is $\phi_{osc}/4$ |

Reserved

These bits are always read as 0.

1. a transition is made to standby mode.

Rev.5.00 Nov. 02, 2005 Page 76 of 418

All 0



REJ09B0028-0500

5

4

2 to 0

| 1 | 0 | 128 states | 0.00 | 0.00 | 0.01 | 0.02 | 0.03 | 0.06 | 0.13 |
|---|---|------------|------|------|------|------|------|------|------|
| | 1 | 16 states | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.01 | 0.02 |

Note: Time unit is ms.



| | | | For details, see table 6.2. |
|-----|---|-----|--|
| MA2 | 0 | R/W | Active Mode Clock Select 2 to 0 |
| MA1 | 0 | R/W | These bits select the operating clock frequency i |
| MA0 | 0 | R/W | and sleep modes. The operating clock frequency changes to the set frequency after the SLEEP in is executed. |
| | | | 0XX: φ _{osc} |
| | | | 100: $\phi_{osc}/8$ |
| | | | 101: φ _{osc} /16 |
| | | | 110: $\phi_{\rm osc}/32$ |
| | | | 111: $\phi_{osc}/64$ |
| SA1 | 0 | R/W | Subactive Mode Clock Select 1 and 0 |
| SA0 | 0 | R/W | These bits select the operating clock frequency is subactive and subsleep modes. The operating c frequency changes to the set frequency after the instruction is executed. |

00: $\phi_{W}/8$ 01: $\phi_{W}/4$ 1X: $\phi_{W}/2$

of a SLEET Instruction, as well as bit SSB1 of S

3

2

1

Legend: X: Don't care.

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 78 of 418

| | | | | A/D converter enters standby mode when this to 1 |
|---|-------|---|-----|---|
| 3 | MSTWD | 0 | R/W | Watchdog Timer Module Standby |
| | | | | Watchdog timer enters standby mode when this to 1. When the internal oscillator is selected for watchdog timer clock, the watchdog timer operaregardless of the setting of this bit |
| 2 | MSTTW | 0 | R/W | Timer W Module Standby |
| | | | | Timer W enters standby mode when this bit is s |
| 1 | MSTTV | 0 | R/W | Timer V Module Standby |
| | | | | Timer V enters standby mode when this bit is s |
| 0 | MSTTA | 0 | R/W | Timer A Module Standby |
| | | | | Timer A enters standby mode when this bit is s |

5

4

MSTS3

MSTAD

0

0

R/W

R/W

SCI3 Module Standby


A/D Converter Module Standby

SCI3 enters standby mode when this bit is set to

RENESAS

Rev.5.00 Nov. 02, 2005 Pa

each mode.



2. Details on the mode transition conditions are given in table 6.2.

Figure 6.1 Mode Transition Diagram

Rev.5.00 Nov. 02, 2005 Page 80 of 418



| ' | ^ | 0. | U | transition) | |
|---|---|----|---|------------------------------------|---|
| | Х | Х | 1 | Subactive mode (direct transition) | _ |
| | | | | | |

Legend: X: Don't care.

* When a state transition is performed while SMSEL is 1, timer V, SCI3, and th converter are reset, and all registers are set to their initial values. To use thes functions after entering active mode, reset the registers.

| | WKP0 | | |
|----------------------|-------------------|-------------|-------------|
| Peripheral functions | Timer A | Functioning | Functioning |
| | Timer V | Functioning | Functioning |
| | Timer W | Functioning | Functioning |
| | Watchdog timer | Functioning | Functioning |
| | SCI3 | Functioning | Functioning |
| | IIC | Functioning | Functioning |

Functioning

Functioning

Functioning

Registers can be read or written in subactive mode.

IRQ3 to IRQ0

WKP5 to

Functioning

Functioning

Functioning

Functioning

Functioning

Reset

subclock*)

Reset

Reset

Retained*

Functioning

Functioning

Functioning if the timekeeping time-b

function is selected, and retained if no

Retained (functioning if the internal of

Reset

Reset

Retained

Retained (if internal clock ϕ is

selected as a count clock, the counter is incremented by a

selected as a count clock*)

Reset

retai outp high impe

Fund

Fun

Res

Reta

Res

Reta

Res

Rev.5.00 Nov. 02, 2005 Page 82 of 418

A/D converter



External

interrupts

Note:

6.2.2 Standby Mode

In standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral mofunctioning. However, as long as the rated voltage is supplied, the contents of CPU regichip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents as long as the voltage set by the RAM data retention voltage is provided ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system close generator starts. After the time set in bits STS2–STS0 in SYSCR1 has elapsed, and interexception handling starts. Standby mode is not cleared if the I bit of CCR is set to 1 or to requested interrupt is disabled in the interrupt enable register.

When the RES pin goes low, the system clock pulse generator starts. Since system clock are supplied to the entire chip as soon as the system clock pulse generator starts function \overline{RES} pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the \overline{RES} pin is driven him.

6.2.3 Subsleep Mode

In subsleep mode, operation of the CPU and on-chip peripheral modules other than time halted. As long as a required voltage is applied, the contents of CPU registers, the on-ch and some registers of the on-chip peripheral modules are retained. I/O ports keep the sar as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, subsleep mode and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR or the requested interrupt is disabled in the interrupt enable register. After subsleep mod



Rev.5.00 Nov. 02, 2005 Pa

2005 Pa REJ09 SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency c the frequency which is set before the execution. When the SLEEP instruction is executed subactive mode, a transition to sleep mode, subsleep mode, standby mode, active mode, or subactive mode is made, depending on the combination of SYSCR1 and SYSCR2. When pin goes low, the system clock pulse generator starts. Since system clock signals are supp the entire chip as soon as the system clock pulse generator starts functioning, the RES pir kept low until the pulse generator output stabilizes. After the pulse generator output has s the CPU starts reset exception handling if the RES pin is driven high.

6.3 **Operating Frequency in Active Mode**

Operation in active mode is clocked at the frequency designated by the MA2, MA1, and in SYSCR2. The operating frequency changes to the set frequency after SLEEP instruction execution.

Rev.5.00 Nov. 02, 2005 Page 84 of 418



by means of an interrupt.

6.4.1 Direct Transition from Active Mode to Subactive Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception (the direct transition time) is calculated by equation (1).

Direct transition time = {(number of SLEEP instruction execution states) + (number of processing states)}× (tcyc before transition) + (number of interrupt exception handling states) (tsubcyc after transition) (1)

Example

Direct transition time = $(2 + 1) \times tosc + 14 \times 8tw = 3tosc + 112tw$ (when the CPU operating clock of $\phi_{osc} \rightarrow \phi_{w}/8$ is selected)

Legend

tosc: OSC clock cycle time tw: watch clock cycle time tcyc: system clock (ϕ) cycle time tsubcyc: subclock (ϕ_{SUB}) cycle time

6.4.2 Direct Transition from Subactive Mode to Active Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception (the direct transition time) is calculated by equation (2).

Direct transition time = $\{(\text{number of SLEEP instruction execution states}) + (\text{number of interrupt exception handling states})\} \times (\text{tsubcyc before transition}) + <math>\{(\text{waiting time set in bits STS2 to ST}, \text{number of interrupt exception handling states})\} \times (\text{tcyc after transition})$ (2)



Rev.5.00 Nov. 02, 2005 Pa

The module-standby function can be set to any peripheral module. In module standby mode clock supply to modules stops to enter the power-down mode. Module standby mode ena on-chip peripheral module to enter the standby state by setting a bit that corresponds to ea module to 1 and cancels the mode by clearing the bit to 0.

Rev.5.00 Nov. 02, 2005 Page 86 of 418



- The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot pro into the chip is started to erase or program of the entire flash memory. In normal program mode, individual blocks can be erased or programmed.
- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.

flash memory can be read with low power consumption.

- Power-down mode
 - Operation of the power supply circuit can be partly halted in subactive mode. As

7.1 **Block Configuration**

Figure 7.1 shows the block configuration of 32-kbyte flash memory. The thick lines inc erasing units, the narrow lines indicate programming units, and the values are addresses memory is divided into 1 kbyte × 4 blocks and 28 kbytes × 1 block. Erasing is performe units. Programming is performed in 128-byte units starting from an address with lower H'00 or H'80.

| Erase unit | H'0880 | H'0881 | H'0882 | | H'08FF |
|------------|--------|--------|--------|---------------------------------|-------------|
| 1kbyte | | | | | |
| | | | | | i i |
| | H'0B80 | H'0B81 | H'0B82 | | H'0BFF |
| | H'0C00 | H'0C01 | H'0C02 | ← Programming unit: 128 bytes → | H'0C7F |
| Erase unit | H'0C80 | H'0C81 | H'0C82 | | H'0CFF |
| 1kbyte | | | | | ! ! |
| | | | ! ! | | ! ! ! |
| | H'0F80 | H'0F81 | H'0F82 | | H'0FFF |
| | H'1000 | H'1001 | H'1002 | ← Programming unit: 128 bytes → | H'107F |
| Erase unit | H'1080 | H'1081 | H'1082 | | H'10FF |
| 28 kbytes | | | l | | |
| | | | | | |
| | | | | | |
| | H'7F80 | H'7F81 | H'7F82 | | H'7FFF |
| | | | | | |

Figure 7.1 Flash Memory Block Configuration

7.2 **Register Descriptions**

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

Rev.5.00 Nov. 02, 2005 Page 88 of 418 RENESAS REJ09B0028-0500



| | | | | be set. |
|---|-----|---|-----|--|
| 5 | ESU | 0 | R/W | Erase Setup |
| | | | | When this bit is set to 1, the flash memory char erase setup state. When it is cleared to 0, the estup state is cancelled. Set this bit to 1 before E bit to 1 in FLMCR1. |
| 4 | PSU | 0 | R/W | Program Setup |
| | | | | When this bit is set to 1, the flash memory char program setup state. When it is cleared to 0, the setup state is cancelled. Set this bit to 1 before the P bit in FLMCR1. |
| 3 | EV | 0 | R/W | Erase-Verify |
| | | | | When this bit is set to 1, the flash memory char erase-verify mode. When it is cleared to 0, era mode is cancelled. |
| 2 | PV | 0 | R/W | Program-Verify |
| | | | | When this bit is set to 1, the flash memory char |
| | | | | |

R/W

Erase

1

Ε

0

RENESAS

program-verify mode. When it is cleared to 0, p

When this bit is set to 1, and while the SWE=1 ESU=1 bits are 1, the flash memory changes to mode. When it is cleared to 0, erase mode is o

verify mode is cancelled.

When this bit is set to 1, flash memory programming/erasing is enabled. When this bit to 0, other FLMCR1 register bits and all EBR1

read-only register, and should not be written to.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|------------------|-----|--|
| 7 | FLER | 0 | R | Flash Memory Error |
| | | | | Indicates that an error has occurred during an or on flash memory (programming or erasing). Wh is set to 1, flash memory goes to the error-protect state. |
| | | | | See 7.5.3, Error Protection, for details. |
| 6 to 0 | _ | All 0 | _ | Reserved |
| | | | | These bits are always read as 0. |

Rev.5.00 Nov. 02, 2005 Page 90 of 418 REJ09B0028-0500



| EB3 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0C00 to be erased. |
|-----|---|-----|--|
| EB2 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0800 to H be erased. |
| EB1 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0400 to F be erased. |
| EB0 | 0 | R/W | When this bit is set to 1, 1 kbyte of H'0000 to F be erased. |
| | | | |
| | | | |

3

2

will be erased.

Rev.5.00 Nov. 02, 2005 Pa

| | | | When this bit is 0 and a transition is made to sub mode, the flash memory enters the power-down When this bit is 1, the flash memory remains in t normal mode even after a transition is made to s mode. |
|----------|-------|---|--|
| 6 to 0 — | All 0 | _ | Reserved |
| | | | These bits are always read as 0. |
| · | | | |

7.2.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control FLMCR1, FLMCR2, EBR1, and FLPWCR.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|------------------|-----|---|
| 7 | FLSHE | 0 | R/W | Flash Memory Control Register Enable |
| | | | | Flash memory control registers can be accessed this bit is set to 1. Flash memory control register be accessed when this bit is set to 0. |
| 6 to 0 | _ | All 0 | _ | Reserved |
| | | | | These bits are always read as 0. |



via SCI3. After erasing the entire flash memory, the programming control program is entire this can be used for programming initial values in the on-board state or for a forcible reprogramming/erasing can no longer be done in user program mode. In user program mode individual blocks can be erased and programmed by branching to the user program/erase program prepared by the user.

Table 7.1 Setting Programming Modes

| TEST | NMI | P85 | PB0 | PB1 | PB2 | LSI State after Reset Er |
|------|-----|-----|-----|-----|-----|--------------------------|
| 0 | 1 | Х | Х | Х | Х | User Mode |
| 0 | 0 | 1 | Х | Х | Х | Boot Mode |
| 1 | Х | Х | 0 | 0 | 0 | Programmer Mode |
| | | | | | | |

Legend: X : Don't care.

7.3.1 Boot Mode

Table 7.2 shows the boot mode operations between reset end and branching to the program.

- 1. When boot mode is used, the flash memory programming control program must be put the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
- 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit obit, and no parity.
- 3. When the boot program is initiated, the chip measures the low-level period of asyncl SCI communication data (H'00) transmitted continuously from the host. The chip the calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be a superior of the host.


The boot program area cannot be used until the execution state in boot mode switches programming control program. 6. Before branching to the programming control program, the chip terminates transfer of

by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate v remains set in BRR. Therefore, the programming control program can still use it for of write data or verify data with the host. The TxD pin is high (PCR22 = 1, P22 = 1). contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of programming control program, as the stack pointer (SP), in particular, is used implicit subroutine calls, etc.

7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, wa

- least 20 states, and then setting the NMI pin. Boot mode is also cleared when a WDT occurs.
- 8. Do not change the TEST pin and NMI pin input levels in boot mode.

Rev.5.00 Nov. 02, 2005 Page 94 of 418





7.0.2 110gramming 21 abrig in ober 110gram 110ac

program mode by branching to a user program/erase control program. The user must set be conditions and provide on-board means of supplying programming data. The flash memory contain the user program/erase control program or a program that provides the user program control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, mode. Figure 7.2 shows a sample procedure for programming/erasing in user program memory a user program/erase control program in accordance with the description in section Flash Memory Programming/Erasing.

On-board programming/erasing of an individual flash memory block can also be perform

Rev.5.00 Nov. 02, 2005 Page 96 of 418






Figure 7.2 Programming/Erasing Flowchart Example in User Program Mo



Rev.5.00 Nov. 02, 2005 Pa

7.4.1 Program/Program-Verify

in figure 7.3 should be followed. Performing programming operations according to this fawill enable data or programs to be written to the flash memory without subjecting the chi voltage stress or sacrificing program data reliability.

When writing data or programs to the flash memory, the program/program-verify flowch

- Programming must be done to an empty address. Do not reprogram an address to wh programming has already been performed.
- Programming should be carried out 128 bytes at a time. A 128-byte data transfer must performed even if writing fewer than 128 bytes. In this case, H'FF data must be writte extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area byte reprogramming data area, and a 128-byte additional-programming data area. Per reprogramming data computation according to table 7.4, and additional programming computation according to table 7.5.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data at additional-programming data area to the flash memory. The program address and 128 data are latched in the flash memory. The lower 8 bits of the start address in the flash destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaw An overflow cycle of approximately 6.6 ms is allowed.
- For a dummy write to a verify address, write 1-byte data H'FF to an address whose lo
 are B'00. Verify data can be read in words or in longwords from the address to which
 dummy write was performed.

RENESAS




Figure 7.3 Program/Program-Verify Flowchart

RENESAS

Rev.5.00 Nov. 02, 2005 Pa

| <u> </u> | | | |
|----------|---|---|----------------------|
| 0 | 0 | 0 | Additional-program I |
| 0 | 1 | 1 | No additional progra |
| 1 | 0 | 1 | No additional progra |
| 1 | 1 | 1 | No additional progra |
| | | | |

Data

In Additional

Comments

Verify Data

Programming Time

n Programming

Reprogram Data

Table 7.6

Note:

| (Number of Writes) | Time | Programming | Comments |
|--------------------|------|-------------|----------|
| 1 to 6 | 30 | 10 | |
| 7 to 1,000 | 200 | _ | |

Time shown in µs.

7.4.2 Erase/Erase-Verify

followed.

1. Prewriting (setting erase block data to all 0s) is not necessary.

overflow cycle of approximately 19.8 ms is allowed.

2. Erasing is performed in block units. Make only a single-bit specification in the erase

When erasing flash memory, the erase/erase-verify flowchart shown in figure 7.4 should

- register (EBR1). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc.

Rev.5.00 Nov. 02, 2005 Page 100 of 418

RENESAS

- or othera, or white the coor program is offerung, for the roll of the second
 - 1. Interrupt during programming/erasing may cause a violation of the programming or algorithm, with the result that normal operation cannot be assured.
 - 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunction
 - programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.3. If an interrupt occurs during boot program execution, normal boot mode sequence carried out.

Rev.5.00 Nov. 02, 2005 Pag




Figure 7.4 Erase/Erase-Verify Flowchart

Rev.5.00 Nov. 02, 2005 Page 102 of 418



entered unless the RES pin is held low until oscillation stabilizes after powering on. In t a reset during operation, hold the RES pin low for the RES pulse width specified in the Characteristics section.

7.5.2 **Software Protection**

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the in FLMCR1 does not cause a transition to program mode or erase mode. By setting the block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 H'00, erase protection is set for all blocks.

7.5.3 **Error Protection**

programming/erasing, or operation is not performed in accordance with the program/era algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the

In error protection, an error is detected when CPU runaway occurs during flash memory

When the flash memory of the relevant address area is read during programming/era

- (including vector read and instruction fetch) Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

bit in FLMCR2 is set to 1, and the error protection state is entered.

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or er is aborted at the point at which the error occurred. Program mode or erase mode cannot



In user mode, the flash memory will operate in either of the following states:

- Normal operating mode
 The flash memory can be read and written to at high speed.
- Power-down operating mode
 The power supply circuit of flash memory can be partly halted. As a result, flash member read with low power consumption.
- Standby mode
 All flash memory circuits are halted.

memory. In subactive mode, the flash memory can be set to operate in power-down mode PDWND bit in FLPWCR. When the flash memory returns to its normal operating state for power-down mode or standby mode, a period to stabilize operation of the power supply of that were stopped is needed. When the flash memory returns to its normal operating state STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 µs, even when external clock is being used.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flas



RENESAS

Rev.5.00 Nov. 02, 2005 Pag

Rev.5.00 Nov. 02, 2005 Page 106 of 418 REJ09B0028-0500



| | | H8/3691 | 512 Kbytes | HTD80 to HTF/F |
|------------------------------|----------------------------|--------------|------------|-------------------|
| | | H8/3690 | 512 kbytes | H'FD80 to H'FF7F |
| EEPROM stacked version | Flash memory version | H8/3694N | 2 kbytes | H'F780 to H'FF7F* |
| | Mask-ROM version | - | 1 kbyte | H'FB80 to H'FF7F |
| | | | | |

512 kbytes

H'FD80 to H'FF7F

H8/3692

Note: * When the E7 or E8 is used, area H'F780 to H'FB7F must not be accessed.

Rev.5.00 Nov. 02, 2005 Page 108 of 418 REJ09B0028-0500



appendix B.1, I/O Port Block Diagrams. For the execution of bit manipulation instruction port control register and port data register, see section 2.8.3, Bit Manipulation Instruction

9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, a timer A outpu a timer V input pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)



Rev.5.00 Nov. 02, 2005 Pag REJ09

| | | | | • • |
|------|------|-------|-----|--|
| 6 | IRQ2 | 0 | R/W | P16/IRQ2 Pin Function Switch |
| | | | | This bit selects whether pin P16/ $\overline{IRQ2}$ is used a as $\overline{IRQ2}$. |
| | | | | 0: General I/O port |
| | | | | 1: IRQ2 input pin |
| 5 | IRQ1 | 0 | R/W | P15/IRQ1 Pin Function Switch |
| | | | | This bit selects whether pin P15/IRQ1 is used as IRQ1. |
| | | | | 0: General I/O port |
| | | | | 1: IRQ1 input pin |
| 4 | IRQ0 | 0 | R/W | P14/IRQ0 Pin Function Switch |
| | | | | This bit selects whether pin P14/IRQ0 is used as IRQ0. |
| | | | | 0: General I/O port |
| | | | | 1: IRQ0 input pin |
| 3, 2 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| 1 | TXD | 0 | R/W | P22/TXD Pin Function Switch |
| | | | | This bit selects whether pin P22/TXD is used as as TXD. |
| | | | | 0: General I/O port |
| | | | | 1: TXD output pin |
| 0 | TMOW | 0 | R/W | P10/TMOW Pin Function Switch |
| | | | | This bit selects whether pin P10/TMOW is used as TMOW. |
| | | | | 0: General I/O port |
| | | | | 1: TMOW output pin |
| | | | | |

ICEA

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 110 of 418

| 0 | | | |
|---|-------|---|---|
| 2 | PCR12 | 0 | W |
| 1 | PCR11 | 0 | W |
| 0 | PCR10 | 0 | W |

9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

| | | Initial | | |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value | R/W | Description |
| 7 | P17 | 0 | R/W | PDR1 stores output data for port 1 pins. |
| 6 | P16 | 0 | R/W | If PDR1 is read while PCR1 bits are set to 1, th |
| 5 | P15 | 0 | R/W | stored in PDR1 are read. If PDR1 is read while |
| 4 | P14 | 0 | R/W | are cleared to 0, the pin states are read regardl value stored in PDR1. |
| 3 | | 1 | _ | Bit 3 is a reserved bit. This bit is always read as |
| 2 | P12 | 0 | R/W | • |
| 1 | P11 | 0 | R/W | |
| 0 | P10 | 0 | R/W | |

| | 1 | _ |
|--------|---|-----|
| PUCR12 | 0 | R/W |
| PUCR11 | 0 | R/W |
| PUCR10 | 0 | R/W |

9.1.5 Pin Functions

The correspondence between the register specification and the port functions is shown be

P17/IRQ3/TRGV pin

| Register | PMR1 | PCR1 | |
|---------------|------|-------|---------------------------|
| Bit Name | IRQ3 | PCR17 | Pin Function |
| Setting value | 0 | 0 | P17 input pin |
| | | 1 | P17 output pin |
| | 1 | Х | IRQ3 input/TRGV input pin |
| | | | |

Legend: X: Don't care.

P16/IRQ2 pin

| Register | PMR1 | PCR1 | |
|---------------|------|-------|----------------|
| Bit Name | IRQ2 | PCR16 | Pin Function |
| Setting value | e 0 | 0 | P16 input pin |
| | | 1 | P16 output pin |
| | 1 | Χ | IRQ2 input pin |
| | _ | | |

Legend: X: Don't care.

Rev.5.00 Nov. 02, 2005 Page 112 of 418

RENESAS

| Register | PMR1 | PCR1 | Pin Function |
|---------------|------------|-------|------------------|
| Bit Name | IRQ0 | PCR14 | |
| Setting value | e 0 | 0 | P14 input pin |
| | | 1 | P14 output pin |
| | 1 | Х | ĪRQ0 input pin |
| Logond: V: | Don't core | | |

Legend: X: Don't care.

P12 pin

| Register | PCR1 | |
|---------------|-------|----------------|
| Bit Name | PCR12 | Pin Function |
| Setting value | 0 | P12 input pin |
| | 1 | P12 output pin |

P11 pin

| Register | PCR1 | |
|---------------|-------|----------------|
| Bit Name | PCR11 | Pin Function |
| Setting value | 0 | P11 input pin |
| | 1 | P11 output pin |



9.4 POFt 4

Port 2 is a general I/O port also functioning as a SCI3 I/O pin. Each pin of the port 2 is shifting 9.2. The register settings of PMR1 and SCI3 have priority for functions of the pins uses.




Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)



9.2.2 Port Data Register 2 (PDR2)

PDR2 is a general I/O port data register of port 2.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|------------------|-----|--|
| 7 to 3 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| 2 | P22 | 0 | R/W | PDR2 stores output data for port 2 pins. |
| 1 | P21 | 0 | R/W | If PDR2 is read while PCR2 bits are set to 1, the |
| 0 | P20 | 0 | R/W | stored in PDR2 is read. If PDR2 is read while F are cleared to 0, the pin states are read regard value stored in PDR2. |

| | 1 | 1 22 output pin |
|---|---|-----------------|
| 1 | Χ | TXD output pin |

Legend: X: Don't care.

P21/RXD pin

| Register | SCR3 | PCR2 | |
|------------------|----------------|-------|----------------|
| Bit Name | RE | PCR21 | Pin Function |
| Setting Value | 0 | 0 | P21 input pin |
| | | 1 | P21 output pin |
| | 1 | Х | RXD input pin |
| Legend: 2 | X: Don't care. | | |

Legena. A. Dont care

P20/SCK3 pin

| Registe | er | SCR3 | | SMR | PCR2 | |
|---------|-------|------|------|-----|-------|----------------|
| Bit Nar | ne | CKE1 | CKE0 | COM | PCR20 | Pin Function |
| Setting | Value | 0 | 0 | 0 | 0 | P20 input pin |
| | | | | | 1 | P20 output pin |
| | | 0 | 0 | 1 | Х | SCK3 output pi |
| | | 0 | 1 | Χ | Χ | SCK3 output pi |
| | | 1 | X | Χ | X | SCK3 input nin |

Legend: X: Don't care.

Rev.5.00 Nov. 02, 2005 Page 116 of 418

RENESAS




Figure 9.3 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

Rev.5.00 Nov. 02, 2005 Pag

| | | | | 1: WKP5/ADTRG input pin |
|---|------|---|-----|---|
| 4 | WKP4 | 0 | R/W | P54/WKP4 Pin Function Switch |
| | | | | Selects whether pin P54/ $\overline{\text{WKP4}}$ is used as P54 $\overline{\text{WKP4}}$. |
| | | | | 0: General I/O port |
| | | | | 1: WKP4 input pin |
| 3 | WKP3 | 0 | R/W | P53/WKP3 Pin Function Switch |
| | | | | Selects whether pin P53/ $\overline{\text{WKP3}}$ is used as P53 $\overline{\text{WKP3}}$. |
| | | | | 0: General I/O port |
| | | | | 1: WKP3 input pin |
| 2 | WKP2 | 0 | R/W | P52/WKP2 Pin Function Switch |
| | | | | Selects whether pin P52/ $\overline{WKP2}$ is used as P52 $\overline{WKP2}$. |
| | | | | 0: General I/O port |
| | | | | 1: WKP2 input pin |
| 1 | WKP1 | 0 | R/W | P51/WKP1 Pin Function Switch |
| | | | | Selects whether pin P51/WKP1 is used as P51 WKP1. |
| | | | | 0: General I/O port |
| | | | | 1: WKP1 input pin |
| 0 | WKP0 | 0 | R/W | P50/WKP0 Pin Function Switch |
| | | | | Selects whether pin P50/ $\overline{\text{WKP0}}$ is used as P50 $\overline{\text{WKP0}}$. |
| | | | | 0: General I/O port |
| | | | | 1: WKP0 input pin |

0: General I/O port



| PC | R52 | 0 | W | |
|----|-----|---|---|--|
| PC | R51 | 0 | W | |
| PC | R50 | 0 | W | |
| | | | | |

2

9.3.3 Port Data Register 5 (PDR5)

PDR5 is a general I/O port data register of port 5.

| | | Initial | | |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value | R/W | Description |
| 7 | P57 | 0 | R/W | Stores output data for port 5 pins. |
| 6 | P56 | 0 | R/W | If PDR5 is read while PCR5 bits are set to 1, th |
| 5 | P55 | 0 | R/W | stored in PDR5 are read. If PDR5 is read while |
| 4 | P54 | 0 | R/W | are cleared to 0, the pin states are read regardl value stored in PDR5. |
| 3 | P53 | 0 | R/W | Note: The P57 and P56 bits should not be set t |
| 2 | P52 | 0 | R/W | H8/3694N. |
| 1 | P51 | 0 | R/W | |
| 0 | P50 | 0 | R/W | |
| | | | | |

| PUCR53 | 0 | R/W | these bits are cleared to 0. |
|--------|---|-----|------------------------------|
| PUCR52 | 0 | R/W | |
| PUCR51 | 0 | R/W | |
| PUCR50 | 0 | R/W | |
| | | | |
| | | | |

9.3.5 Pin Functions

The correspondence between the register specification and the port functions is shown be

P57/SCL pin

3

| Register | ICCR1 | PCR5 | | |
|------------------|-------|-------|----------------|--|
| Bit Name | ICE | PCR57 | Pin Function | |
| Setting Value | 0 | 0 | P57 input pin | |
| | | 1 | P57 output pin | |
| | 1 | Х | SCL I/O pin | |
| | | | · · | |

Legend: X: Don't care.

SCL performs the NMOS open-drain output, that enables a direct bus drive.



SDA performs the NMOS open-drain output, that enables a direct bus drive.

P55/WKP5/ADTRG pin

| Register | PMR5 | PCR5 | |
|------------------|------|-------|----------------------|
| Bit Name | WKP5 | PCR55 | Pin Function |
| Setting Value | 0 | 0 | P55 input pin |
| | | 1 | P55 output pin |
| | 1 | Х | WKP5/ADTRG input pin |
| | | | · · |

Legend: X: Don't care.

P54/WKP4 pin

| PMR5 | PCR5 | |
|------|-------|--|
| WKP4 | PCR54 | Pin Function |
| 0 | 0 | P54 input pin |
| | 1 | P54 output pin |
| 1 | Х | WKP4 input pin |
| | WKP4 | WKP4 PCR54 0 0 1 |

Legend: X: Don't care.



P52/WKP2 pin

| ı | Register | PMR5 | PCR5 | |
|---|------------------|------|-------|----------------|
| Ī | Bit Name | WKP2 | PCR52 | Pin Function |
| | Setting Value | 0 | 0 | P52 input pin |
| | | | 1 | P52 output pin |
| _ | | 1 | Х | WKP2 input pin |

Legend: X: Don't care.

P51/WKP1 pin

| Register | PMR5 | PCR5 | |
|------------------|------|-------|----------------|
| Bit Name | WKP1 | PCR51 | Pin Function |
| Setting Value | 0 | 0 | P51 input pin |
| | | 1 | P51 output pin |
| | 1 | Х | WKP1 input pin |

Legend: X: Don't care.



9.4 Port 7

Port 7 is a general I/O port also functioning as a timer V I/O pin. Each pin of the port 7 in figure 9.4. The register setting of TCSRV in timer V has priority for functions of pin P76/TMOV. The pins, P75/TMCIV and P74/TMRIV, are also functioning as timer V in that are connected to the timer V regardless of the register setting of port 7.




Figure 9.4 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)



Rev.5.00 Nov. 02, 2005 Pag

| | | P76/TMOV pin. | |
|----------|-------|---------------|--|
| 3 to 0 — | - – – | Reserved | |
| | | | |

Port Data Register 7 (PDR7) 9.4.2

PDR7 is a general I/O port data register of port 7.

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|------------------|-----|---|
| 7 | _ | 1 | _ | Reserved |
| | | | | This bit is always read as 1. |
| 6 | P76 | 0 | R/W | PDR7 stores output data for port 7 pins. |
| 5 | P75 | 0 | R/W | If PDR7 is read while PCR7 bits are set to 1, the |
| 4 | P74 | 0 | R/W | stored in PDR7 is read. If PDR7 is read while PO are cleared to 0, the pin states are read regardle value stored in PDR7. |
| 3 to 0 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| | | | | |

| Other than the above values | Х | TMOV output pin |
|-----------------------------|---|-----------------|
| Legend: X: Don't care. | | |

P75/TMCIV pin

| Register | PCR7 | | |
|------------------|-------|----------------------------|--|
| Bit Name | PCR75 | Pin Function | |
| Setting Value | 0 | P75 input/TMCIV input pin | |
| | 1 | P75 output/TMCIV input pin | |

| | 1 P75 Output Micro Input pin | | | |
|------------------|------------------------------|----------------------------|--|--|
| P74/TMRIV | V pin | | | |
| Register | PCR7 | | | |
| Bit Name | PCR74 | Pin Function | | |
| Setting Value | 0 | P74 input/TMRIV input pin | | |
| | 4 | P74 output/TMRIV input pin | | |

Rev.5.00 Nov. 02, 2005 Pag



Figure 9.5 Port 8 Pin Configuration

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

9.5.1 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

| | | Initial | | |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value | R/W | Description |
| 7 | PCR87 | 0 | W | When each of the port 8 pins P87 to P80 function |
| 6 | PCR86 | 0 | W | general I/O port, setting a PCR8 bit to 1 makes t |
| 5 | PCR85 | 0 | W | corresponding pin an output port, while clearing 0 makes the pin an input port. |
| 4 | PCR84 | 0 | W | o makes the pin an input port. |
| 3 | PCR83 | 0 | W | |
| 2 | PCR82 | 0 | W | |
| 1 | PCR81 | 0 | W | |
| 0 | PCR80 | 0 | W | |

Rev.5.00 Nov. 02, 2005 Page 126 of 418



| P82 | 0 | R/W |
|-----|---|-----|
| P81 | 0 | R/W |
| P80 | 0 | R/W |
| | | |

Pin Functions 9.5.3

The correspondence between the register specification and the port functions is shown be

P87 pin

| Register | PCR8 | |
|------------------|-------|----------------|
| Bit Name | PCR87 | Pin Function |
| Setting Value | 0 | P87 input pin |
| | 1 | P87 output pin |

P86 pin

| Register | PCR8 | | |
|------------------|-------|----------------|--|
| Bit Name | PCR86 | Pin Function | |
| Setting Value | 0 | P86 input pin | |
| | 1 | P86 output pin | |

Rev.5.00 Nov. 02, 2005 Pag

| | 0 | 0 | 1 | Χ |
|----------|-------------|------|---|------|
| | 0 | 1 | Х | Х |
| | 1 | Χ | Х | 0 |
| | | | | 1 |
| Legend: | X: Don't ca | ıre. | | |
| P83/FTI | OC pin | | | |
| Register | TIOR1 | l | | PCR8 |

IOC1

IOD1

0

IOD0

IOC0

0

1

Χ

Χ

0

PCR84

0

1

Pin Function

FTIOD output pin FTIOD output pin

Pin Function

FTIOC output pin

FTIOC output pin

P84 input/FTIOD input pin

P84 output/FTIOD input pin

P84 input/FTIOD input pin P84 output/FTIOD input pin

P83 input/FTIOC input pin

P83 output/FTIOC input pin

P83 input/FTIOC input pin

P83 output/FTIOC input pin

Setting 0 0 Value

0

Bit Name

Setting

Value

Bit Name

0

IOC2

IOD2

0

Χ Χ 0

1

PCR83

0

1

Legend: X: Don't care.

1

Χ

Rev.5.00 Nov. 02, 2005 Page 128 of 418 REJ09B0028-0500



Legend: X: Don't care.

P81/FTIOA pin

| Register | TIOR0 | | | PCR8 | |
|------------------|-------|------|------|-------|----------------------------|
| Bit Name | IOA2 | IOA1 | IOA0 | PCR81 | Pin Function |
| Setting Value | 0 | 0 | 0 | 0 | P81 input/FTIOA input pin |
| | | | | 1 | P81 output/FTIOA input pin |
| | 0 | 0 | 1 | Х | FTIOA output pin |
| | 0 | 1 | Х | Х | FTIOA output pin |
| | 1 | Х | Х | 0 | P81 input/FTIOA input pin |
| | | | | 1 | P81 output/FTIOA input pin |

1

Legend: X: Don't care.

P80/FTCI pin

| Register | PCR8 | |
|------------------|-------|---------------------------|
| Bit Name | PCR80 | Pin Function |
| Setting Value | 0 | P80 input/FTCI input pin |
| | 1 | P80 output/FTCI input pin |



Rev.5.00 Nov. 02, 2005 Pag



Figure 9.6 Port B Pin Configuration

Port B has the following register.

• Port data register B (PDRB)

9.6.1 Port Data Register B (PDRB)

PDRB is a general input-only port data register of port B.

| | | Initial | | |
|-----|----------|---------|-----|---|
| Bit | Bit Name | Value | R/W | Description |
| 7 | PB7 | _ | R | The input value of each pin is read by reading th |
| 6 | PB6 | _ | R | register. |
| 5 | PB5 | _ | R | However, if a port B pin is designated as an anal channel by ADCSR in A/D converter, 0 is read. |
| 4 | PB4 | _ | R | channel by ADCSH in A/D converter, o is read. |
| 3 | PB3 | _ | R | |
| 2 | PB2 | _ | R | |
| 1 | PB1 | _ | R | |
| 0 | PB0 | _ | R | |



• Any of eight clock signals can be output from pin TMOW: 32.768 kHz divided by 3 4 (1 kHz, 2 kHz, 4 kHz, 8 kHz), or the system clock divided by 32, 16, 8, or 4.

Interval Timer

Choice of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128,

Clock Time Base

• Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used a time base (using a 32.768 kHz crystal oscillator).




Figure 10.1 Block Diagram of Timer A

10.2 Input/Output Pins

Table 10.1 shows the timer A input/output pin.

Table 10.1 Pin Configuration

| Name | Abbreviation I/O | | Function |
|--------------|------------------|--------|--|
| Clock output | TMOW | Output | Output of waveform generated by timer A ou circuit |

Rev.5.00 Nov. 02, 2005 Page 132 of 418



| | | | 001: |
|------|---|-----|---|
| | | | 010: φ/8 |
| | | | 011: |
| | | | 100: ou/32 |
| | | | 101: ou/16 |
| | | | 110: $\phi_{w}/8$ |
| | | | 111: |
| | | | For details on clock outputs, see section 10.4.3 Output. |
| _ | 1 | _ | Reserved |
| | | | This bit is always read as 1. |
| TMA3 | 0 | R/W | Internal Clock Select 3 |
| | | | This bit selects the operating mode of the timer |
| | | | 0: Functions as an interval timer to count the our prescaler S. |
| | | | Functions as a clock-time base to count the operation of the prescaler W. |

Initial

Value

0

0

0

Bit Name

TMA7

TMA6

TMA5

R/W

R/W

R/W

R/W

Bit

7

6

5

Rev.5.00 Nov. 02, 2005 Pag

REJ09

Description

000: φ/32

Clock Output Select 7 to 5

These bits select the clock output at the TMOW

110: \$\phi/32
111: \$\phi/8

These bits select the overflow period when TMA (when a 32.768 kHz crystal oscillator with is used

000: 1s 001: 0.5 s 010: 0.25 s

011: 0.03125 s

1XX: Both PSW and TCA are reset

Legend: X: Don't care.

10.3.2 Timer Counter A (TCA)

TCA is an 8-bit readable up-counter, which is incremented by internal clock input. The c source for input to this counter is selected by bits TMA3 to TMA0 in TMA. TCA values read by the CPU in active mode, but cannot be read in subactive mode. When TCA overf IRRTA bit in interrupt request register 1 (IRR1) is set to 1. TCA is cleared by setting bits and TMA2 in TMA to B'11. TCA is initialized to H'00.

Rev.5.00 Nov. 02, 2005 Page 134 of 418



overflow, setting bit IRRTA to 1 in interrupt Flag Register 1 (IRR1). If IENTA = 1 in ir enable register 1 (IENR1), a CPU interrupt is requested. At overflow, TCA returns to H starts counting up again. In this mode timer A functions as an interval timer that generat overflow output at intervals of 256 input clock pulses.

10.4.2 **Clock Time Base Operation**

signals output by prescaler W. When a clock signal is input after the TCA counter value become H'FF, timer A overflows and IRRTA in IRR1 is set to 1. At that time, an interru is generated to the CPU if IENTA in the interrupt enable register 1 (IENR1) is 1. The over period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is a In clock time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and p to H'00.

When bit TMA3 in TMA is set to 1, timer A functions as a clock-timer base by counting

10.4.3 **Clock Output**

Setting bit TMOW in port mode register 1 (PMR1) to 1 causes a clock signal to be outp TMOW. Eight different clock output signals can be selected by means of bits TMA7 to TMA. The system clock divided by 32, 16, 8, or 4 can be output in active mode and slee 32.768 kHz signal divided by 32, 16, 8, or 4 can be output in active mode, sleep mode, a subactive mode.

10.5 **Usage Note**

When the clock time base function is selected as the internal clock of TCA in active mo mode, the internal clock is not synchronous with the system clock, so it is synchronized synchronizing circuit. This may result in a maximum error of $1/\phi$ (s) in the count cycle.

RENESAS

Rev.5.00 Nov. 02, 2005 Pag REJ09

Rev.5.00 Nov. 02, 2005 Page 136 of 418 REJ09B0028-0500



- Choice of seven clock signals is available.
 - Choice of six internal clock sources ($\phi/128$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$) or an external • Counter can be cleared by compare match A or B, or by an external reset signal. If the
 - stop function is selected, the counter can be halted when cleared. Timer output is controlled by two independent compare match signals, enabling puls

both edges of the TRGV input can be selected.

- with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling




Figure 11.1 Block Diagram of Timer V

11.2 Input/Output Pins

Table 11.1 shows the timer V pin configuration.

Table 11.1 Pin Configuration

| Name | Abbreviation | 1/0 | Function |
|---------------------|--------------|--------|-------------------------------|
| Timer V output | TMOV | Output | Timer V waveform output |
| Timer V clock input | TMCIV | Input | Clock input to TCNTV |
| Timer V reset input | TMRIV | Input | External input to reset TCN |
| Trigger input | TRGV | Input | Trigger input to initiate cou |
| | | | |

Rev.5.00 Nov. 02, 2005 Page 138 of 418



11.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in ti control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at TCNTV can be cleared by an external reset input signal, or by compare match A or B. T

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSRV).

TCNTV is initialized to H'00.

11.3.2 Time Constant Registers A and B (TCORA, TCORB)

clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

TCORA and TCORB have the same function.

TCORA and TCORB are 8-bit read/write registers.

TCORA and TCNTV are compared at all times. When the TCORA and TCNTV conten CMFA is set to 1 in TCSRV. If CMIEA is also set to 1 in TCRV0, a CPU interrupt is re Note that they must not be compared during the T3 state of a TCORA write cycle.

Timer output from the TMOV pin can be controlled by the identifying signal (compare and the settings of bits OS3 to OS0 in TCSRV.

TCORA and TCORB are initialized to H'FF.



Rev.5.00 Nov. 02, 2005 Pag

| | | | | bit in TCSRV is enabled. |
|---|-------|---|-----|---|
| 5 | OVIE | 0 | R/W | Timer Overflow Interrupt Enable |
| | | | | When this bit is set to 1, interrupt request from the bit in TCSRV is enabled. |
| 4 | CCLR1 | 0 | R/W | Counter Clear 1 and 0 |
| 3 | CCLR0 | 0 | R/W | These bits specify the clearing conditions of TC |
| | | | | 00: Clearing is disabled |
| | | | | 01: Cleared by compare match A |
| | | | | 10: Cleared by compare match B |
| | | | | Cleared on the rising edge of the TMRIV pir operation of TCNTV after clearing depends in TCRV1. |

R/W

R/W

R/W

Clock Select 2 to 0

Refer to table 11.2.

When this bit is set to 1, interrupt request from the

These bits select clock signals to input to TCNT

counting condition in combination with ICKS0 in



REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 140 of 418

CKS2

CKS1

CKS0

0

0

0

2

1

0

| | | 1 | Internal clock: counts on \$\phi\$/128, falling |
|---|---|---|---|
| 0 | 0 | _ | Clock input prohibited |
| | 1 | _ | External clock: counts on rising edge |
| 1 | 0 | _ | External clock: counts on falling edge |
| | 1 | _ | External clock: counts on rising and fa |
| | | | |

Internal clock: counts on \$\phi/64\$, falling

Rev.5.00 Nov. 02, 2005 Pag

REJ09

0

1

| - | | _ | | 1 |
|---|-----|---|-----|---|
| | | | | Setting condition: |
| | | | | When the TCNTV value matches the TCORA va |
| | | | | Clearing condition: |
| | | | | After reading CMFA = 1, cleared by writing 0 to 0 |
| 5 | OVF | 0 | R/W | Timer Overflow Flag |
| | | | | Setting condition: |
| | | | | When TCNTV overflows from H'FF to H'00 |
| | | | | Clearing condition: |
| | | | | After reading OVF = 1, cleared by writing 0 to OV |
| 4 | _ | 1 | _ | Reserved |
| | | | | This bit is always read as 1. |
| 3 | OS3 | 0 | R/W | Output Select 3 and 2 |
| 2 | OS2 | 0 | R/W | These bits select an output method for the TMO the compare match of TCORB and TCNTV. |
| | | | | 00: No change |
| | | | | 01: 0 output |
| | | | | 10: 1 output |
| | | | | 11: Output toggles |
| 1 | OS1 | 0 | R/W | Output Select 1 and 0 |
| 0 | OS0 | 0 | R/W | These bits select an output method for the TMO' the compare match of TCORA and TCNTV. |
| | | | | 00: No change |
| | | | | 01: 0 output |
| | | | | 10: 1 output |
| | | | | 11: Output toggles |

R/W

6

CMFA

Alter reading Own B = 1, cleared by writing 0 to

Compare Match Flag A





| | | | | 00: TRGV trigger input is prohibited |
|---|-------|---|-----|--|
| | | | | 01: Rising edge is selected |
| | | | | 10: Falling edge is selected |
| | | | | 11: Rising and falling edges are both selected |
| 2 | TRGE | 0 | R/W | TCNT starts counting up by the input of the edg selected by TVEG1 and TVEG0. |
| | | | | 0: Disables starting counting-up TCNTV by the the TRGV pin and halting counting-up TCNT TCNTV is cleared by a compare match. |
| | | | | Enables starting counting-up TCNTV by the the TRGV pin and halting counting-up TCNT TCNTV is cleared by a compare match. |
| 1 | _ | 1 | _ | Reserved |
| | | | | This bit is always read as 1. |
| 0 | ICKS0 | 0 | R/W | Internal Clock Select 0 |

Reserved

These bits are always read as 1.

These bits select the TRGV input edge.

This bit selects clock signals to input to TCNTV combination with CKS2 to CKS0 in TCRV0.

Rev.5.00 Nov. 02, 2005 Pag

REJ09

TRGV Input Edge Select

All 1

0

0

R/W

R/W

7 to 5

TVEG1

TVEG0

4

3

Refer to table 11.2.

- will be set. The timing at this time is shown in figure 11.4. An interrupt request is sen CPU when OVIE in TCRV0 is 1.

 3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or (CMEA or CMER) is set to 1 when TCNTV matches TCORA or TCORB, respectively.
 - (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively compare-match signal is generated in the last state in which the values match. Figure shows the timing. An interrupt request is generated for the CPU when CMIEA or CM TCRV0 is 1.
 4. When a compare match A or B is generated, the TMOV responds with the output value.
 - selected by bits OS3 to OS0 in TCSRV. Figure 11.6 shows the timing when the output toggled by compare match A.

 5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the correst.
 - compare match. Figure 11.7 shows the timing.
 6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is necessary.
 - input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is nec Figure 11.8 shows the timing.7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the coun halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge sel

TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.



RENESAS

Rev.5.00 Nov. 02, 2005 Page 144 of 418




Figure 11.3 Increment Timing with External Clock




Figure 11.4 OVF Set Timing

Figure 11.5 CMFA and CMFB Set Timing




Figure 11.6 TMOV Output Timing




Figure 11.7 Clear Timing by Compare Match

Rev.5.00 Nov. 02, 2005 Page 146 of 418

REJ09B0028-0500

RENESAS

RENESAS

Rev.5.00 Nov. 02, 2005 Pag

- 3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired close
 - 4. With these settings, a waveform is output without further software intervention, with determined by TCORA and a pulse width determined by TCORB.




Figure 11.9 Pulse Output Example

- 4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clo
 - 5. After these settings, a pulse waveform will be output without further software interv with a delay determined by TCORA from the TRGV input, and a pulse width determ (TCORB TCORA).




Figure 11.10 Example of Pulse Output Synchronized to TRGV Input

- If compare matches A and B occur simultaneously, any conflict between the output s for compare match A and compare match B is resolved by the following priority: tog output > output 1 > output 0.
 - Depending on the timing, TCNTV may be incremented by a switch between different clock sources. When TCNTV is internally clocked, an increment pulse is generated f falling edge of an internal clock signal, that is divided system clock (\$\phi\$). Therefore, a in figure 11.3 the switch is from a high clock signal to a low clock signal, the switch seen as a falling edge, causing TCNTV to increment. TCNTV can also be increment switch between internal and external clocks.




Figure 11.11 Contention between TCNTV Write and Clear

RENESAS

Rev.5.00 Nov. 02, 2005 Page 150 of 418




Figure 11.12 Contention between TCORA Write and Compare Match




Figure 11.13 Internal Clock Switching and TCNTV Operation



Rev.5.00 Nov. 02, 2005 Pag REJ09

Rev.5.00 Nov. 02, 2005 Page 152 of 418 REJ09B0028-0500



- Capability to process up to four pulse outputs or four pulse inputs
 - Four general registers:
 - Independently assignable output compare or input capture functions

 - Usable as two pairs of registers; one register of each pair operates as a buffer for compare or input capture register
 - Four selectable operating modes:

— Input capture function

- Waveform output by compare match
- Selection of 0 output, 1 output, or toggle output
- Rising edge, falling edge, or both edges
- Counter clearing function
 - Counters can be cleared by compare match - PWM mode
- Up to three-phase PWM output can be provided with desired duty ratio.
- Any initial timer output value can be set
- Five interrupt sources

Four compare match/input capture interrupts and an overflow interrupt.

Table 12.1 summarizes the timer W functions, and figure 12.1 shows a block diagram o W.

| | | compare match | compare match | | | |
|---------------------------------------|--------|------------------|-----------------------------------|-----------------------------------|-----------------------------------|-------------------|
| Initial output value setting function | | _ | Yes | Yes | Yes | Yes |
| Buffer function | | _ | Yes | Yes | _ | _ |
| Compare | 0 | _ | Yes | Yes | Yes | Yes |
| match output | 1 | _ | Yes | Yes | Yes | Yes |
| | Toggle | _ | Yes | Yes | Yes | Yes |
| Input capture fu | nction | _ | Yes | Yes | Yes | Yes |
| PWM mode | | _ | _ | Yes | Yes | Yes |
| Interrupt source | es | Overflow | Compare match/input capture | Compare match/input capture | Compare match/input capture | Cor mat cap |



Bus i [Legend] TMRW: Timer mode register W (8 bits) TCRW: Timer control register W (8 bits) TIERW: Timer interrupt enable register W (8 bits) TSRW: Timer status register W (8 bits) TIOR: Timer I/O control register (8 bits) TCNT: Timer counter (16 bits) GRA: General register A (input capture/output compare register: 16 bits) GRB: General register B (input capture/output compare register: 16 bits) GRC: General register C (input capture/output compare register: 16 bits) GRD: General register D (input capture/output compare register: 16 bits)

IRRTW: Timer W interrupt request

Figure 12.1 Timer W Block Diagram

| | | | • • |
|--------------------------------|-------|--------------|--|
| Input capture/output compare C | FTIOC | Input/output | Output pin for GRC output co input pin for GRC input captu PWM output pin in PWM mo |
| Input capture/output compare D | FTIOD | Input/output | Output pin for GRD output co input pin for GRD input captu PWM output pin in PWM mod |
| | | | |

PWM output pin in PWM mod

12.3 Register Descriptions

compare B

The timer W has the following registers.

- Timer mode register W (TMRW)
- Timer control register W (TCRW)
- Timer interrupt enable register W (TIERW)
- Timer status register W (TSRW)
- Timer I/O control register 0 (TIOR0)
- Timer I/O control register 1 (TIOR1)
- Timer counter (TCNT)
- General register A (GRA)
- General register B (GRB)
 - G 1 1 C CDC
- General register C (GRC)
- General register D (GRD)

Rev.5.00 Nov. 02, 2005 Page 156 of 418

| | | | | register |
|---|-------|---|-----|---|
| | | | | 1: GRD operates as the buffer register for GRE |
| 4 | BUFEA | 0 | R/W | Buffer Operation A |
| | | | | Selects the GRC function. |
| | | | | GRC operates as an input capture/output co register |
| | | | | 1: GRC operates as the buffer register for GRA |
| 3 | _ | 1 | _ | Reserved |
| | | | | This bit is always read as 1. |
| 2 | PWMD | 0 | R/W | PWM Mode D |
| | | | | Selects the output mode of the FTIOD pin. |
| | | | | 0: FTIOD operates normally (output compare of |
| | | | | 1: PWM output |
| 1 | PWMC | 0 | R/W | PWM Mode C |
| | | | | Selects the output mode of the FTIOC pin. |
| | | | | 0: FTIOC operates normally (output compare of |
| | | | | 1: PWM output |
| 0 | PWMB | 0 | R/W | PWM Mode B |
| | | | | Selects the output mode of the FTIOB pin. |
| | | | | 0: FTIOB operates normally (output compare of |
| | | | | 1: PWM output |
| | | | | |

R/W

BUFEB



This bit is always read as 1.

Selects the GRD function.

0: GRD operates as an input capture/output co

Buffer Operation B

REJ09

Rev.5.00 Nov. 02, 2005 Pag

| 5 | CKS1 | 0 | R/W | Select the TCNT clock source. |
|---|------|---|-----|---|
| 4 | CKS0 | 0 | R/W | 000: Internal clock: counts on $\boldsymbol{\varphi}$ |
| | | | | 001: Internal clock: counts on φ/2 |
| | | | | 010: Internal clock: counts on φ/4 |
| | | | | 011: Internal clock: counts on φ/8 |
| | | | | 1XX: Counts on rising edges of the external ever |
| | | | | When the internal clock source (φ) is selected, so sources are counted in subactive and subsleep in |
| 3 | TOD | 0 | R/W | Timer Output Level Setting D |
| | | | | Sets the output value of the FTIOD pin until the f compare match D is generated. |
| | | | | 0: Output value is 0* |
| | | | | 1: Output value is 1* |
| 2 | TOC | 0 | R/W | Timer Output Level Setting C |
| | | | | Sets the output value of the FTIOC pin until the f compare match C is generated. |
| | | | | 0: Output value is 0* |
| | | | | 1: Output value is 1* |
| 1 | ТОВ | 0 | R/W | Timer Output Level Setting B |
| | | | | Sets the output value of the FTIOB pin until the f compare match B is generated. |
| | | | | 0: Output value is 0* |
| | | | | |

Rev.5.00 Nov. 02, 2005 Page 158 of 418 REJ09B0028-0500

RENESAS

1: Output value is 1*

12.3.3 Timer Interrupt Enable Register W (TIERW)

TIERW controls the timer W interrupt request.

Initial

| Bit | Bit Name | Value | R/W | Description |
|--------|----------|-------|-----|--|
| 7 | OVIE | 0 | R/W | Timer Overflow Interrupt Enable |
| | | | | When this bit is set to 1, FOVI interrupt request flag in TSRW is enabled. |
| 6 to 4 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| 3 | IMIED | 0 | R/W | Input Capture/Compare Match Interrupt Enable |
| | | | | When this bit is set to 1, IMID interrupt requeste IMFD flag in TSRW is enabled. |
| 2 | IMIEC | 0 | R/W | Input Capture/Compare Match Interrupt Enable |
| | | | | When this bit is set to 1, IMIC interrupt requeste IMFC flag in TSRW is enabled. |
| 1 | IMIEB | 0 | R/W | Input Capture/Compare Match Interrupt Enable |
| | | | | When this bit is set to 1, IMIB interrupt requeste IMFB flag in TSRW is enabled. |
| 0 | IMIEA | 0 | R/W | Input Capture/Compare Match Interrupt Enable |
| | | | | When this bit is set to 1, IMIA interrupt requeste IMFA flag in TSRW is enabled. |

| | | | | These bits are always read as 1. |
|---|------|---|-----|--|
| 3 | IMFD | 0 | R/W | Input Capture/Compare Match Flag D |
| | | | | [Setting conditions] |
| | | | | TCNT = GRD when GRD functions as an our compare register |
| | | | | The TCNT value is transferred to GRD by an capture signal when GRD functions as an inp capture register |
| | | | | [Clearing condition] |
| | | | | Read IMFD when IMFD = 1, then write 0 in IMFI |
| 2 | IMFC | 0 | R/W | Input Capture/Compare Match Flag C |
| | | | | [Setting conditions] |
| | | | | TCNT = GRC when GRC functions as an our compare register |
| | | | | The TCNT value is transferred to GRC by ar capture signal when GRC functions as an injudent capture register |
| | | | | [Clearing condition] |
| | | | | Read IMFC when IMFC = 1, then write 0 in IMFC |
| | | | | |

Reserved

6 to 4

All 1

Read OVF when OVF = 1, then write 0 in OVF

Rev.5.00 Nov. 02, 2005 Page 160 of 418

| | 1 0 1 |
|------------------------------------|---|
| | TCNT = GRA when GRA functions as an or |
| | compare register |
| | The TCNT value is transferred to GRA by a |
| | capture signal when GRA functions as an ir |
| | capture register |
| | [Clearing condition] |
| | Read IMFA when IMFA = 1, then write 0 in IMF |
| | |
| 12.3.5 Timer I/O Control Registe | er 0 (TIOR0) |
| TIOR0 selects the functions of GRA | and GRB, and specifies the functions of the FTIO |

Description

I/O Control B2

This bit is always read as 1.

Selects the GRB function.

0: GRB functions as an output compare registe 1: GRB functions as an input capture register

Rev.5.00 Nov. 02, 2005 Pag

REJ09

Reserved

R/W

Read IMFB when IMFB = 1, then write 0 in IMF

Input Capture/Compare Match Flag A

[Setting conditions]

0

IMFA

0

Bit

7

6

FTIOB pins.

Initial

Value

1

0

Bit Name

IOB2

R/W

R/W



| | | | | 01: Input capture at falling edge at the FTIOB pir |
|---|------|---|-----|---|
| | | | | 1X: Input capture at rising and falling edges of th pin |
| 3 | _ | 1 | _ | Reserved |
| | | | | This bit is always read as 1. |
| 2 | IOA2 | 0 | R/W | I/O Control A2 |
| | | | | Selects the GRA function. |
| | | | | 0: GRA functions as an output compare register |
| | | | | 1: GRA functions as an input capture register |
| 1 | IOA1 | 0 | R/W | I/O Control A1 and A0 |
| 0 | IOAO | 0 | R/W | When $IOA2 = 0$ |

match
When IOA2 = 1,

pin

00: Input capture at rising edge at the FTIOB pin

00: No output at compare match

01: 0 output to the FTIOA pin at GRA compare r10: 1 output to the FTIOA pin at GRA compare r11: Output toggles to the FTIOA pin at GRA compare r

00: Input capture at rising edge of the FTIOA pin01: Input capture at falling edge of the FTIOA pin1X: Input capture at rising and falling edges of th

Rev.5.00 Nov. 02, 2005 Page 162 of 418

Legend: X: Don't care.



| | | | | 1: GRD functions as an input capture register |
|---|------|---|-----|---|
| 5 | IOD1 | 0 | R/W | I/O Control D1 and D0 |
| 4 | IOD0 | 0 | R/W | When IOD2 = 0, |
| | | | | 00: No output at compare match |
| | | | | 01: 0 output to the FTIOD pin at GRD compare |
| | | | | 10: 1 output to the FTIOD pin at GRD compare |
| | | | | Output toggles to the FTIOD pin at GRD co match |
| | | | | When IOD2 = 1, |
| | | | | 00: Input capture at rising edge at the FTIOD pi |
| | | | | 01: Input capture at falling edge at the FTIOD p |
| | | | | 1X: Input capture at rising and falling edges at t |

pin

Reserved

I/O Control C2

This bit is always read as 1.

Selects the GRC function.

1: GRC functions as an input capture register

Selects the GRD function.

0: GRD functions as an output compare registe

R/W

1

0

3

2

IOC2

REJ09

Rev.5.00 Nov. 02, 2005 Pag

00: Input capture to GRC at rising edge of the F 01: Input capture to GRC at falling edge of the F

1X: Input capture to GRC at rising and falling ed the FTIOC pin

Legend: X: Don't care.

12.3.7 **Timer Counter (TCNT)**

TCNT is a 16-bit readable/writable up-counter. The clock source is selected by bits CKS. CKS0 in TCRW. TCNT can be cleared to H'0000 through a compare match with GRA by the CCLR in TCRW to 1. When TCNT overflows (changes from H'FFFF to H'0000), the flag in TSRW is set to 1. If OVIE in TIERW is set to 1 at this time, an interrupt request is generated. TCNT must always be read or written in 16-bit units; 8-bit access is not allow TCNT is initialized to H'0000 by a reset.

12.3.8 General Registers A to D (GRA to GRD)

compare register or an input-capture register. The function is selected by settings in TIOI TIOR1.

When a general register is used as an input-compare register, its value is constantly comp

Each general register is a 16-bit readable/writable register that can function as either an o

the TCNT value. When the two values match (a compare match), the corresponding flag IMFB, IMFC, or IMFD) in TSRW is set to 1. An interrupt request is generated at this time IMIEA, IMIEB, IMIEC, or IMIED is set to 1. Compare match output can be selected in 7

When a general register is used as an input-capture register, an external input-capture sig detected and the current TCNT value is stored in the general register. The corresponding (IMFA, IMFB, IMFC, or IMFD) in TSRW is set to 1. If the corresponding interrupt-enab

Rev.5.00 Nov. 02, 2005 Page 164 of 418

REJ09B0028-0500



GRA whenever an input capture is generated.

GRA to GRD must be written or read in 16-bit units; 8-bit access is not allowed. GRA to initialized to H'FFFF by a reset.

12.4 Operation

The timer W has the following operating modes.

- Normal Operation
- PWM Operation

12.4.1 Normal Operation

TCNT performs free-running or periodic counting operations. After a reset, TCNT is serunning counter. When the CTS bit in TMRW is set to 1, TCNT starts incrementing the When the count overflows from H'FFFF to H'0000, the OVF flag in TSRW is set to 1. It in TIERW is set to 1, an interrupt request is generated. Figure 12.2 shows free-running of the total country in the total country is set to 1.



Rev.5.00 Nov. 02, 2005 Pag

Periodic counting operation can be performed when GRA is set as an output compare reg bit CCLR in TCRW is set to 1. When the count matches GRA, TCNT is cleared to H'000 IMFA flag in TSRW is set to 1. If the corresponding IMIEA bit in TIERW is set to 1, an request is generated. TCNT continues counting from H'0000. Figure 12.3 shows periodic counting.




Figure 12.3 Periodic Counter Operation

By setting a general register as an output compare register, compare match A, B, C, or D the output at the FTIOA, FTIOB, FTIOC, or FTIOD pin to output 0, output 1, or toggle. I 12.4 shows an example of 0 and 1 output when TCNT operates as a free-running counter, is selected for compare match A, and 0 output is selected for compare match B. When sig already at the selected output level, the signal level does not change at compare match.

REJ09B0028-0500



Figure 12.5 shows an example of toggle output when TCNT operates as a free-running of and toggle output is selected for both compare match A and B.




Figure 12.5 Toggle Output Example (TOA = 0, TOB = 1)

Figure 12.6 shows another example of toggle output when TCNT operates as a periodic cleared by compare match A. Toggle output is selected for both compare match A and E




Figure 12.6 Toggle Output Example (TOA = 0, TOB = 1)



Rev.5.00 Nov. 02, 2005 Pag




Figure 12.7 Input Capture Operating Example

Figure 12.8 shows an example of buffer operation when the GRA is set as an input-capturegister and GRC is set as the buffer register for GRA. TCNT operates as a free-running and FTIOA captures both rising and falling edge of the input signal. Due to the buffer op the GRA value is transferred to GRC by input-capture A and the TCNT value is stored in

Rev.5.00 Nov. 02, 2005 Page 168 of 418 REJ09B0028-0500

RENESAS

| | 110210 | 110.00 | 115/101 |
|-----|--------|--------|-----------------|
| , | \ :\ | , , | \ |
| | `—— | | <u> </u> |
| GRC | X : | H'0245 | X H'5480 |
| | · | | 110100 |
| | i | | |

Figure 12.8 Buffer Operation Example (Input Capture)

12.4.2 PWM Operation

a compare match occurs.

GRC, and GRD as duty registers. PWM waveforms are output from the FTIOB, FTIOC FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a gener functions as an output compare register automatically. The output level of each pin deper corresponding timer output level set bit (TOB, TOC, and TOD) in TCRW. When TOB is FTIOB output goes to 1 at compare match A and to 0 at compare match B. When TOB is FTIOB output goes to 0 at compare match A and to 1 at compare match B. Thus the commatch output level settings in TIOR0 and TIOR1 are ignored for the output pin set to PV If the same value is set in the cycle register and the duty register, the output does not characteristic productions as a compare match as a set of the compare match B.

In PWM mode, PWM waveforms are generated by using GRA as the period register and

Figure 12.9 shows an example of operation in PWM mode. The output signals go to 1 a is cleared at compare match A, and the output signals go to 0 at compare match B, C, at TOC, and TOD = 1: initial output values are set to 1).



Rev.5.00 Nov. 02, 2005 Pag

Figure 12.9 PWM Mode Example (1)

Figure 12.10 shows another example of operation in PWM mode. The output signals go t TCNT is cleared at compare match A, and the output signals go to 1 at compare match B D (TOB, TOC, and TOD = 0: initial output values are set to 1).




Figure 12.10 PWM Mode Example (2)

REJ09B0028-0500






Figure 12.11 Buffer Operation Example (Output Compare)

Figures 12.12 and 12.13 show examples of the output of PWM waveforms with duty cy and 100%.




Figure 12.12 PWM Mode Example (TOB, TOC, and TOD = 0: initial output values are set to 0)

Rev.5.00 Nov. 02, 2005 Page 172 of 418

REJ09B0028-0500






Figure 12.13 PWM Mode Example (TOB, TOC, and TOD = 1: initial output values are set to 1)




Figure 12.14 Count Timing for Internal Clock Source




Figure 12.15 Count Timing for External Clock Source

12.5.2 Output Compare Output Timing

The compare match signal is generated in the last state in which TCNT and GR match (w TCNT changes from the matching value to the next value). When the compare match signerated, the output value selected in TIOR is output at the compare match output pin (I FTIOB, FTIOC, or FTIOD).

When TCNT matches GR, the compare match signal is generated only after the next coupulse is input.

Rev.5.00 Nov. 02, 2005 Page 174 of 418 REJ09B0028-0500

RENESAS




Figure 12.16 Output Compare Output Timing

12.5.3 Input Capture Timing

Input capture on the rising edge, falling edge, or both edges can be selected through sett TIOR0 and TIOR1. Figure 12.17 shows the timing when the falling edge is selected. Th width of the input capture signal must be at least two system clock (ϕ) cycles; shorter punot be detected correctly.




Figure 12.17 Input Capture Input Signal Timing



Rev.5.00 Nov. 02, 2005 Pag

| GRA | N | |
|-----|---|--|
| | | |

Figure 12.18 Timing of Counter Clearing by Compare Match

12.5.5 Buffer Operation Timing

Figures 12.19 and 12.20 show the buffer operation timing.




Figure 12.19 Buffer Operation Timing (Compare Match)

Figure 12.20 Buffer Operation Timing (Input Capture)

12.5.6 Timing of IMFA to IMFD Flag Setting at Compare Match

If a general register (GRA, GRB, GRC, or GRD) is used as an output compare register, corresponding IMFA, IMFB, IMFC, or IMFD flag is set to 1 when TCNT matches the gregister.

The compare match signal is generated in the last state in which the values match (when updated from the matching count to the next count). Therefore, when TCNT matches a register, the compare match signal is generated only after the next TCNT clock pulse is

Figure 12.21 shows the timing of the IMFA to IMFD flag setting at compare match.




Figure 12.21 Timing of IMFA to IMFD Flag Setting at Compare Match

RENESAS

Rev.5.00 Nov. 02, 2005 Pag




Figure 12.22 Timing of IMFA to IMFD Flag Setting at Input Capture

12.5.8 Timing of Status Flag Clearing

When the CPU reads a status flag while it is set to 1, then writes 0 in the status flag, the s is cleared. Figure 12.23 shows the status flag clearing timing.




Figure 12.23 Timing of Status Flag Clearing by CPU

Rev.5.00 Nov. 02, 2005 Page 178 of 418 REJ09B0028-0500

RENESAS

- 3. Depending on the timing, TCNT may be incremented by a switch between different clock sources. When TCNT is internally clocked, an increment pulse is generated from rising edge of an internal clock signal, that is divided system clock (φ). Therefore, as
 - figure 12.25 the switch is from a low clock signal to a high clock signal, the switcho as a rising edge, causing TCNT to increment.
 - 4. If timer W enters module standby mode while an interrupt request is generated, the i request cannot be cleared. Before entering module standby mode, disable interrupt re




Figure 12.24 Contention between TCNT Write and Clear



bit manipulation instruction to TCRW occur at the same timing.




Figure 12.26 When Compare Match and Bit Manipulation Instruction to TO Occur at the Same Timing



Rev.5.00 Nov. 02, 2005 Pag

Rev.5.00 Nov. 02, 2005 Page 182 of 418 REJ09B0028-0500






Figure 13.1 Block Diagram of Watchdog Timer

13.1 Features

- Selectable from nine counter input clocks.
 Eight clock sources (φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, and φ/8192) internal oscillator can be selected as the timer-counter clock. When the internal oscillator can operate as the watchdog timer in any operating mode.
- Reset signal generated on counter overflow

 An overflow period of 1 to 256 times the selected clock can be set.



Rev.5.00 Nov. 02, 2005 Pag

watchdog timer operation and indicates the operating state. TCSRWD must be rewritten the MOV instruction. The bit manipulation instruction cannot be used to change the setting

Initial

| Bit | Bit Name | Value | R/W | Description |
|-----|----------|-------|-----|---|
| 7 | B6WI | 1 | R/W | Bit 6 Write Inhibit |
| | | | | The TCWE bit can be written only when the write the B6WI bit is 0. |
| | | | | This bit is always read as 1. |
| 6 | TCWE | 0 | R/W | Timer Counter WD Write Enable |
| | | | | TCWD can be written when the TCWE bit is set |
| | | | | When writing data to this bit, the value for bit 7 m |
| 5 | B4WI | 1 | R/W | Bit 4 Write Inhibit |
| | | | | The TCSRWE bit can be written only when the walue of the B4WI bit is 0. This bit is always read |
| 4 | TCSRWE | 0 | R/W | Timer Control/Status Register WD Write Enable |
| | | | | The WDON and WRST bits can be written when TCSRWE bit is set to 1. |
| | | | | When writing data to this bit, the value for bit 5 m |
| 3 | B2WI | 1 | R/W | Bit 2 Write Inhibit |
| | | | | This bit can be written to the WDON bit only whe write value of the B2WI bit is 0. |
| | | | | This bit is always read as 1. |

Rev.5.00 Nov. 02, 2005 Page 184 of 418



| | | | the B2WI when the TCSRWE bit=1 |
|------|---|-----|--|
| B0WI | 1 | R/W | Bit 0 Write Inhibit |
| | | | This bit can be written to the WRST bit only w write value of the B0WI bit is 0. This bit is always 1. |
| WRST | 0 | R/W | Watchdog Timer Reset |
| | | | [Setting condition] |
| | | | When TCWD overflows and an internal reset generated |

[Clearing conditions] Reset by RES pin

13.2.2 Timer Counter WD (TCWD)

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to internal reset signal is generated and the WRST bit in TCSRWD is set to 1. TCWD is in

0

H'00.

REJ09

When 0 is written to the WDON bit while wr

When 0 is written to the WRST bit while wri the B0WI bit when the TCSRWE bit=1

| 1 | CKS1 | • |
|---------|---------------|----|
| 0 | CKS0 | - |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| Legend: | X: Don't care | Э. |

1

R/W

R/W

0XXX: Internal oscillator

21, Electrical Characteristics.

1000: Internal clock: counts on φ/64

1001: Internal clock: counts on $\phi/128$ 1010: Internal clock: counts on $\phi/256$ 1011: Internal clock: counts on φ/512 1100: Internal clock: counts on $\phi/1024$ 1101: Internal clock: counts on $\phi/2048$ 1110: Internal clock: counts on $\phi/4096$ 1111: Internal clock: counts on \$\phi8192\$

For the internal oscillator overflow periods, see

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 186 of 418

RENESAS

Figure 13.2 shows an example of watchdog timer operation.




Figure 13.2 Watchdog Timer Operation Example

RENESAS

Rev.5.00 Nov. 02, 2005 Pag

Rev.5.00 Nov. 02, 2005 Page 188 of 418 REJ09B0028-0500



14.1 **Features**

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuou transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock sour
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, a error.

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in the framing error

Clocked synchronous mode

• Data length: 8 bits

SCI0010A 000020020200

Receive error detection: Overrun errors detected



Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure 14.1 Block Diagram of SCI3

14.3 Register Descriptions

The SCI3 has the following registers.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)

Rev.5.00 Nov. 02, 2005 Pag

operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

14.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the stransfers transmit data from TDR to TSR automatically, then sends the data that starts from LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

14.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSF empty, it transfers the transmit data written in TDR to TSR and starts transmission. The obuffered structure of TDR and TSR enables continuous serial transmission. If the next tradata has already been written to TDR during transmission of one-frame data, the SCI3 trathe written data to TSR to continue transmission. To achieve reliable serial transmission, transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TD initialized to H'FF.

| | 5 | PE | 0 | R/W | Parity Enable (enabled only in asynchronous m |
|---|---|------|---|-----|--|
| | | | | | When this bit is set to 1, the parity bit is added data before transmission, and the parity bit is c reception. |
| • | 4 | PM | 0 | R/W | Parity Mode (enabled only when the PE bit is 1 asynchronous mode) |
| | | | | | 0: Selects even parity. |
| | | | | | 1: Selects odd parity. |
| • | 3 | STOP | 0 | R/W | Stop Bit Length (enabled only in asynchronous |
| | | | | | Selects the stop bit length in transmission. |
| | | | | | 0: 1 stop bit |
| | | | | | 1: 2 stop bits |
| | | | | | For reception, only the first stop bit is checked, of the value in the bit. If the second stop bit is 0 treated as the start bit of the next transmit characteristics. |
| • | 2 | MP | 0 | R/W | Multiprocessor Mode |
| | | | | | When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit bit settings are invalid. In clocked synchronous bit should be cleared to 0. |

R/W

Character Length (enabled only in asynchronou

0: Selects 8 bits as the data length. 1: Selects 7 bits as the data length.

CHR

Rev.5.00 Nov. 02, 2005 Pag

(BRR). n is the decimal representation of the val BRR (see section 14.3.8, Bit Rate Register (BRF

14.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests also used to select the transfer clock source. For details on interrupt requests, refer to sect Interrupts.

| Bit | Bit Name | Initial Value | R/W | Description |
|-----|----------|------------------|-----|---|
| 7 | TIE | 0 | R/W | Transmit Interrupt Enable |
| | | | | When this bit is set to 1, the TXI interrupt request enabled. |
| 6 | RIE | 0 | R/W | Receive Interrupt Enable |
| | | | | When this bit is set to 1, RXI and ERI interrupt reare enabled. |
| 5 | TE | 0 | R/W | Transmit Enable |
| | | | | When this bit is set to 1, transmission is enabled |
| 4 | RE | 0 | R/W | Receive Enable |
| | | | | When this bit is set to 1, reception is enabled. |

Rev.5.00 Nov. 02, 2005 Page 194 of 418



| 1 | CKE1 | 0 | R/W | Clock Enable 0 and 1 |
|---|------|---|-----|---|
| 0 | CKE0 | 0 | R/W | Selects the clock source. |
| | | | | Asynchronous mode: |
| | | | | 00: Internal baud rate generator |
| | | | | 01: Internal baud rate generator |
| | | | | Outputs a clock of the same frequency as the from the SCK3 pin. |
| | | | | 10: External clock |
| | | | | Inputs a clock with a frequency 16 times the from the SCK3 pin. |
| | | | | 11: Reserved |

enabled.

When this bit is set to 1, the TEI interrupt reque

Clocked synchronous mode:

00: Internal clock (SCK3 pin functions as clock

10: External clock (SCK3 pin functions as clock

01: Reserved

11: Reserved

REJ09

Rev.5.00 Nov. 02, 2005 Pag

| | | | | When data is transferred from TDR to TSR |
|---|------|---|-----|--|
| | | | | [Clearing conditions] |
| | | | | When 0 is written to TDRE after reading TD |
| | | | | When the transmit data is written to TDR |
| 6 | RDRF | 0 | R/W | Receive Data Register Full |
| | | | | Indicates that the received data is stored in RDF |
| | | | | [Setting condition] |
| | | | | When serial reception ends normally and re- is transferred from RSR to RDR |
| | | | | [Clearing conditions] |
| | | | | When 0 is written to RDRF after reading RD |
| | | | | When data is read from RDR |
| 5 | OER | 0 | R/W | Overrun Error |
| | | | | [Setting condition] |

When the TE bit in SCR3 is 0

When an overrun error occurs in reception

When 0 is written to OER after reading OER

When a framing error occurs in reception

| [Clearing condition] |
|--|
| When 0 is written to FER after reading FER = |
| |

R/W

0

[Clearing condition]

Framing Error [Setting condition]

FER

4

| | | | | When TDRE = 1 at transmission of the last byte serial transmit character |
|---|------|---|---|--|
| | | | | [Clearing conditions] |
| | | | | When 0 is written to TEND after reading TE |
| | | | | When the transmit data is written to TDR |
| 1 | MPBR | 0 | R | Multiprocessor Bit Receive |

| | | | | MPBR stores the multiprocessor bit in the receicharacter data. When the RE bit in SCR3 is cleits previous state is retained. |
|---|------|---|-----|--|
| 0 | MPBT | 0 | R/W | Multiprocessor Bit Transfer |
| | | | | MPBT stores the multiprocessor bit to be added transmit character data. |

[Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Error (%) =
$$\left\{ \frac{\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

[Clocked Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Note: B: Bit rate (bit/s)

N: BRR setting for band rate generator $(0 \le N \le 255)$

φ: Operating frequency (MHz)

n: CKS1 and CKS0 setting for SMR $(0 \le N \le 3)$



| | | | | | Oper | ating Fre | quenc | у ф (М∣ | Hz) |
|-------------------|---|------|--------------|---|------|--------------|-------|---------|-----------|
| | | 3.68 | 64 | | 4 | | | 4.91 | 52 |
| Bit Rate (bits/s) | n | N | Error (%) | n | N | Error (%) | n | N | Erı (% |
| 110 | 2 | 64 | 0.70 | 2 | 70 | 0.03 | 2 | 86 | 0.3 |
| 150 | 1 | 191 | 0.00 | 1 | 207 | 0.16 | 1 | 255 | 0.0 |
| 300 | 1 | 95 | 0.00 | 1 | 103 | 0.16 | 1 | 127 | 0.0 |
| 600 | 0 | 191 | 0.00 | 0 | 207 | 0.16 | 0 | 255 | 0.0 |

0.00

0.00

0.00

0.00

0.00

0.00

Legend:

-: A setting is available but error occurs

0.16

0.16

0.16

-6.99

8.51

0.00

-18.62

U

0.16

0.16

0.16

0.16

-6.99

0.00

8.51

-0.70

1.14

-2.48

-2.48

13.78

4.86

-14.67

0.00

0.00

0.00

0.00

0.00

22.88

0.00

Error

(%)

0.31

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

Rev.5.00 Nov. 02, 2005 Pag



REJ09

Ν

n

//

| (bit/s) | n | N | (%) | n | N | (%) | n |
|---------|---|-----|-------|---|-----|-------|---|
| 110 | 2 | 174 | -0.26 | 2 | 177 | -0.25 | 2 |
| 150 | 2 | 127 | 0.00 | 2 | 129 | 0.16 | 2 |
| 300 | 1 | 255 | 0.00 | 2 | 64 | 0.16 | 2 |
| 600 | 1 | 127 | 0.00 | 1 | 129 | 0.16 | 1 |
| 1200 | 0 | 255 | 0.00 | 1 | 64 | 0.16 | 1 |
| 2400 | 0 | 127 | 0.00 | 0 | 129 | 0.16 | 0 |
| 4800 | 0 | 63 | 0.00 | 0 | 64 | 0.16 | 0 |
| 9600 | 0 | 31 | 0.00 | 0 | 32 | -1.36 | 0 |
| 19200 | 0 | 15 | 0.00 | 0 | 15 | 1.73 | 0 |
| 31250 | 0 | 9 | -1.70 | 0 | 9 | 0.00 | 0 |

0.00



Error /0/_1

0.00

0.00

0.00

0.00

0.00

2.40

0.00

Ν

0.00

0.00

0.00

0.00

0.00

5.33

0.00

n

12.8

Ν

Operating Frequency ϕ (MHz) Error

(%)

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

-2.34

0.00

-2.34



1.73

Bit Rate

U

9.8304

0.16

0.16

0.16

-2.34

-2.34

0.00

-2.34

Error

| 1200 | 1 | 90 | 0.16 | 1 | 95 | 0.00 | 1 | 103 | 0.16 |
|-------|---|-----|-------|---|-----|-------|---|-----|------|
| 2400 | 0 | 181 | 0.16 | 0 | 191 | 0.00 | 0 | 207 | 0.16 |
| 4800 | 0 | 90 | 0.16 | 0 | 95 | 0.00 | 0 | 103 | 0.16 |
| 9600 | 0 | 45 | -0.93 | 0 | 47 | 0.00 | 0 | 51 | 0.16 |
| 19200 | 0 | 22 | -0.93 | 0 | 23 | 0.00 | 0 | 25 | 0.16 |
| 31250 | 0 | 13 | 0.00 | 0 | 14 | -1.70 | 0 | 15 | 0.00 |
| 38400 | _ | _ | _ | 0 | 11 | 0.00 | 0 | 12 | 0.16 |

Operating Frequency φ (MHz)

| | | 18 | | 20 | | | | | | |
|------------------|---|-----|--------------|----|-----|--------------|--|--|--|--|
| Bit Rate (bit/s) | n | N | Error (%) | n | N | Error (%) | | | | |
| 110 | 3 | 79 | -0.12 | 3 | 88 | -0.25 | | | | |
| 150 | 2 | 233 | 0.16 | 3 | 64 | 0.16 | | | | |
| 300 | 2 | 116 | 0.16 | 2 | 129 | 0.16 | | | | |
| 600 | 1 | 233 | 0.16 | 2 | 64 | 0.16 | | | | |
| 1200 | 1 | 116 | 0.16 | 1 | 129 | 0.16 | | | | |
| 2400 | 0 | 233 | 0.16 | 1 | 64 | 0.16 | | | | |
| 4800 | 0 | 116 | 0.16 | 0 | 129 | 0.16 | | | | |
| 9600 | 0 | 58 | -0.96 | 0 | 64 | 0.16 | | | | |
| 19200 | 0 | 28 | 1.02 | 0 | 32 | -1.36 | | | | |
| 31250 | 0 | 17 | 0.00 | 0 | 19 | 0.00 | | | | |
| 38400 | 0 | 14 | -2.34 | 0 | 15 | 1.73 | | | | |

Legend:

—: A setting is available but error occurs.



Rev.5.00 Nov. 02, 2005 Pag REJ09

| 4.9152 | 153600 | U | U | 14.7430 | 460600 | U | |
|--------|--------|---|---|---------|--------|---|--|
| 5 | 156250 | 0 | 0 | 16 | 500000 | 0 | |
| 6 | 187500 | 0 | 0 | 17.2032 | 537600 | 0 | |
| 6.144 | 192000 | 0 | 0 | 18 | 562500 | 0 | |
| 7.3728 | 230400 | 0 | 0 | 20 | 625000 | 0 | |
| | | | | | | | |

Rev.5.00 Nov. 02, 2005 Page 202 of 418 REJ09B0028-0500



| 5k | 0 | 99 | 0 | 199 | 1 | 99 | 1 | 124 | 1 |
|---------|-------------------|----|---|-----|---|-----|---|-----|---|
| 10k | 0 | 49 | 0 | 99 | 0 | 199 | 0 | 249 | 1 |
| 25k | 0 | 19 | 0 | 39 | 0 | 79 | 0 | 99 | 0 |
| 50k | 0 | 9 | 0 | 19 | 0 | 39 | 0 | 49 | 0 |
| 100k | 0 | 4 | 0 | 9 | 0 | 19 | 0 | 24 | 0 |
| 250k | 0 | 1 | 0 | 3 | 0 | 7 | 0 | 9 | 0 |
| 500k | 0 | 0* | 0 | 1 | 0 | 3 | 0 | 4 | 0 |
| 1M | | | 0 | 0* | 0 | 1 | _ | _ | 0 |
| 2M | | | | | 0 | 0* | _ | _ | 0 |
| 2.5M | | | | | | | 0 | 0* | _ |
| 4M | | | | | | | | | 0 |
| Legend: | | | | | | | | | |
| Diam'r. | DI I NI III I III | | | | | | | | |

1

199

1

249

2

2.5k

0

199

1

99

Blank : No setting is available.

: A setting is available but error occurs. : Continuous transfer is not possible.

| 2.5k | 2 | 112 | 2 | 124 |
|------|---|-----|---|-----|
| 5k | 1 | 224 | 1 | 249 |
| 10k | 1 | 112 | 1 | 124 |
| 25k | 0 | 179 | 0 | 199 |
| 50k | 0 | 89 | 0 | 99 |
| 100k | 0 | 44 | 0 | 49 |
| 250k | 0 | 17 | 0 | 19 |
| 500k | 0 | 8 | 0 | 9 |
| 1M | 0 | 4 | 0 | 4 |
| 2M | _ | _ | _ | _ |
| 2.5M | _ | _ | 0 | 1 |
| 4M | _ | _ | _ | _ |

Legend:

Blank: No setting is available.

— : A setting is available but error occurs.

* : Continuous transfer is not possible.






Figure 14.2 Data Format in Asynchronous Communication

14.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock the SCK3 pin can be selected as the SCI3's serial clock source, according to the setting COM bit in SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is inp SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in figure 14.3.




Figure 14.3 Relationship between Output Clock and Transfer Data Phas (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)



Rev.5.00 Nov. 02, 2005 Pag




Figure 14.4 Sample SCI3 Initialization Flowchart



- - 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.

interrupt request is generated.

- 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, a serial transmission of the next frame is started.
- 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then state" is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time.
- 6. Figure 14.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 14.5 Example SCI3 Operation in Transmission in Asynchronous M (8-Bit Data, Parity, One Stop Bit)

Rev.5.00 Nov. 02, 2005 Pag





Figure 14.6 Sample Serial Transmission Flowchart (Asynchronous Mode)

Rev.5.00 Nov. 02, 2005 Page 208 of 418



- RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is gener
 - 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 at data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interequest is generated.
 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive of the successfully.
 - transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt regenerated. Continuous reception is possible because the RXI interrupt routine reads data transferred to RDR before reception of the next receive data has been complete.



processing

Figure 14.7 Example SCI3 Operation in Reception in Asynchronous Mod (8-Bit Data, Parity, One Stop Bit)

REJ09

pro

| 0 | 0 | 1 | 0 | Transferred to RDR | Framing error |
|---|---|---|---|--------------------|--|
| 0 | 0 | 0 | 1 | Transferred to RDR | Parity error |
| 1 | 1 | 1 | 0 | Lost | Overrun error + framii |
| 1 | 1 | 0 | 1 | Lost | Overrun error + parity |
| 0 | 0 | 1 | 1 | Transferred to RDR | Framing error + parity |
| 1 | 1 | 1 | 1 | Lost | Overrun error + framin parity error |
| Note: * The RDRF flag retains the state it had before data reception. | | | | | |

Rev.5.00 Nov. 02, 2005 Page 210 of 418 REJ09B0028-0500






Figure 14.8 Sample Serial Data Reception Flowchart (Asynchronous mode)




Figure 14.8 Sample Serial Reception Data Flowchart (2)

buffered structure, so data can be read or written during transmission or reception, enable continuous data transfer.




Figure 14.9 Data Format in Clocked Synchronous Communication

14.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal the serial clock is output from the SCK3 pin. Eight serial clock pulses are output in the t one character, and when no transfer is performed the clock is fixed high.

14.5.2 **SCI3** Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a s flowchart in figure 14.4.



Rev.5.00 Nov. 02, 2005 Pag

- has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from t pin.

 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transfer of the next frame is started.
 - 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag mai output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrequest is generated.
- 7. The SCK3 pin is fixed high.

Figure 14.11 shows a sample flowchart for serial data transmission. Even if the TDRE flacteared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is Make sure that the receive error flags are cleared to 0 before starting transmission.



Rev.5.00 Nov. 02, 2005 Page 214 of 418

operation request cleared generated to 0 User Data written processing to TDR

Figure 14.10 Example of SCI3 Operation in Transmission in Clocked Synchrono



Rev.5.00 Nov. 02, 2005 Pag




Figure 14.11 Sample Serial Transmission Flowchart (Clocked Synchronous M



RDRF flag remains to be set to 1.

4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive of transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt regenerated.




Figure 14.12 Example of SCI3 Reception Operation in Clocked Synchronous

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear th FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.13 shows a sample for serial data reception.



Rev.5.00 Nov. 02, 2005 Pag



Figure 14.13 Sample Serial Reception Flowchart (Clocked Synchronous Mo



RENESAS

Rev.5.00 Nov. 02, 2005 Pag




Figure 14.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Op (Clocked Synchronous Mode)



cycle is a data transmission cycle. I iguic 14.15 shows an example of micr processor communication using the multiprocessor format. The transmitting station first sends the of the receiving station with which it wants to perform serial communication as data wit multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit When data with a 1 multiprocessor bit is received, the receiving station compares that data

own ID. The station whose ID matches then receives the data sent next. Stations whose match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state

RDRF, FER, and OER to 1, are inhibited until data with a 1 multiprocessor bit is received reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. Al settings are the same as those in normal asynchronous mode. The clock used for multipr communication is the same as that in normal asynchronous mode.

[Legend] MPB: Multiprocessor bit

Figure 14.15 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

14.6.1 **Multiprocessor Serial Data Transmission**

Figure 14.16 shows a sample flowchart for multiprocessor serial data transmission. For a transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmis cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are as those in asynchronous mode.

Rev.5.00 Nov. 02, 2005 Page 222 of 418






Figure 14.16 Sample Multiprocessor Serial Transmission Flowchart

Rev.5.00 Nov. 02, 2005 Page 224 of 418 REJ09B0028-0500






Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (1)





Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (2)





RURF flag

cleared

RXI Interrupt

request

operation

Figure 14.18 Example of SCI3 Operation in Reception Using Multiprocessor I (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)



RXI Interrupt

is not genera

| TICCCIVE EITOI | L 111 | octing of it, i | Eri, and i Eri in Cort | |
|---------------------|----------------------------|------------------------|--------------------------|----|
| | | | | |
| | | | | |
| The initial value | of the TDRE flag in SSR is | s 1. Thus, when the 7 | ΓΙΕ bit in SCR3 is set t | o |
| transferring the tr | ransmit data to TDR, a TX | I interrupt request is | generated even if the tr | aı |
| | 1 C.1 (TEXTS) | CI . CCD . 1 TEL | 1 4 CETE 1 14 1 | |

Setting TEND in SSR

Setting OFR FFR and PFR in SSR

TEI

FRI

is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in S set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To p generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) t correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

Transmission End

Receive Error

When TE is 0, the TxD pin is used as an I/O port whose direction (input or output) and I determined by PCR and PDR. This can be used to set the TxD pin to mark state (high le send a break during serial data transmission. To maintain the communication line at mar until TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the T becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial tra

output from the TxD pin.

14.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mo

first set PCR to 1 and PDR to 0, and then clear TE to 0. When TE is cleared to 0, the tra initialized regardless of the current transmission state, the TxD pin becomes an I/O port.

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1 the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit to 0.

Where N : Ratio of bit rate to clock (N = 16)

D : Clock duty (D = 0.5 to 1.0)

L : Frame length (L = 9 to 12)

F : Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0 formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 \text{ [\%]} = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 14.19 Receive Data Sampling Timing in Asynchronous Mode

Rev.5.00 Nov. 02, 2005 Page 230 of 418

REJ09B0028-0500



- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.

I²C bus format

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations ar completed.

• Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full slave-address match), arbitration lost, NACK detection, and stop condition detection

Direct bus drive

Two pins, SCL and SDA pins, function as NMOS open-drain outputs when the bus function is selected.

Clocked synchronous format

Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error




Figure 15.1 Block Diagram of I²C Bus Interface 2

Rev.5.00 Nov. 02, 2005 Page 232 of 418

REJ09B0028-0500

RENESAS




Figure 15.2 External Circuit Connections of I/O Pins

15.2 Input/Output Pins

Table 15.1 summarizes the input/output pins used by the I²C bus interface 2.

Table 15.1 I²C Bus Interface Pins

| Name | Abbreviation | I/O | Function |
|--------------|--------------|-----|-------------------------------|
| Serial clock | SCL | I/O | IIC serial clock input/output |
| Serial data | SDA | I/O | IIC serial data input/output |

15.3 Register Descriptions

The I²C bus interface 2 has the following registers:

- I²C bus control register 1 (ICCR1)
- I²C bus control register 2 (ICCR2)
- I²C bus mode register (ICMR)
- I²C bus interrupt enable register (ICIER)
- I²C bus status register (ICSR)
- I²C bus slave address register (SAR)



Rev.5.00 Nov. 02, 2005 Pag

| | | | | runction.) |
|---|------|---|-----|--|
| | | | | 1: This bit is enabled for transfer operations. (SCL pins are bus drive state.) |
| 6 | RCVD | 0 | R/W | Reception Disable |
| | | | | This bit enables or disables the next operation who and ICDRR is read. |
| | | | | 0: Enables next reception |
| | | | | 1: Disables next reception |
| 5 | MST | 0 | R/W | Master/Slave Select |
| 4 | TRS | 0 | R/W | Transmit/Receive Select |
| | | | | In master mode with the I ² C bus format, when arbi lost, MST and TRS are both reset by hardware, ca transition to slave receive mode. Modification of the should be made between transfer frames. |
| | | | | After data receive has been started in slave receive when the first seven bits of the receive data agree slave address that is set to SAR and the eighth bit TRS is automatically set to 1. If an overrun error of master mode with the clock synchronous serial for MST is cleared to 0 and slave receive mode is entitled. |
| | | | | Operating modes are described below according t and TRS combination. When clocked synchronous format is selected and MST is 1, clock is output. |
| | | | | 00: Slave receive mode |
| | | | | 01: Slave transmit mode |
| | | | | 10: Master receive mode |
| | | | | 11: Master transmit mode |

I²C Bus Interface Enable

function.)

0: This module is halted. (SCL and SDA pins are s

REJ09B0028-0500

7

ICE

0

R/W

| 1 | 0 | 0 | 0 | φ/56 | 89.3 kHz | 143 kHz |
|---|---|---|---|-------|----------|----------|
| | | | 1 | φ/80 | 62.5 kHz | 100 kHz |
| | | 1 | 0 | φ/96 | 52.1 kHz | 83.3 kHz |
| | | | 1 | ф/128 | 39.1 kHz | 62.5 kHz |
| | 1 | 0 | 0 | ф/160 | 31.3 kHz | 50.0 kHz |
| | | | 1 | φ/200 | 25.0 kHz | 40.0 kHz |
| | | 1 | 0 | φ/224 | 22.3 kHz | 35.7 kHz |
| | | | 1 | φ/256 | 19.5 kHz | 31.3 kHz |
| | | | | | | |
| | | | | | | |

BIT 3

CKS3

BIT 2

CKS2

1

BIT I

CKS1

1

0

1

BIT U

CKS0

0

1

0

1

0

1

0

1

Clock

φ/28

φ/40

φ/48

φ/64

φ/80

φ/100

φ/112

φ/128

 $\phi = 5 \text{ MHz}$

179 kHz

125 kHz

104 kHz

78.1 kHz

62.5 kHz

50.0 kHz

44.6 kHz

39.1 kHz

 $\phi = 8 \text{ MHz}$

286 kHz

200 kHz

167 kHz

125 kHz

100 kHz

80.0 kHz

71.4 kHz

62.5 kHz



Rev.5.00 Nov. 02, 2005 Pag

Transfer Rate

357 kHz

250 kHz

208 kHz

156 kHz

125 kHz

100 kHz

89.3 kHz

78.1 kHz

179 kHz

125 kHz

104 kHz

78.1 kHz

62.5 kHz

50.0 kHz

44.6 kHz

39.1 kHz

 $\phi = 10 \text{ MHz } \phi = 16 \text{ MHz}$

571 kHz

400 kHz

333 kHz

250 kHz

200 kHz

160 kHz

143 kHz

125 kHz

286 kHz

200 kHz

167 kHz

125 kHz

100 kHz

80.0 kHz

71.4 kHz

62.5 kHz

| | | | | 0 when the SDA level changes from low to high condition of SCL = high, assuming that the stop has been issued. Write 1 to BBSY and 0 to SCP a start condition. Follow this procedure when als transmitting a start condition. Write 0 in BBSY ar SCP to issue a stop condition. To issue start/sto conditions, use the MOV instruction. |
|---|-----|---|---|---|
| 6 | SCP | 1 | W | Start/Stop Issue Condition Disable |
| | | | | The SCP bit controls the issue of start/stop cond master mode. |

stored.

transfer.

SDA Output Value Control

format, this bit has no meaning. With the I²C bus this bit is set to 1 when the SDA level changes fit to low under the condition of SCL = high, assum the start condition has been issued. This bit is cl

To issue a start condition, write 1 in BBSY and 0 A retransmit start condition is issued in the same issue a stop condition, write 0 in BBSY and 0 in This bit is always read as 1. If 1 is written, the date

This bit is used with SDAOP when modifying out of SDA. This bit should not be manipulated durin

When writing, SDA pin is changed to output lo

0: When reading, SDA pin outputs low.

1: When reading, SDA pin outputs high.

| 5, 1 1 9 |
|---|
| When writing, SDA pin is changed to output F (outputs high by external pull-up resistance). |
| |
| |
| |
| |

Rev.5.00 Nov. 02, 2005 Page 236 of 418

REJ09B0028-0500

1

5

SDAO

R/W

| | | | | communication failure during I [*] C operation, I [*] C part can be reset without setting ports and initial registers. |
|--------|---------------------|------------|-------------|--|
| 0 | _ | 1 | _ | Reserved |
| | | | | This bit is always read as 1, and cannot be mod |
| 15.3.3 | I ² C Bu | ıs Mode Re | egister (IC | MR) |

Description

0: MSB-first 1: LSB-first

Wait Insertion Bit

MSB-First/LSB-First Select

Set this bit to 0 when the I2C bus format is use

In master mode with the I2C bus format, this bit whether to insert a wait after data transfer exce acknowledge bit. When WAIT is set to 1, after the clock for the final data bit, low period is ext

REJ09

R/W

R/W

R/W

R/W

This bit is always read as 1, and carmot be mo

This bit resets the control part except for I²C rethis bit is set to 1 when hang-up occurs becaus

IIC Control Part Reset

0

1

Bit

7

6

IICRST

ICMR selects whether the MSB or LSB is transferred first, performs master mode wait of and selects the transfer bit count.

Bit Name

MLS

WAIT

Initial

Value

0

0

| | | s. If WAIT is cleared to 0, dat are transferred consecutively |
|---|---------|--|
| | J | bit is invalid in slave mode w the clocked synchronous se |
| | | |
| | _ | Rev.5.00 Nov. 02, 2005 Pag |
| í | ?FNFS^S | DE 100 |



When writing, settings of BC2 to BC0 are inva

111: 7 bits

| | | R/W | Bit Counter 2 to 0 | |
|-----|---|---|-----------------------------|--|
| BC1 | 0 | R/W | These bits specify | the number of bits to be trans |
| BC0 | indi with sets tran oth SC dat clock | next. When read, the remaining number of transindicated. With the I ² C bus format, the data is trawith one addition acknowledge bit. Bit BC2 to BC settings should be made during an interval betwee transfer frames. If bits BC2 to BC0 are set to a vother than 000, the setting should be made while SCL pin is low. The value returns to 000 at the edata transfer, including the acknowledge bit. Wit clock synchronous serial format, these bits should modified. | | |
| | | | I ² C Bus Format | Clock Synchronous Serial |
| | | | 000: 9 bits | 000: 8 bits |
| | | | 001: 2 bits | 001: 1 bits |
| | | | 010: 3 bits | 010: 2 bits |
| | | | 011: 4 bits | 011: 3 bits |
| | | | 100: 5 bits | 100: 4 bits |
| | | | 101: 6 bits | 101: 5 bits |
| | | | 110: 7 bits | 110: 6 bits |
| | | | | BCO 0 R/W next. When read, t indicated. With the with one addition a settings should be transfer frames. If other than 000, the SCL pin is low. The data transfer, inclu clock synchronous modified. I²C Bus Format 000: 9 bits 001: 2 bits 010: 3 bits 011: 4 bits 100: 5 bits 101: 6 bits |

111: 8 bits



| | | | | 1,7 1 1 1 7 |
|---|-------|---|-----|--|
| 6 | TEIE | 0 | R/W | Transmit End Interrupt Enable |
| | | | | This bit enables or disables the transmit end in (TEI) at the rising of the ninth clock while the T ICSR is 1. TEI can be canceled by clearing the or the TEIE bit to 0. |
| | | | | 0: Transmit end interrupt request (TEI) is disab |
| | | | | 1: Transmit end interrupt request (TEI) is enab |
| 5 | RIE | 0 | R/W | Receive Interrupt Enable |
| | | | | This bit enables or disables the receive data furequest (RXI) and the overrun error interrupt re (ERI) with the clocked synchronous format, where ceive data is transferred from ICDRS to ICDI RDRF bit in ICSR is set to 1. RXI can be cancelled clearing the RDRF or RIE bit to 0. |
| | | | | Receive data full interrupt request (RXI) and error interrupt request (ERI) with the clocked synchronous format are disabled. |
| | | | | Receive data full interrupt request (RXI) and error interrupt request (ERI) with the clocked synchronous format are enabled. |
| 4 | NAKIE | 0 | R/W | NACK Receive Interrupt Enable |
| | | | | This bit enables or disables the NACK receive request (NAKI) and the overrun error (setting obit in ICSR) interrupt request (ERI) with the closynchronous format, when the NACKF and AL |



Rev.5.00 Nov. 02, 2005 Pag

REJ09

ICSR are set to 1. NAKI can be canceled by cle

0: NACK receive interrupt request (NAKI) is dis

NACKF, OVE, or NAKIE bit to 0.

1: Transmit data empty interrupt request (TXI) i

| 1 | ACKBR | 0 | R | Receive Acknowledge |
|---|-------|---|-----|--|
| | | | | In transmit mode, this bit stores the acknowledge that are returned by the receive device. This bit of modified. |
| | | | | 0: Receive acknowledge = 0 |
| | | | | 1: Receive acknowledge = 1 |
| 0 | ACKBT | 0 | R/W | Transmit Acknowledge |
| | | | | In receive mode, this bit specifies the bit to be seacknowledge timing. |
| | | | | 0: 0 is sent at the acknowledge timing. |
| | | | | 1: 1 is sent at the acknowledge timing. |
| | | | | |

is halted.

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 240 of 418



| | | | | When transmit mode is entered from receive slave mode |
|---|------|---|-----|--|
| | | | | [Clearing conditions] |
| | | | | When 0 is written in TDRE after reading TI |
| | | | | When data is written to ICDRT with an inst |
| 6 | TEND | 0 | R/W | Transmit End |
| | | | | [Setting conditions] |
| | | | | When the ninth clock of SCL rises with the format while the TDRE flag is 1 |
| | | | | When the final bit of transmit frame is sent clock synchronous serial format |
| | | | | [Clearing conditions] |
| | | | | When 0 is written in TEND after reading T |
| | | | | When data is written to ICDRT with an inst |
| 5 | RDRF | 0 | R/W | Receive Data Register Full |
| | | | | [Setting condition] |
| | | | | When a receive data is transferred from IC ICDRR |
| | | | | [Clearing conditions] |
| | | | | When 0 is written in RDRF after reading R |

When TRS is set

been issued

• When a start condition (including re-transfe

When ICDRR is read with an instruction

Rev.5.00 Nov. 02, 2005 Pag

[Setting conditions]

- In master mode, when a stop condition is deafter frame transfer
- In slave mode, when a stop condition is dete after the general call address or the first byte address, next to detection of start condition, with the address set in SAR

[Clearing condition]

When 0 is written in STOP after reading STO

Rev.5.00 Nov. 02, 2005 Page 242 of 418 REJ09B0028-0500

RENESAS

| | | | | SCL in master transmit mode When the SDA pin outputs high in master modera a start condition is detected When the final bit is received with the clocked synchronous format while RDRF = 1 [Clearing condition] |
|---|-------|---|-----|--|
| | A A C | 0 | DAM | When 0 is written in AL/OVE after reading Al Clave Address Basespitian Flor |
| 1 | AAS | 0 | R/W | Slave Address Recognition Flag |
| | | | | In slave receive mode, this flag is set to 1 if the f following a start condition matches bits SVA6 to SAR. |
| | | | | [Setting conditions] |
| | | | | When the slave address is detected in slave mode |
| | | | | When the general call address is detected in receive mode. |
| | | | | [Clearing condition] |
| | | | | When 0 is written in AAS after reading AAS = |
| 0 | ADZ | 0 | R/W | General Call Address Recognition Flag |

• If the internal SDA and SDA pin disagree at

This bit is valid in I2C bus format slave receive m

When the general call address is detected in

When 0 is written in ADZ after reading ADZ :

Rev.5.00 Nov. 02, 2005 Pag

REJ09

RENESAS

[Setting condition]

receive mode [Clearing condition]



| | | | | connected to the FC bus. |
|---|----|---|-----|--|
| 0 | FS | 0 | R/W | Format Select |
| | | | | 0: I ² C bus format is selected. |
| | | | | 1: Clocked synchronous serial format is selected |
| | | | | |

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received transfers the receive data from ICDRS to ICDRR and the next data can be received. ICD receive-only register, therefore the CPU cannot write to this register. The initial value of is H'FF.

15.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred ICDRS to ICDRR after data of one byte is received. This register cannot be read directly CPU.






Figure 15.3 I²C Bus Formats

n1 and n2: Transfer bit count (n1 and n2 = 1 to 8) m1 and m2: Transfer frame count (m1 and m2 \geq 1




Figure 15.4 I²C Bus Timing

Legend

S: Start condition. The master device drives SDA from high to low while SCL is hig SLA: Slave address

Rev.5.00 Nov. 02, 2005 Page 246 of 418

REJ09B0028-0500



- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using N
- instruction. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first b
 - show the slave address and R/\overline{W}) to ICDRT. At this time, TDRE is automatically clearly and data is transferred from ICDRT to ICDRS. TDRE is set again.
 - 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR: at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confir
 - slave device has been selected. Then, write second byte data to ICDRT. When ACK the slave device has not been acknowledged, so issue the stop condition. To issue the condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until transmit data is prepared or the stop condition is issued.
 - 5. The transmit data after the second byte is written to ICDRT every time TDRE is set. 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1)
 - receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TE NACKF.
 - 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mo




Figure 15.5 Master Transmit Mode Operation Timing (1)




Figure 15.6 Master Transmit Mode Operation Timing (2)

- level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, a
 - 4. The continuous reception is performed by reading ICDRR every time RDRF is set. I receive clock pulse falls after reading ICDRR by the other processing while RDRF i fixed low until ICDRR is read.
 - 5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading
 - This enables the issuance of the stop condition after the next reception.
 - 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage c 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
 - 8. The operation returns to the slave receive mode.

is cleared to 0.




Figure 15.7 Master Receive Mode Operation Timing (1)




Figure 15.8 Master Receive Mode Operation Timing (2)

15.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master devi the receive clock and returns an acknowledge signal. For slave transmit mode operation refer to figures 15.9 and 15.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slamode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start co the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS and ICSR bits in IC set to 1, and the mode changes to slave transmit mode automatically. The continuous
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR i with TDRE = 1. When TEND is set, clear TEND.

transmission is performed by writing transmit data to ICDRT every time TDRE is se

- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 5. Clear TDRE.



Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure 15.9 Slave Transmit Mode Operation Timing (1)




Figure 15.10 Slave Transmit Mode Operation Timing (2)

15.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, as slave device returns an acknowledge signal. For slave receive mode operation timing, refigures 15.11 and 15.12. The reception procedure and operations in slave receive mode a described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slamode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start co the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (read data show the slave address and R/W, it is not used.)



Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure 15.11 Slave Receive Mode Operation Timing (1)




Figure 15.12 Slave Receive Mode Operation Timing (2)

Rev.5.00 Nov. 02, 2005 Page 254 of 418 REJ09B0028-0500



MSB first or LSB first. The output level of SDA can be changed during the transfer wai SDAO bit in ICCR2.




Figure 15.13 Clocked Synchronous Serial Transfer Format

Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is transmit mode operation timing, refer to figure 15.14. The transmission procedure and of in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When from transmit mode to receive mode, clear TRS while TDRE is 1.



Rev.5.00 Nov. 02, 2005 Pag

User processing [3] Write data to ICDRT to ICDRT [2] Set TRS

[3] Write data to ICDRT

Figure 15.14 Transmit Mode Operation Timing

Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is outp MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer figure 15.15. The reception procedure and operations in receive mode are described below

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (I setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR a RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every to RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, fixed high after receiving the next byte data.

AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDR

RENESAS



Figure 15.15 Receive Mode Operation Timing

15.4.7 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before beinternally. Figure 15.16 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or input signal is sampled on the system clock, but is not passed forward to the next circuit outputs of both latches agree. If they do not agree, the previous value is held.




Figure 15.16 Block Diagram of Noise Conceler



Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure 15.17 Sample Flowchart for Master Transmit Mode

Rev.5.00 Nov. 02, 2005 Page 258 of 418 REJ09B0028-0500

RENESAS




Figure 15.18 Sample Flowchart for Master Receive Mode






Figure 15.19 Sample Flowchart for Slave Transmit Mode




Figure 15.20 Sample Flowchart for Slave Receive Mode



| Transmit Data Empty | IXI | $(TDRE = 1) \cdot (TIE = 1)$ | 0 | 0 |
|-----------------------------|------|------------------------------|---|---|
| Transmit End | TEI | (TEND = 1) • (TEIE = 1) | 0 | 0 |
| Receive Data Full | RXI | (RDRF = 1) • (RIE = 1) | 0 | 0 |
| STOP Recognition | STPI | (STOP = 1) • (STIE = 1) | 0 | × |
| NACK Receive | NAKI | $\{(NACKF = 1) + (AL = 1)\}$ | 0 | × |
| Arbitration Lost/Overrun | _ | (NAKIE = 1) | 0 | 0 |
| | | | | |

When interrupt conditions described in table 15.3 are 1 and the I bit in CCR is 0, the CPU executes an interrupt exception processing. Interrupt sources should be cleared in the exc processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an odata of one byte may be transmitted.

Rev.5.00 Nov. 02, 2005 Page 262 of 418

Figure 15.21 shows the timing of the bit synchronous circuit and table 15.4 shows the ti SCL output changes from low to Hi-Z then SCL is monitored.




Figure 15.21 The Timing of the Bit Synchronous Circuit

Table 15.4 Time for Monitoring SCL

| CKS3 | CKS2 | Time for Monitoring SCL |
|------|------|-------------------------|
| 0 | 0 | 7.5 tcyc |
| | 1 | 19.5 tcyc |
| 1 | 0 | 17.5 tcyc |
| | 1 | 41.5 tcyc |

- Circuit, by the load of the SCL bus (load capacitance of pun-up resistance)
- 2. When the bit synchronous circuit is activated by extending the low period of eighth at clocks, that is driven by the slave device

WAIT Setting in I²C Bus Mode Register (ICMR) 15.7.2

If the WAIT bit is set to 1, and the SCL signal is driven low for two or more transfer cloc slave device at the eighth and ninth clocks, the high period of ninth clock may be shorten avoid this, set the WAIT bit in ICMR to 0.

Rev.5.00 Nov. 02, 2005 Page 264 of 418 REJ09B0028-0500



- Conversion time: at least 3.5 µs per channel (at 20-MHz operation)
 - Two operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels
 - Four data registers
 - Conversion results are held in a data register for each channel
 - Sample-and-hold function
 - Two conversion start methods
 - Software
 - External trigger signal
 - Interrupt request
 - An A/D conversion end interrupt request (ADI) can be generated

REJ09




Figure 16.1 Block Diagram of A/D Converter

| AN1 | Input | |
|-------|--|---|
| AN2 | Input | _ |
| AN3 | Input | _ |
| AN4 | Input | Group 1 analog input |
| AN5 | Input | |
| AN6 | Input | |
| AN7 | Input | |
| ADTRG | Input | External trigger input for A/D conversion |
| | AN2 AN3 AN4 AN5 AN6 AN7 | AN2 Input AN3 Input AN4 Input AN5 Input AN6 Input AN7 Input |

Input

AN0

Analog input pin 0

Rev.5.00 Nov. 02, 2005 Pag

REJ09

Group 0 analog input

16.3.1 A/D Data Registers A to D (ADDRA to ADDRD)

There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the r A/D conversion. The ADDR registers, which store a conversion result for each analog in channel, are shown in table 16.2.

The converted 10-bit data is stored in bits 15 to 6. The lower 6 bits are always read as 0.

The data bus width between the CPU and the A/D converter is 8 bits. The upper byte can directly from the CPU, however the lower byte should be read via a temporary register. It temporary register contents are transferred from the ADDR when the upper byte data is represented the transferred byte access to ADDR should be done by reading the upper byte first then the leword access is also possible. ADDR is initialized to H'0000.

Table 16.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel

| Group 0 | Group 1 | A/D Data Register to Be Stored Results of A/D Conversi |
|---------|---------|--|
| AN0 | AN4 | ADDRA |
| AN1 | AN5 | ADDRB |
| AN2 | AN6 | ADDRC |
| AN3 | AN7 | ADDRD |

Rev.5.00 Nov. 02, 2005 Page 268 of 418



| | | | | [Clearing condition] |
|---|------|---|-----|---|
| | | | | • When 0 is written after reading ADF = 1 |
| 6 | ADIE | 0 | R/W | A/D Interrupt Enable |
| | | | | A/D conversion end interrupt request (ADI) is |

R/W

A/D Start

5

ADST

0

channels selected in scan mode

Setting this bit to 1 starts A/D conversion. In mode, this bit is cleared to 0 automatically wh conversion on the specified channel is complscan mode, conversion continues sequentiall specified channels until this bit is cleared to 0

1: Conversion time = 70 states (max.)

Clear the ADST bit to 0 before switching the

Rev.5.00 Nov. 02, 2005 Pag

REJ09

| | | | | software, a reset, or a transition to standby m |
|---|------|---|-----|--|
| 4 | SCAN | 0 | R/W | Scan Mode |
| | | | | Selects single mode or scan mode as the A/D conversion operating mode. |
| | | | | 0: Single mode |
| | | | | 1: Scan mode |
| 3 | CKS | 0 | R/W | Clock Select |
| | | | | Selects the A/D conversions time. |
| | | | | 0: Conversion time = 134 states (max.) |
| | | | | |


time.

| 101: AN5 | 101: AN4 and AN5 |
|----------|------------------|
| 110: AN6 | 110: AN4 to AN6 |
| 111: AN7 | 111: AN4 to AN7 |

16.3.3 A/D Control Register (ADCR)

ADCR enables A/D conversion started by an external trigger signal.

| | | Initial | | |
|--------|----------|---------|-----|--|
| Bit | Bit Name | Value | R/W | Description |
| 7 | TRGE | 0 | R/W | Trigger Enable |
| | | | | A/D conversion is started at the falling edge ar rising edge of the external trigger signal (ADTF when this bit is set to 1. |
| | | | | The selection between the falling edge and risi of the external trigger pin (ADTRG) conforms t WPEG5 bit in the interrupt edge select register (IEGR2) |
| 6 to 1 | _ | All 1 | _ | Reserved |
| | | | | These bits are always read as 1. |
| 0 | _ | 0 | R/W | Reserved |
| | | | | Do not set this bit to 1, though the bit is readable/writable. |





- 1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to so external trigger input.
 - 2. When A/D conversion is completed, the result is transferred to the corresponding A/ register of the channel. 3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is s
 - this time, an ADI interrupt request is generated. 4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends,
 - bit is automatically cleared to 0 and the A/D converter enters the wait state.

16.4.2 Scan Mode

chainlet as follows.

In scan mode, A/D conversion is performed sequentially for the analog input of the spec

- channels (four channels maximum) as follows: 1. When the ADST bit in ADCSR is set to 1 by software or external trigger input, A/D
- conversion starts on the first channel in the group (AN0 when CH2 = 0, AN4 when 0 2. When A/D conversion for each channel is completed, the result is sequentially transthe A/D data register corresponding to each channel.
- 3. When conversion of all the selected channels is completed, the ADF flag in ADCSR If the ADIE bit is set to 1 at this time, an ADI interrupt requested is generated. A/D starts again on the first channel in the group.
- 4. The ADST bit is not automatically cleared to 0. Steps [2] and [3] are repeated as lon ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stop.



REJ09

In scan mode, the values given in table 16.3 apply to the first conversion time. In the second subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 s (fixed) when CKS = 1.




Figure 16.2 A/D Conversion Timing



10.4.4 External Higger Input Hinnig

A/D conversion can also be started by an external trigger input. When the TRGE bit in A set to 1, external trigger input is enabled at the ADTRG pin. A falling edge at the ADTRG pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in bo and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure shows the timing.




Figure 16.3 External Trigger Input Timing

REJ09

when the digital output changes from the minimum voltage value 0000000000 to 000 (see figure 16.5). Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristics and the ideal A/D conversion characteristics.

when the digital output changes from 11111111110 to 1111111111 (see figure 16.5).

• Nonlinearity error

The deviation from the ideal A/D conversion characteristic as the voltage changes fro

full scale. This does not include the offset error, full-scale error, or quantization error

The deviation between the digital value and the analog input value. Includes offset en

 Absolute accuracy scale error, quantization error, and nonlinearity error.

Rev.5.00 Nov. 02, 2005 Page 274 of 418

REJ09B0028-0500

RENESAS




Figure 16.4 A/D Conversion Accuracy Definitions (1)




Figure 16.5 A/D Conversion Accuracy Definitions (2)



Rev.5.00 Nov. 02, 2005 Pag

REJ09

filter effect is obtained in this case, it may not be possible to follow an analog signal with differential coefficient (e.g., 5 mV/ μ s or greater) (see figure 16.6). When converting a hi analog signal or converting in scan mode, a low-impedance buffer should be inserted.

16.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversaffect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or acantennas on the mounting board.




Figure 16.6 Analog Input Circuit Example



Three reading methods:

Sequential read

- Current address read
- Random address read
- Acknowledge polling possible
- Write cycle time:
 - 10 ms (power supply voltage Vcc = 2.7 V or more)
- Write/Erase endurance:
 - 10⁴ cycles/byte (byte write mode), 10⁵ cycles/page (page write mode)
- Data retention:
 - 10 years after the write cycle of 10⁴ cycles (page write mode)
- Interface with the CPU
 - I²C bus interface (complies with the standard of Philips Corporation)
 - Device code 1010
 - Sleep address code can be changed (initial value: 000)
 - The I²C bus is open to the outside, so the EEPROM can be directly accessed from th




Figure 17.1 Block Diagram of EEPROM

| | | | proper resistor value for your system by co V_{oL} , I_{oL} , and the C_{IN} pin capacitance in secti DC Characteristics and in section 21.2.3, A Characteristics. Maximum clock frequency kHz. |
|-----------------|-----|--------------|---|
| Serial data pin | SDA | Input/Output | The SDA pin is bidirectional for serial data. The SDA pin needs to be pulled up by resigning is open-drain driven structure. Use profession value for your system by considering and the C_{IN} pin capacitance in section 21.2 Characteristics and in section 21.2.3, AC |

17.3 **Register Description**

The EEPROM has a following register.

• EEPROM key register (EKR)

17.3.1 **EEPROM Key Register (EKR)**

EKR is an 8-bit readable/writable register, which changes the slave address code writter EEPROM. The slave address code is changed by writing H'5F in EKR and then writing

H'00 to H'07 as an address code to the H'FF09 address in the EEPROM by the byte writ EKR is initialized to H'FF.



REJ09

Characteristics. Except for a start condition stop condition which will be discussed later to-low and low-to-high change of SDA input

be done during SCL low periods.

17.4.2 Bus Format and Timing

The I²C bus format and the I²C bus timing follow section 15.4.1, I²C Bus Format. The bu specific for the EEPROM are the following two.

- 1. The EEPROM address is configured of two bytes, the write data is transferred in the cupper address and lower address from each MSB side.
- 2. The write data is transmitted from the MSB side.

The bus format and bus timing of the EEPROM are shown in figure 17.2.




Figure 17.2 EEPROM Bus Format and Bus Timing

17.4.3 Start Condition

A high-to-low transition of the SDA input with the SCL input high is needed to generate condition for starting read, write operation.

Rev.5.00 Nov. 02, 2005 Page 280 of 418



All address data and serial data such as read data and write data are transmitted to and fi bit unit. The acknowledgement is the signal that indicates that this 8-bit data is normall transmitted to and from.

In the write operation, EEPROM sends "0" to acknowledge in the ninth cycle after receidata. In the read operation, EEPROM sends a read data following the acknowledgemen receiving the data. After sending read data, the EEPROM enters the bus open state. If the EEPROM receives "0" as an acknowledgement, it sends read data of the next address. In EEPROM does not receive acknowledgement "0" and receives a following stop condition the read operation and enters a standby mode. If the EEPROM receives neither acknow "0" nor a stop condition, the EEPROM keeps bus open without sending read data.

17.4.6 Slave Addressing

The EEPROM device receives a 7-bit slave address and a 1-bit R/\overline{W} code following the of the start conditions. The EEPROM enables the chip for a read or a write operation w operation.

The slave address consists of a former 4-bit device code and latter 3-bit slave address as

table 17.2. The device code is used to distinguish device type and this LSI uses "1010" in the same manner as in a general-purpose EEPROM. The slave address code selects out of all devices with device code 1010 (8 devices in maximum) which are connected to bus. This means that the device is selected if the inputted slave address code received in of A2, A1, A0 is equal to the corresponding slave address reference register (ESAR).

The slave address code is stored in the address H'FF09 in the EEPROM. It is transferred from the slave address register in the memory array during 10 ms after the reset is releast access to the EEPROM is not allowed during transfer.



| 7 | Device code D3 | _ | 1 | |
|---|-----------------------|---|----|----------------------------------|
| 6 | Device code D2 | _ | 0 | |
| 5 | Device code D1 | _ | 1 | |
| 4 | Device code D0 | _ | 0 | |
| 3 | Slave address code A2 | 0 | A2 | The initial value can be changed |
| 2 | Slave address code A1 | 0 | A1 | The initial value can be changed |
| 1 | Slave address code A0 | 0 | A0 | The initial value can be changed |

acknowledgement "0". If the EEPROM receives a stop condition, the EEPROM entinternally controlled write cycle and terminates receipt of SCL and SDA inputs until completion of the write cycle. The EEPROM returns to a standby mode after complete write cycle.

The byte write operation is shown in figure 17.3.




Figure 17.3 Byte Write Operation

2. Page Write

to be written in a single write cycle. The write data is input in the same sequence as write in the order of a start condition, slave address $+ R/\overline{W}$ code, memory address (n write data (Dn) with every ninth bit acknowledgement "0" output. The EEPROM er page write operation if the EEPROM receives more write data (Dn+1) is input instear receiving a stop condition after receiving the write data (Dn). LSB 3 bits (A2 to A0)

This LSI is capable of the page write operation which allows any number of bytes up

receiving a stop condition after receiving the write data (Dn). LSB 3 bits (A2 to A0 EEPROM address are automatically incremented to be the (n+1) address upon received (Dn+1). Thus the write data can be received sequentially.



Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure 17.4 Page Write Operation

17.4.8 Acknowledge Polling

Acknowledge polling feature is used to show if the EEPROM is in an internally-timed wor not. This feature is initiated by the input of the 8-bit slave address $+ R/\overline{W}$ code following start condition during an internally-timed write cycle. Acknowledge polling will operate code = "0". The ninth acknowledgement judges if the EEPROM is an internally-timed wor not. Acknowledgement "1" shows the EEPROM is in a internally-timed write cycle as acknowledgement "0" shows the internally-timed write cycle has been completed. The acknowledge polling starts to function after a write data is input, i.e., when the stop conditiput.

Rev.5.00 Nov. 02, 2005 Page 284 of 418 REJ09B0028-0500



the EEF KOW outputs the 1-byte data of the (n+1) address from the most significant following acknowledgement "0". If the EEPROM receives in the order of acknowledgement "1" and a following stop condition, the EEPROM stops the read operation and is turn standby state.

In case the EEPROM has accessed the last address H'01FF at previous read operatio current address will roll over and returns to zero address. In case the EEPROM has the last address of the page at previous write operation, the current address will roll of page addressing and returns to the first address in the same page.

The current address is valid while power is on. The current address after power on v undefined. After power is turned on, define the address by the random address read described below is necessary.

The current address read operation is shown in figure 17.5.




Figure 17.5 Current Address Read Operation






Figure 17.6 Random Address Read Operation

3. Sequential Read

read or a random address read. If the EEPROM receives acknowledgement "0" after read data is output, the read address is incremented and the next 1-byte read data are out. Data is output sequentially by incrementing addresses as long as the EEPROM racknowledgement "0" after the data is output. The address will roll over and returns a zero if it reaches the last address H'01FF. The sequential read can be continued after The sequential read is terminated if the EEPROM receives acknowledgement "1" and following stop condition as the same manner as in the random address read.

This is a mode to read the data sequentially. Data is sequential read by either a current

The condition of a sequential read when the current address read is used is shown in f 17.7.

Rev.5.00 Nov. 02, 2005 Page 286 of 418 REJ09B0028-0500



[Legend]
R/W: R/W code (0 is for a write and 1 is for a read)
ACK: acknowledge

Figure 17.7 Sequential Read Operation (when current address read is use



REJ09

turned on from the ground level (V_{ss}) .

4. V_{cc} turn on speed should be longer than 10 us.

17.5.2 Write/Erase Endurance

The endurance is 10⁵ cycles/page (1% cumulative failure rate) in case of page programmi 10⁴ cycles/byte in case of byte programming. The data retention time is more than 10 year device is page-programmed less than 10⁴ cycles.

17.5.3 Noise Suppression Time

This EEPROM has a noise suppression function at SCL and SDA inputs, that cuts noise cless than 50 ns. Be careful not to allow noise of width more than 50 ns because the noise more than 50 ms is recognized as an active pulse.

Rev.5.00 Nov. 02, 2005 Page 288 of 418



power suppry voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage below the guaranteed operating voltage can be removed by entering standby mode when exceeding the guaranteed operating voltage and during normal operation. Thus, system can be improved. If the power supply voltage falls more, the reset state is automatically the power supply voltage rises again, the reset state is held for a specified period, then a is automatically entered.

Figure 18.1 is a block diagram of the power-on reset circuit and the low-voltage detection

18.1 **Features**

Power-on reset circuit

Uses an external capacitor to generate an internal reset signal when power is first sup Low-voltage detection circuit

LVDR: Monitors the power-supply voltage, and generates an internal reset signal wl voltage falls below a specified value. LVDI: Monitors the power-supply voltage, and generates an interrupt when the voltage

below or rises above respective specified values.

Two pairs of detection levels for reset generation voltage are available: when only the circuit is used, or when the LVDI and LVDR circuits are both used.




Figure 18.1 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection

18.2 Register Descriptions

The low-voltage detection circuit has the following registers.

- Low-voltage-detection control register (LVDCR)
- Low-voltage-detection status register (LVDSR)

18.2.1 Low-Voltage-Detection Control Register (LVDCR)

LVDCR is used to enable or disable the low-voltage detection circuit, set the detection le the LVDR function, enable or disable the LVDR function, and enable or disable generation interrupt when the power-supply voltage rises above or falls below the respective levels.

Rev.5.00 Nov. 02, 2005 Page 290 of 418



| | | | | 1: Reset detection voltage is 3.6 V (typ.) |
|---|-------|----|-----|--|
| | | | | When the falling or rising voltage detection inte used, reset detection voltage of 2.3 V (typ.) shoused. When only a reset detection interrupt is u detection voltage of 3.6 V (typ.) should be used |
| 2 | LVDRE | 0* | R/W | LVDR Enable |
| | | | | 0: Disables the LVDR function |
| | | | | 1: Enables the LVDR function |
| 1 | LVDDE | 0 | R/W | Voltage-Fall-Interrupt Enable |
| | | | | 0: Interrupt on the power-supply voltage falling selected detection level disabled |
| | | | | 1: Interrupt on the power-supply voltage falling selected detection level enabled |
| 0 | LVDUE | 0 | R/W | Voltage-Rise-Interrupt Enable |
| | | | | 0: Interrupt on the power-supply voltage rising a selected detection level disabled |
| | | | | Interrupt on the power-supply voltage rising a selected detection level enabled |

LVDR Detection Level Select

0: Reset detection voltage is 2.3 V (typ.)

3

Note:

LVDSEL

0*

R/W

Rev.5.00 Nov. 02, 2005 Pag

REJ09

* Not initialized by LVDR but initialized by a power-on reset or WDT reset.

| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|--------|---------|------------|-----------|-----------|--------------|------|---|---|
| Legen | d: *: m | neans inva | alid. | | | | | |
| | | | | | | | | |
| 18.2.2 | Low- | Voltage- | Detection | Status Re | egister (LVI | DSR) | | |

Initial

LVDSR indicates whether the power-supply voltage falls below or rises above the respec specified values.

| | | | militiai | | |
|--|--------|----------|----------|-----|--|
| | Bit | Bit Name | Value | R/W | Description |
| | 7 to 2 | _ | All 1 | | Reserved |
| | | | | | These bits are always read as 1, and cannot be |
| | 1 | LVDDF | 0* | R/W | LVD Power-Supply Voltage Fall Flag |
| | | | | | [Setting condition] |
| | | | | | When the power-supply voltage falls below Vint = 3.7 V) |
| | | | | | [Clearing condition] |
| | | | | | Writing 0 to this bit after reading it as 1 |
| | 0 | LVDUF | 0* | R/W | LVD Power-Supply Voltage Rise Flag |
| | | | | | [Setting condition] |
| | | | | | When the power supply voltage falls below Vint the LVDUE bit in LVDCR is set to 1, then rises a (U) (typ. = 4.0 V) before falling below Vreset1 (ty V) |
| | | | | | [Clearing condition] |
| | | | | | Writing 0 to this bit after reading it as 1 |

Note: * Initialized by LVDR.

Rev.5.00 Nov. 02, 2005 Page 292 of 418

RENESAS

prevent the incorrect operation of the chip by noise on the \overline{RES} pin.

To achieve stable operation of this LSI, the power supply needs to rise to its full level as within the specified time. The maximum time required for the power supply to rise and power has been supplied (t_{pwon}) is determined by the oscillation frequency (f_{osc}) and cap which is connected to \overline{RES} pin $(C_{\overline{RES}})$. If t_{pwon} means the time required to reach 90 % of supply voltage, the power supply circuit should be designed to satisfy the following form

$$t_{\scriptscriptstyle PWON} \ (ms) \leq 90 \times C_{\overline{RES}} \ (\mu F) \, + \, 162/f_{\scriptscriptstyle OSC} \ (MHz)$$

(t_{_{PWON}} \leq 3000 ms,
$$C_{\overline{RES}} \geq 0.22~\mu F,$$
 and $f_{_{OSC}}$ = 10 in 2-MHz to 10-MHz operation

Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV and rise after the $\overline{\text{RES}}$ pin is removed. To remove charge on the $\overline{\text{RES}}$ pin, it is recommended that the should be placed near Vcc. If the power supply voltage (Vcc) rises from the point above power-on reset may not occur.

REJ09

Figure 18.2 Operational Timing of Power-On Reset Circuit

18.3.2 Low-Voltage Detection Circuit

LVDR (Reset by Low Voltage Detect) Circuit:

after a power-on reset is canceled. To operate the LVDR, set the LVDE bit in LVDCR to for $50~\mu s$ (t_{LVDON}) until the reference voltage and the low-voltage-detection power supply by stabilized by a software timer, etc., then set the LVDRE bit in LVDCR to 1. After that, the settings of ports must be made. To cancel the low-voltage detection circuit, first the LVD should be cleared to 0 and then the LVDE bit should be cleared to 0. The LVDE and LVI must not be cleared to 0 simultaneously because incorrect operation may occur.

Figure 18.3 shows the timing of the LVDR function. The LVDR enters the module-stand

When the power-supply voltage falls below the Vreset voltage (typ. = 2.3 V or 3.6 V), the clears the $\overline{\text{LVDRES}}$ signal to 0, and resets the prescaler S. The low-voltage detection reset remains in place until a power-on reset is generated. When the power-supply voltage rise the Vreset voltage again, the prescaler S starts counting. It counts $131,072 \text{ clock } (\phi) \text{ cycle}$ then releases the internal reset signal. In this case, the LVDE, LVDSEL, and LVDRE bits LVDCR are not initialized.

Note that if the power supply voltage (Vcc) falls below $V_{LVDRmin} = 1.0 \text{ V}$ and then rises fro point, the low-voltage detection reset may not occur.

If the power supply voltage (Vcc) falls below Vpor = 100 mV, a power-on reset occurs.

Rev.5.00 Nov. 02, 2005 Page 294 of 418






Figure 18.3 Operational Timing of LVDR Circuit

LVDI (Interrupt by Low Voltage Detect) Circuit:

because incorrect operation may occur.

a power-on reset is canceled. To operate the LVDI, set the LVDE bit in LVDCR to 1, w μs (t_{LVDON}) until the reference voltage and the low-voltage-detection power supply have s by a software timer, etc., then set the LVDDE and LVDUE bits in LVDCR to 1. After the output settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDDE and LVDUE bits should all be cleared to 0 and then the LVDE bit should be cleared to 0 at the same timing as the LVDDE and LVDUE by the low-voltage detection circuit.

Figure 18.4 shows the timing of LVDI functions. The LVDI enters the module-standby

When the power-supply voltage falls below Vint (D) (typ. = 3.7 V) voltage, the LVDI c $\overline{\text{LVDINT}}$ signal to 0 and the LVDDF bit in LVDSR is set to 1. If the LVDDE bit is 1 at an IRQ0 interrupt request is simultaneously generated. In this case, the necessary data in saved in the external EEPROM, etc, and a transition must be made to standby mode or smode. Until this processing is completed, the power supply voltage must be higher than limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below Vreset1 (typ. = 2.3 V) voltage but r Vint (U) (typ. = 4.0 V) voltage, the LVDI sets the $\overline{\text{LVDINT}}$ signal to 1. If the LVDUE by



Rev.5.00 Nov. 02, 2005 Pag




Figure 18.4 Operational Timing of LVDI Circuit

REJ09B0028-0500



LVDUE bits to 0. Then clear the LVDE bit to 0. The LVDE bit must not be cleared same timing as the LVDRE, LVDDE, and LVDUE bits because incorrect operation




Figure 18.5 Timing for Operation/Release of Low-Voltage Detection Circ

Rev.5.00 Nov. 02, 2005 Pag

Rev.5.00 Nov. 02, 2005 Page 298 of 418 REJ09B0028-0500



19.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{cc} pin, and connect a capacitance of approximal power between V_{cc} and V_{ss} , as shown in figure 19.1. The internal step-down circuit is made simply by adding this external circuit. In the external circuit interface, the external power voltage connected to V_{cc} and the GND potential connected to V_{ss} are the reference levels example, for port input/output levels, the V_{cc} level is the reference for the high level, and level is that for the low level. The A/D converter analog power supply is not affected by internal step-down circuit.




Figure 19.1 Power Supply Connection when Internal Step-Down Circuit is U

RENESAS




Figure 19.2 Power Supply Connection when Internal Step-Down Circuit is Not



Do not attempt to access reserved addresses.

- When the address is 16-bit wide, the address of the upper byte is given in the list.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register add
 - Reserved bits are indicated by in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a spec for an on-chip peripheral module, refer to the section on that on-chip peripheral mod

| register | LVBOIT | J | 111 700 | _, |
|--|--------|----|---------------------|-----|
| Low-voltage detection status register | LVDSR | 8 | H'F731 | LV |
| _ | _ | _ | H'F732 to H'F747 | _ |
| I ² C bus control register 1 | ICCR1 | 8 | H'F748 | IIC |
| I ² C bus control register 2 | ICCR2 | 8 | H'F749 | IIC |
| I ² C bus mode register | ICMR | 8 | H'F74A | IIC |
| I ² C bus interrupt enable register | ICIER | 8 | H'F74B | IIC |
| I ² C bus status register | ICSR | 8 | H'F74C | IIC |
| Slave address register | SAR | 8 | H'F74D | IIC |
| I ² C bus transmit data register | ICDRT | 8 | H'F74E | IIC |
| I ² C bus receive data register | ICDRR | 8 | H'F74F | IIC |
| _ | _ | _ | H'F750 to H'FF7F | _ |
| Timer mode register W | TMRW | 8 | H'FF80 | Tin |
| Timer control register W | TCRW | 8 | H'FF81 | Tin |
| Timer interrupt enable register W | TIERW | 8 | H'FF82 | Tin |
| Timer status register W | TSRW | 8 | H'FF83 | Tin |
| Timer I/O control register 0 | TIOR0 | 8 | H'FF84 | Tin |
| Timer I/O control register 1 | TIOR1 | 8 | H'FF85 | Tin |
| Timer counter | TCNT | 16 | H'FF86 | Tin |
| General register A | GRA | 16 | H'FF88 | Tin |

H'F000 to -H'F72F

H'F730

LVDC*1

LVDC*1

IIC2

IIC2

IIC2

IIC2

IIC2

IIC2

IIC2

IIC2

Timer W

Timer W

Timer W

Timer W

Timer W

Timer W

Timer W Timer W 8

8

8

8

8

8

8 8

8

8

8

8 8

8

8

8 16*²

16*2

LVDCR

Low-voltage detection control

| | | - | | | - | | | |
|---------------------------------|-------|-----|---------------------|------------------|-------------------|--|--|--|
| _ | _ | _ | H'FF9C to H'FF9F | _ | _ | | | |
| Timer control register V0 | TCRV0 | 8 | H'FFA0 | Timer V | 8 | | | |
| Timer control/status register V | TCSRV | 8 | H'FFA1 | Timer V | 8 | | | |
| Timer constant register A | TCORA | 8 | H'FFA2 | Timer V | 8 | | | |
| Timer constant register B | TCORB | 8 | H'FFA3 | Timer V | 8 | | | |
| Timer counter V | TCNTV | 8 | H'FFA4 | Timer V | 8 | | | |
| Timer control register V1 | TCRV1 | 8 | H'FFA5 | Timer V | 8 | | | |
| Timer mode register A | TMA | 8 | H'FFA6 | Timer A | 8 | | | |
| Timer counter A | TCA | 8 | H'FFA7 | Timer A | 8 | | | |
| Serial mode register | SMR | 8 | H'FFA8 | SCI3 | 8 | | | |
| Bit rate register | BRR | 8 | H'FFA9 | SCI3 | 8 | | | |
| Serial control register 3 | SCR3 | 8 | H'FFAA | SCI3 | 8 | | | |
| Transmit data register | TDR | 8 | H'FFAB | SCI3 | 8 | | | |
| Serial status register | SSR | 8 | H'FFAC | SCI3 | 8 | | | |
| Receive data register | RDR | 8 | H'FFAD | SCI3 | 8 | | | |
| _ | _ | _ | H'FFAE, H'FFAF | _ | _ | | | |
| A/D data register A | ADDRA | 16 | H'FFB0 | A/D converter | 8 | | | |
| | REN | IES | | 5.00 Nov. 02, | 2005 Pag REJ09 | | | |
| | | | | | | | | |

FENR

8

Flash memory enable register

H'FF94 to — H'FF9A

ROM

8

H'FF9B



| _ | _ | _ | H'FFBA to H'FFBF | _ | _ |
|----------------------------------|------------|---|---------------------|------------------|---|
| Timer control/status register WD | TCSRW D | 8 | H'FFC0 | WDT*3 | 8 |
| Timer counter WD | TCWD | 8 | H'FFC1 | WDT*3 | 8 |
| Timer mode register WD | TMWD | 8 | H'FFC2 | WDT*3 | 8 |
| _ | _ | _ | H'FFC3 | _ | _ |
| _ | _ | _ | H'FFC4 to H'FFC7 | _ | _ |
| Address break control register | ABRKCR | 8 | H'FFC8 | Address break | 8 |
| Address break status register | ABRKSR | 8 | H'FFC9 | Address break | 8 |
| Break address register H | BARH | 8 | H'FFCA | Address break | 8 |
| Break address register L | BARL | 8 | H'FFCB | Address break | 8 |
| Break data register H | BDRH | 8 | H'FFCC | Address break | 8 |
| Break data register L | BDRL | 8 | H'FFCD | Address break | 8 |
| _ | _ | _ | H'FFCE, H'FFCF | _ | _ |

ADCR

A/D

converter

H'FFB9

8

A/D control register

| • | | | | = | |
|-------------------------|------|---|---------------------|----------|---|
| Port data register 8 | PDR8 | 8 | H'FFDB | I/O port | 8 |
| _ | _ | _ | H'FFDC | I/O port | _ |
| Port data register B | PDRB | 8 | H'FFDD | I/O port | 8 |
| _ | _ | _ | H'FFDE, H'FFDF | I/O port | _ |
| Port mode register 1 | PMR1 | 8 | H'FFE0 | I/O port | 8 |
| Port mode register 5 | PMR5 | 8 | H'FFE1 | I/O port | 8 |
| _ | _ | _ | H'FFE2, H'FFE3 | I/O port | _ |
| Port control register 1 | PCR1 | 8 | H'FFE4 | I/O port | 8 |
| Port control register 2 | PCR2 | 8 | H'FFE5 | I/O port | 8 |
| _ | _ | _ | H'FFE6, H'FFE7 | I/O port | _ |
| Port control register 5 | PCR5 | 8 | H'FFE8 | I/O port | 8 |
| _ | _ | _ | H'FFE9 | I/O port | _ |
| Port control register 7 | PCR7 | 8 | H'FFEA | I/O port | 8 |
| Port control register 8 | PCR8 | 8 | H'FFEB | I/O port | 8 |
| _ | _ | _ | H'FFEC to H'FFEF | I/O port | _ |

PDR5

PDR7

8

8

Port data register 5

Port data register 7

пгги

H'FFD8

H'FFD9

H'FFDA

I/O port

I/O port

I/O port

Rev.5.00 Nov. 02, 2005 Pag

REJ09

8

8

| _ | _ | _ | H'FFE7 | I/O port | _ |
|-----------------------------------|--------|---|---------------------|------------|---|
| Wake-up interrupt flag register | IWPR | 8 | H'FFF8 | Interrupts | 8 |
| Module standby control register 1 | MSTCR1 | 8 | H'FFF9 | Power-down | 8 |
| _ | _ | _ | H'FFFA to H'FFFF | _ | _ |
| EEDDOM | | | | | |

EEPROM

| Register Name | Abbre- viation | Bit No | Address | Module Name | Bus Width |
|-------------------------------|-------------------|-----------|---------|----------------|--------------|
| EEPROM slave address register | _ | 8 | H'FF09 | EEPROM | _ |
| EEPROM key register | EKR | 8 | H'FF10 | EEPROM | _ |
| | | | | | |

Data

Notes: 1. LVDC: Low-voltage detection circuits (optional)

Only word access can be used.

3. WDT: Watchdog timer

Rev.5.00 Nov. 02, 2005 Page 306 of 418 REJ09B0028-0500

RENESAS

| ICSR | TDRE | TEND | RDRF | NACKF | STOP | AL/OVE | AAS |
|-------|--------|--------|--------|--------|--------|--------|--------|
| SAR | SVA6 | SVA5 | SVA4 | SVA3 | SVA2 | SVA1 | SVA0 |
| ICDRT | ICDRT7 | ICDRT6 | ICDRT5 | ICDRT4 | ICDRT3 | ICDRT2 | ICDRT1 |
| ICDRR | ICDRR7 | ICDRR6 | ICDRR5 | ICDRR4 | ICDRR3 | ICDRR2 | ICDRR1 |
| _ | _ | _ | _ | _ | _ | _ | _ |
| TMRW | CTS | _ | BUFEB | BUFEA | _ | PWMD | PWMC |
| TCRW | CCLR | CKS2 | CKS1 | CKS0 | TOD | TOC | ТОВ |
| TIERW | OVIE | _ | _ | _ | IMIED | IMIEC | IMIEB |
| TSRW | OVF | _ | _ | _ | IMFD | IMFC | IMFB |
| TIOR0 | _ | IOB2 | IOB1 | IOB0 | _ | IOA2 | IOA1 |
| TIOR1 | _ | IOD2 | IOD1 | IOD0 | _ | IOC2 | IOC1 |
| TCNT | TCNT15 | TCNT14 | TCNT13 | TCNT12 | TCNT11 | TCNT10 | TCNT9 |
| | TCNT7 | TCNT6 | TCNT5 | TCNT4 | TCNT3 | TCNT2 | TCNT1 |
| GRA | GRA15 | GRA14 | GRA13 | GRA12 | GRA11 | GRA10 | GRA9 |
| | GRA7 | GRA6 | GRA5 | GRA4 | GRA3 | GRA2 | GRA1 |
| GRB | GRB15 | GRB14 | GRB13 | GRB12 | GRB11 | GRB10 | GRB9 |
| | GRB7 | GRB6 | GRB5 | GRB4 | GRB3 | GRB2 | GRB1 |
| GRC | GRC15 | GRC14 | GRC13 | GRC12 | GRC11 | GRC10 | GRC9 |
| | GRC7 | GRC6 | GRC5 | GRC4 | GRC3 | GRC2 | GRC1 |
| GRD | GRD15 | GRD14 | GRD13 | GRD12 | GRD11 | GRD10 | GRD9 |
| | GRD7 | GRD6 | GRD5 | GRD4 | GRD3 | GRD2 | GRD1 |

ICCR1

ICCR2

ICMR

ICIER

ICE

BBSY

MLS

TIE

RCVD

SCP

WAIT

TEIE

MST

SDAO

RIE

TRS

SDAOP

NAKIE

CKS3

SCKO

BCWP

STIE

CKS2

BC2

ACKE

CKS1

IICRST

ACKBR

BC1

CKS0

BC0

ADZ FS

ACKBT

ICDRT0 ICDRR0

PWMB TOA

IMIEA

IMFA

IOA0

GRB8

GRB0

GRC8

GRC0

GRD8

GRD0

REJ09

Rev.5.00 Nov. 02, 2005 Pag









| TMA | TMA7 | TMA6 | TMA5 | _ | TMA3 | TMA2 |
|--------|-------|-------|-------|------------|-------|-------|
| TCA | TCA7 | TCA6 | TCA5 | TCA4 | TCA3 | TCA2 |
| SMR | COM | CHR | PE | PM | STOP | MP |
| BRR | BRR7 | BRR6 | BRR5 | BRR4 | BRR3 | BRR2 |
| SCR3 | TIE | RIE | TE | RE | MPIE | TEIE |
| TDR | TDR7 | TDR6 | TDR5 | TDR4 | TDR3 | TDR2 |
| SSR | TDRE | RDRF | OER | FER | PER | TEND |
| RDR | RDR7 | RDR6 | RDR5 | RDR4 | RDR3 | RDR2 |
| ADDRA | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 |
| | AD1 | AD0 | _ | _ | _ | _ |
| ADDRB | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 |
| | AD1 | AD0 | _ | _ | _ | _ |
| ADDRC | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 |
| | AD1 | AD0 | _ | _ | _ | _ |
| ADDRD | AD9 | AD8 | AD7 | AD6 | AD5 | AD4 |
| | AD1 | AD0 | _ | _ | _ | _ |
| ADCSR | ADF | ADIE | ADST | SCAN | CKS | CH2 |
| ADCR | TRGE | _ | _ | _ | _ | _ |
| _ | _ | _ | _ | _ | _ | _ |
| TCSRWD | B6WI | TCWE | B4WI | TCSRW E | B2WI | WDON |
| TCWD | TCWD7 | TCWD6 | TCWD5 | TCWD4 | TCWD3 | TCWD2 |
| | | | | | | |

TCNTV7 TCNTV6 TCNTV5 TCNTV4



TCORB7 TCORB6 TCORB5 TCORB4 TCORB3 TCORB2 TCORB1 TCORB0

TVEG0

TVEG1

TCNTV3 TCNTV2

TRGE

TCNTV1

TMA₁

TCA1

CKS₁

BRR1

CKE1

TDR1

MPBR

RDR1

AD3

AD3

AD3

AD3

CH1

B0WI

TCWD1

TCNTV0

ICKS0

TMA0

TCA0

CKS0

BRR0

CKE0

TDR0 MPBT

RDR0

AD2

AD2

AD2

AD2

CH0

WRST

TCWD0

W

Tir

SC

A/ co

REJ09B0028-0500

TCORB

TCNTV

TCRV1

| PUCR5 | _ | _ | PUCR55 | PUCR54 | PUCR53 | PUCR52 | PUCR51 | PUCR50 |
|--------|---------|---------|--------|--------|--------|--------|--------|--------|
| PDR1 | P17 | P16 | P15 | P14 | _ | P12 | P11 | P10 |
| PDR2 | _ | _ | _ | _ | _ | P22 | P21 | P20 |
| PDR5 | P57*3 | P56*3 | P55 | P54 | P53 | P52 | P51 | P50 |
| PDR7 | _ | P76 | P75 | P74 | _ | _ | _ | _ |
| PDR8 | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
| PDRB | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| PMR1 | IRQ3 | IRQ2 | IRQ1 | IRQ0 | _ | _ | TXD | TMOW |
| PMR5 | _ | _ | WKP5 | WKP4 | WKP3 | WKP2 | WKP1 | WKP0 |
| PCR1 | PCR17 | PCR16 | PCR15 | PCR14 | _ | PCR12 | PCR11 | PCR10 |
| PCR2 | _ | _ | _ | _ | _ | PCR22 | PCR21 | PCR20 |
| PCR5 | PCR57*3 | PCR56*3 | PCR55 | PCR54 | PCR53 | PCR52 | PCR51 | PCR50 |
| PCR7 | _ | PCR76 | PCR75 | PCR74 | _ | _ | _ | _ |
| PCR8 | PCR87 | PCR86 | PCR85 | PCR84 | PCR83 | PCR82 | PCR81 | PCR80 |
| SYSCR1 | SSBY | STS2 | STS1 | STS0 | NESEL | _ | _ | _ |
| SYSCR2 | SMSEL | LSON | DTON | MA2 | MA1 | MA0 | SA1 | SA0 |
| IEGR1 | NMIEG | _ | _ | _ | IEG3 | IEG2 | IEG1 | IEG0 |
| IEGR2 | _ | _ | WPEG5 | WPEG4 | WPEG3 | WPEG2 | WPEG1 | WPEG0 |
| IENR1 | IENDT | IENTA | IENWP | _ | IEN3 | IEN2 | IEN1 | IEN0 |
| IRR1 | IRRDT | IRRTA | _ | _ | IRRI3 | IRRI2 | IRRI1 | IRRI0 |
| IWPR | _ | _ | IWPF5 | IWPF4 | IWPF3 | IWPF2 | IWPF1 | IWPF0 |
| MSTCR1 | _ | MSTIIC | MSTS3 | MSTAD | MSTWD | MSTTW | MSTTV | MSTTA |
| _ | _ | _ | _ | _ | _ | _ | _ | _ |

DDITE DDITES DDITES DDITES DDITEE DDITES DDITES

PUCR1 PUCR17 PUCR16 PUCR15 PUCR14 — PUCR12 PUCR11 PUCR10 I/

חוטט



Rev.5.00 Nov. 02, 2005 Pag

Rev.5.00 Nov. 02, 2005 Page 310 of 418 REJ09B0028-0500



| I | Ini | itialized - | _ | _ | _ | _ | _ | |
|-----|-----|-------------|---|---|-------------|-------------|-------------|---------|
| ı | lni | itialized - | _ | _ | _ | _ | _ | |
| I | Ini | itialized - | _ | _ | _ | _ | _ | |
| I | Ini | itialized - | _ | _ | _ | _ | _ | |
| I | lni | itialized - | | _ | _ | _ | _ | Timer \ |
| I | lni | itialized - | _ | _ | _ | _ | _ | |
| I | lni | itialized - | _ | _ | _ | _ | _ | ļ |
| ı | lni | itialized - | | | | | | |
| ı | lni | itialized - | | | | | | |
| I | Ini | itialized - | | | | | | |
| I | Ini | itialized - | _ | _ | _ | _ | _ | |
| I | Ini | itialized - | | | | | | |
| I | lni | itialized - | | | | | | ļ |
| I | lni | itialized - | | | | | | ļ |
| ı | Ini | itialized - | | | | | | |
| 1 I | lni | itialized - | | | Initialized | Initialized | Initialized | ROM |
| 2 I | lni | itialized - | | | | | | |
| R I | Ini | itialized - | | | | | | |
| I | lni | itialized - | | | Initialized | Initialized | Initialized | |
| ı | Ini | itialized - | | | | | | |
| ı | Ini | itialized - | | | Initialized | Initialized | Initialized | Timer ' |
| ı | lni | itialized - | | | Initialized | Initialized | Initialized | |
| I | lni | itialized - | _ | _ | Initialized | Initialized | Initialized | |
| | | | | | | | | |

TCORB

Initialized

Initialized

Initialized

Initialized

| | Initialized | Initialized | Initialized | _ | _ | Initialized | SSR |
|---------|-------------|-------------|-------------|---|---|-------------|--------|
| _ | Initialized | Initialized | Initialized | _ | _ | Initialized | RDR |
| A/D co | Initialized | Initialized | Initialized | _ | _ | Initialized | ADDRA |
| | Initialized | Initialized | Initialized | _ | _ | Initialized | ADDRB |
| _ | Initialized | Initialized | Initialized | _ | _ | Initialized | ADDRC |
| | Initialized | Initialized | Initialized | _ | _ | Initialized | ADDRD |
| | Initialized | Initialized | Initialized | _ | _ | Initialized | ADCSR |
| _ | Initialized | Initialized | Initialized | _ | _ | Initialized | ADCR |
| WDT* | _ | _ | _ | _ | _ | Initialized | TCSRWD |
| | _ | _ | _ | _ | _ | Initialized | TCWD |
| _ | _ | _ | _ | _ | _ | Initialized | TMWD |
| Addres | _ | _ | _ | _ | _ | Initialized | ABRKCR |
| _ | _ | | _ | _ | | Initialized | ABRKSR |
| | _ | _ | _ | _ | _ | Initialized | BARH |
| _ | _ | _ | _ | _ | _ | Initialized | BARL |
| | _ | _ | _ | _ | _ | Initialized | BDRH |
| _ | _ | _ | _ | _ | _ | Initialized | BDRL |
| I/O por | _ | _ | _ | _ | _ | Initialized | PUCR1 |
| | _ | _ | _ | _ | _ | Initialized | PUCR5 |
| _ | _ | _ | _ | _ | _ | Initialized | PDR1 |
| | _ | | _ | _ | | Initialized | PDR2 |
| _ | _ | | _ | _ | _ | Initialized | PDR5 |
| | _ | _ | _ | _ | _ | Initialized | PDR7 |
| _ | _ | | _ | _ | _ | Initialized | PDR8 |
| _ | _ | _ | _ | _ | _ | Initialized | PDRB |



| SYSCR2 | Initialized | _ | _ | _ | _ | _ | Power |
|--------|-------------|---|---|---|---|---|---------|
| IEGR1 | Initialized | _ | _ | _ | _ | _ | Interru |
| IEGR2 | Initialized | _ | _ | _ | _ | _ | Interru |
| IENR1 | Initialized | _ | _ | _ | _ | _ | Interru |
| IRR1 | Initialized | _ | _ | _ | _ | _ | Interru |
| IWPR | Initialized | _ | _ | _ | _ | _ | Interru |
| MSTCR1 | Initialized | _ | _ | _ | _ | _ | Power |
| | | | | | | | |
| • EEPR | OM | | | | | | |

Register

| Name | Reset | Active | Sleep | Subactive | |
|----------|---------------|----------|-------|-----------|--|
| EKR | _ | _ | _ | _ | |
| Notes: - | — is not init | tialized | | | |

- 1. LVDC: Low-voltage detection circuits (optional)
- 2. WDT: Watchdog timer

Subsleep

Standby

Modul

EEPR

Rev.5.00 Nov. 02, 2005 Page 314 of 418 REJ09B0028-0500



| Port B | | | -0.3 to AV _{cc} +0.3 | V |
|-----------------------|---|------------------|-------------------------------|----|
| X1 | | | -0.3 to 4.3 | V |
| Operating temperature | - | T _{opr} | –20 to +75 | °C |
| Storage temperature | - | T _{stg} | -55 to +125 | °C |


Note: * Permanent damage may result if maximum ratings are exceeded. Normal opshould be under the conditions specified in Electrical Characteristics. Exceed values can result in incorrect operation and reduced reliability.

21.2 Electrical Characteristics (F-ZTATTM Version, EEPROM Sta F-ZTATTM Version)

21.2.1 Power Supply Voltage and Operating Ranges


B and X1

Power Supply Voltage and Oscillation Frequency Range





Rev.5.00 Nov. 02, 2005 Pag




Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Range

- AVCC - 3.3 10 3.3 V

Subactive mode

· Subsleep mode



Rev.5.00 Nov. 02, 2005 Page 316 of 418

REJ09B0028-0500



| | FTIOA to FTIOD, SCK3, TRGV | | V _{cc} × 0.9 | _ | V _{CC} + 0.3 | |
|-----------------------------------|---|--|-----------------------|---|-----------------------|---|
| | RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22, | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | V _{cc} ×0.7 | _ | V _{CC} + 0.3 | V |
| | P50 to P57, P74 to P76, P80 to P87 | | V _{cc} × 0.8 | _ | V _{cc} + 0.3 | _ |
| | PB0 to PB7 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | $V_{cc} \times 0.7$ | _ | $AV_{CC} + 0.3$ | V |
| | | | $V_{cc} \times 0.8$ | _ | $AV_{CC} + 0.3$ | |
| | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | $V_{\rm CC} - 0.5$ | | $V_{CC} + 0.3$ | V |
| | | | $V_{\rm CC} - 0.3$ | | $V_{cc} + 0.3$ | |
| Input low V _{IL} voltage | RES, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG,TMRIV, | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | -0.3 | _ | V _{cc} ×0.2 | V |
| | TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV | | -0.3 | _ | V _{cc} ×0.1 | |
| | RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22, | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | -0.3 | _ | V _{cc} ×0.3 | V |
| | P50 to P57, P74 to P76, P80 to P87 PB0 to PB7 | | -0.3 | _ | V _{cc} ×0.2 | _ |
| | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | -0.3 | _ | 0.5 | ٧ |

 $V_{cc} \times 0.9 - V_{cc} + 0.3$

IMCIV, FICI,

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 318 of 418

RENESAS

-0.3

0.3

| | 4 to P76 | I _{OL} = 0.4 mA | _ | _ | 0.4 | |
|---|---|--|---|---------------|---------------------|----|
| P80 | 0 to P87 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 1.5 | ٧ |
| | | $I_{OL} = 20.0 \text{ mA}$ | | | | |
| | - | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 1.0 | - |
| | <u> </u> | I _{OL} = 10.0 mA | | | | |
| | - | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | | 0.4 | _ |
| | _ | I _{OL} = 1.6 mA | | | | _ |
| | | $I_{OL} = 0.4 \text{ mA}$ | _ | | 0.4 | - |
| SC | CL, SDA | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | | 0.6 | V |
| | <u>.</u> | $I_{OL} = 6.0 \text{ mA}$ | | | | _ |
| | | $I_{OL} = 3.0 \text{ mA}$ | _ | _ | 0.4 | |
| output Wk leakage IRC current AD TM FTC | KPO to WKP5, QO to IRQ3, TRG, TRGV, IRIV, TMCIV, CI, FTIOA to IOD, RXD, KK3, SCL, SDA | $V_{IN} = 0.5 \text{ V to}$ $(V_{CC} - 0.5 \text{ V})$ | _ | _ | 1.0 | μΑ |
| P1 P20 P50 | | $V_{IN} = 0.5 \text{ V to}$ $(V_{CC} - 0.5 \text{ V})$ | _ | _ | 1.0 | μА |
| | 0 to P87 | | | | | |
| P80 | 0 to PB7 | $V_{IN} = 0.5 \text{ V to} $ (AV _{CC} - 0.5 V) | _ | _ | 1.0 | μΑ |
| P80 | 0 to PB7 | | | — Rev.5.00 | 1.0 Nov. 02, 200 | |

 $V_{CC} = 4.0 \text{ to } 5.5$ $VI_{OL} = 1.6 \text{ mA}$

I_{OL} = 0.4 mA

0.6

0.4

٧

P10 to P12, P14 to P17,

P20 to P22,

P50 to P57,

Output low

voltage

 $\rm V_{\rm OL}$



| tion | | | $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ |
|--|---------------------|-----------------|--|---|
| | I _{OPE2} | V _{cc} | Active mode 2 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$ | _ |
| | | | Active mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ |
| Sleep mode current | I _{SLEEP1} | V _{cc} | Sleep mode 1 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$ | _ |
| consump- tion | | | Sleep mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ |
| | I _{SLEEP2} | V _{cc} | Sleep mode 2 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$ | _ |
| | | | Sleep mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ |
| Subactive mode current consump- | I _{SUB} | V _{cc} | $V_{CC} = 3.0 \text{ V}$ 32-kHz crystal resonator $(\phi_{SUB} = \phi_W/2)$ | _ |
| tion | | | $V_{\rm CC} = 3.0 \text{ V}$ 32-kHz crystal resonator $(\phi_{\rm SUB} = \phi_{\rm W}/8)$ | _ |
| | | | | |

 $V_{CC} = 5.0 V,$ $f_{OSC} = 20 \text{ MHz}$

Active mode 1

8.0

2.0

1.2

16.0

8.0

1.8

1.2

40.0 70.0

30.0 —

3.0

22.5

2.7

Refe valu

Refe valu

Refe valu

Refe valu

Refe valu

mA

mA

mA

μΑ



mode

current consump-

| in the pull-up I | MOS transist | ors and output buffers |). |
|------------------|-----------------|-------------------------------|-----------------|
| Mode | RES Pin | Internal State | Other Pins |
| Active mode 1 | V _{cc} | Operates | V _{cc} |
| Active mode 2 | | Operates (φOSC/64) | _ |
| Sleep mode 1 | V _{cc} | Only timers operate | V _{cc} |
| Sleep mode 2 | | Only timers operate (φOSC/64) | _ |
| Subactive mode | V _{cc} | Operates | V _{cc} |

 V_{cc}

 V_{cc}

Subsleep mode

Standby mode

Only timers operate

CPU and timers

both stop

REJ09

Oscillator Pi Main clock: ceramic or cr resonator Subclock: Pin $X1 = V_{SS}$

Main clock: ceramic or cr resonator

Subclock: crystal reson

Main clock:

ceramic or cr resonator Subclock: Pin X1 = V_{ss}

 $\rm V_{\rm cc}$

 V_{cc}

Note: * The current consumption of the EEPROM chip is shown.

For the current consumption of H8/3694N, add the above current values to the consumption of H8/3694F.

Rev.5.00 Nov. 02, 2005 Page 322 of 418

REJ09B0028-0500



| | | Port 8, SCL, and SDA | _ | _ |
|-----------------------|--------------------|---|--|---|
| | | Output pins except port 8, SCL, and SDA | | _ |
| | | Port 8, SCL, and SDA | _ | _ |
| Allowable output high | -I _{OH} | All output pins | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ |
| current (per pin) | | | | |
| Allowable output high | $ -\Sigma I_{OH} $ | All output pins | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ |
| current (total) | | | | _ |
| | | | | |
| | | | | |
| | | | | |

 $\Sigma {\rm I}_{\rm OL}$

Allowable output low

current (total)

SCL and SDA

except port 8, SCL, and SDA

Output pins

Output pins

except port 8, SCL, and SDA 0.0

0.5

40.0

80.0

20.0

40.0


2.0 0.2

30.0 8.0

REJ09

 $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ —

| cycle time | | | | _ | _ | 12.8 | μs |
|--|---------------------|---------------|---|-----------------|--------|------|---|
| Subclock oscillation frequency | f_w | X1, X2 | | _ | 32.768 | _ | kHz |
| Watch clock (φ _w) cycle time | t _w | X1, X2 | | _ | 30.5 | _ | μs |
| Subclock (ϕ_{SUB}) cycle time | t _{subcyc} | | | 2 | _ | 8 | t _w |
| Instruction cycle time | | | | 2 | _ | _ | t _{cyc} t _{subcyc} |
| Oscillation stabilization time (crystal resonator) | t _{rc} | OSC1, OSC2 | | _ | _ | 10.0 | ms |
| Oscillation stabilization time (ceramic resonator) | t _{rc} | OSC1, OSC2 | | _ | _ | 5.0 | ms |
| Oscillation stabilization time | t _{rex} | X1, X2 | | _ | _ | 2.0 | S |
| External clock | t _{CPH} | OSC1 | $V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ | 20.0 | _ | _ | ns |
| high width | | | | 40.0 | _ | _ | |
| External clock | t _{CPL} | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | 20.0 | _ | _ | ns |
| low width | | | | 40.0 | _ | _ | |
| External clock | t _{CPr} | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 10.0 | ns |
| rise time | | | | _ | _ | 15.0 | |
| External clock | t _{CPf} | OSC1 | $V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 10.0 | ns |
| fall time | | | | _ | _ | 15.0 | |
| RES pin low width | t _{REL} | RES | At power-on and in modes other than those below | t _{rc} | _ | _ | ms |
| | | | In active mode and sleep mode operation | 200 | _ | _ | ns |



| Input pin low | t _{IL} | NMI, | 2 | _ | _ | t _{cyc} |
|---------------|-----------------|----------|---|---|---|---------------------|
| width | iL. | IRQ0 to | | | | t _{subcyc} |
| | | ĪRQ3, | | | | ,- |
| | | WKP0 to | | | | |
| | | WKP5, | | | | |
| | | TMCIV, | | | | |
| | | TMRIV, | | | | |
| | | TRGV, | | | | |
| | | ADTRG, | | | | |
| | | FTCI, | | | | |
| | | FTIOA to | | | | |
| | | ETIOD | | | | |

FTIOD

Notes: 1. When an external clock is input, the minimum system clock oscillation frequ 1.0 MHz.

Determined by MA2, MA1, MA0, SA1, and SA0 of system control register 2 (

| SCL and SDA input spike pulse removal time | t _{sp} | | _ | _ | 1t _{cyc} | ns |
|---|-------------------|--------------------------------|-----------------------|---|-------------------|--------------|
| SDA input bus-free time | t _{BUF} | | 5t _{cyc} | _ | _ | ns |
| Start condition input hold time | t _{STAH} | | 3t _{cyc} | _ | _ | ns |
| Retransmission start condition input setup time | t _{STAS} | | 3t _{cyc} | _ | _ | ns |
| Setup time for stop condition input | t _{stos} | | 3t _{cyc} | _ | _ | ns |
| Data-input setup time | t _{SDAS} | | 1t _{cyc} +20 | _ | _ | ns |
| Data-input hold time | t _{SDAH} | | 0 | _ | _ | ns |
| Capacitive load of SCL and SDA | C _b | | 0 | _ | 400 | pF |
| SCL and SDA output fall time | t _{Sf} | V _{cc} = 4.0 to 5.5 V | _ | _ | 250 | ns |
| | | | _ | _ | 300 | - |



| width | | | | | | | |
|----------------------------|------------------|-----|--|-------|---|---|--------------------|
| Transmit data delay | t _{TXD} | TXD | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | _ | _ | 1 | t _{cyc} F |
| time (clocked synchronous) | | | | _ | _ | 1 | |
| Receive data setup | t _{RXS} | RXD | $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ | 50.0 | _ | _ | ns |
| time (clocked synchronous) | | | | 100.0 | _ | _ | |
| Receive data hold | t _{RXH} | RXD | V _{CC} = 4.0 V to 5.5 V | 50.0 | _ | _ | ns |
| time (clocked synchronous) | | | | 100.0 | | | |
| | | - | | | | | |

| | Al _{STOP1} | AV _{cc} | | _ |
|-----------------------------------|------------------------------|------------------|-------------------------------------|-----|
| | ΔΙ | AV _{cc} | | |
| | AI _{STOP2} | | | |
| Analog input capacitance | C _{AIN} | AN0 to AN7 | | _ |
| Allowable signal source impedance | $R_{\scriptscriptstyle AIN}$ | AN0 to AN7 | | _ |
| Resolution (data length) | | | | 10 |
| Conversion time (single mode) | | | $AV_{CC} = 3.3 \text{ to}$ 5.5 V | 134 |
| Nonlinearity error | | | - | _ |
| Offset error | | | - | _ |
| Full-scale error | | | - | _ |
| Quantization error | | | <u>-</u> | _ |
| Absolute accuracy | | | <u>-</u> | _ |
| Conversion time (single mode) | | | AV _{cc} = 4.0 to 5.5 V | 70 |
| Nonlinearity error | | | - | _ |
| Offset error | | | - | _ |
| Full-scale error | | | <u>-</u> | _ |
| Quantization error | | | = | _ |
| Absolute accuracy | | | - | _ |
| | | | | |

 $\overline{\mathsf{AV}}_{\mathsf{cc}}$

AV_{cc} = 5.0 V —

 $f_{osc} =$ 20 MHz

2.0

5.0

30.0

5.0

10

±7.5

±7.5

±7.5

±0.5

±8.0

±7.5 ±7.5

±7.5

±0.5

±8.0

50

10

mΑ

μΑ

μΑ

рF

kΩ

bit

LSB

LSB

LSB

LSB

LSB $\mathbf{t}_{\scriptscriptstyle{\mathrm{cyc}}}$

LSB

LSB

LSB

LSB LSB

Analog power supply Al_{OPE}

current

- 2. Al_{STOP1} is the current in active and sleep modes while the A/D converter is idle
- 3. Al_{STOP2} is the current at reset and in standby, subactive, and subsleep modes A/D converter is idle.

21.2.5 Watchdog Timer Characteristics

Table 21.7 Watchdog Timer Characteristics

 $V_{cc} = 3.0$ to 5.5 V, $V_{ss} = 0.0$ V, $T_{s} = -20$ to +75°C, unless otherwise indicated.

| | | Applicable | Test | Values | | | |
|---|------------------|------------------|-------------|----------|----------|----------|--------------|
| Item | Symbol | Pins | Condition | Min | Тур | Max | Unit |
| On-chip oscillator overflow time | t _{ovf} | | | 0.2 | 0.4 | _ | S |
| Noto: * | Showe that | time to count fr | om 0 to 255 | at which | noint an | internal | rocat ic aan |

ote: * Shows the time to count from 0 to 255, at which point an internal reset is gen when the internal oscillator is selected.

| Programming | Wait time after SWE bit setting*1 | х | | 1 | _ | |
|-------------|-----------------------------------|----|----------------------------|-----|-----|------|
| | Wait time after PSU bit setting*1 | у | | 50 | _ | |
| | Wait time after P bit setting | z1 | $1 \le n \le 6$ | 28 | 30 | 32 |
| | *1*4 | z2 | $7 \le n \le 1000$ | 198 | 200 | 202 |
| | | z3 | Additional- programming | 8 | 10 | 12 |
| | Wait time after P bit clear*1 | α | | 5 | _ | _ |
| | Wait time after PSU bit clear*1 | β | | 5 | _ | |
| | Wait time after PV bit setting*1 | γ | | 4 | _ | |
| | Wait time after dummy write*1 | ε | | 2 | _ | |
| | Wait time after PV bit clear*1 | η | | 2 | _ | _ |
| | Wait time after SWE bit clear*1 | θ | | 100 | _ | |
| | Maximum programming count *1*4*5 | N | | _ | _ | 1000 |

| bit setting*' | | | | |
|---------------------------------|---|-----|---|-----|
| Wait time after dummy write*1 | ε | 2 | _ | _ |
| Wait time after EV bit clear*1 | η | 4 | _ | |
| Wait time after SWE bit clear*1 | θ | 100 | _ | _ |
| Maximum erase count *1*6*7 | N | _ | _ | 120 |
| | | | | |

γ

20

- Notes: 1. Make the time settings in accordance with the program/erase algorithms. 2. The programming time for 128 bytes. (Indicates the total time for which the P memory control register 1 (FLMCR1) is set. The program-verify time is not inc
 - 3. The time required to erase one block. (Indicates the time for which the E bit in memory control register 1 (FLMCR1) is set. The erase-verify time is not inclu-

The wait time after P bit setting (z1, z2) should be changed as follows accord

- 4. Programming time maximum value (t_p (max.)) = wait time after P bit setting (z maximum programming count (N) 5. Set the maximum programming count (N) according to the actual set values of and z3, so that it does not exceed the programming time maximum value (tp
 - Programming count (n) $1 \le n \le 6$ $z1 = 30 \mu s$

value of the programming count (n).

Wait time after EV

$$7 \le n \le 1000$$
 $z2 = 200$

- $7 \le n \le 1000$ $z2 = 200 \mu s$
- 6. Erase time maximum value $(t_r (max.)) = wait time after E bit setting (z) \times max$ erase count (N)
- 7. Set the maximum erase count (N) according to the actual set value of (z), so does not exceed the erase time maximum value (t_c (max.)).

| SCL, SDA input spike pulse removal time | t _{sp} | _ | _ | 50 |
|---|-------------------------------|------|---|-----|
| SDA input bus-free time | $t_{\scriptscriptstyle{BUF}}$ | 1200 | _ | _ |
| Start condition input hold time | t _{stah} | 600 | _ | _ |
| Retransmit start condition input setup time | t _{stas} | 600 | _ | _ |
| Stop condition input setup time | t _{stos} | 600 | _ | _ |
| Data input setup time | t _{sdas} | 160 | _ | _ |
| Data input hold time | t _{sdah} | 0 | _ | _ |
| SCL, SDA input fall time | t _{sf} | _ | _ | 300 |
| SDA input rise time | t _{sr} | _ | _ | 300 |
| Data output hold time | t _{DH} | 50 | _ | _ |
| SCL, SDA capacitive load | C _b | 0 | _ | 400 |
| Access time | t _{AA} | 100 | _ | 900 |
| | | | | |

 $t_{\rm wc}$

 \mathbf{t}_{RES}

ns

ns ns ns

ns ns ns ns ns

ms

ms

10

13

Rev.5.00 Nov. 02, 2005 Page 332 of 418

control).



Cycle time at writing is a time from the stop condition to write completion (inter

Cycle time at writing*

Reset release time

Note:

| Reset detection voltage 2*2 | Vreset2 | LVDSEL = 1 | 3.0 | 3.6 | 4.2 |
|--|----------------------------------|--|----------|-----------|------------|
| Lower-limit voltage of LVDR operation*3 | $V_{\scriptscriptstyle LVDRmin}$ | | 1.0 | _ | _ |
| LVD stabilization time | t _{LVDON} | | 50 | _ | _ |
| Current consumption in standby mode | I _{STBY} | LVDE = 1, Vcc = 5.0 V, When a 32- kHz crystal resonator is not used | _ | _ | 350 |
| Notes: 1. This voltage should be used. | used when tl | he falling and ris | ing volt | age dete | ection fun |
| Select the low-voltage r | eset 2 when | only the low-vol | tage de | tection r | eset is us |

Vreset1

LVDSEL = 0

- 3. When the power-supply voltage (Vcc) falls below V_{LVDRmin} = 1.0 V and then rise may not occur. Therefore sufficient evaluation is required.

Reset detection voltage 1*1

RENESAS

REJ09

2.3


2.7

charge of the RES pin is removed completely. In order to remove charge of the pin, it is recommended that the diode be placed in the Vcc side. If the power-s voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occi

21.3 Electrical Characteristics (Mask-ROM Version, EEPROM Sta Mask-ROM Version)


21.3.1 Power Supply Voltage and Operating Ranges

Power Supply Voltage and Oscillation Frequency Range




REJ09B0028-0500





- V_{CC} = 2.7 to 5.5 V
 Active mode
 - Sleep mode

Range of Power Supply Voltage and Oscillation Frequency when Low-Voltage Dete-Circuit is Used



Rev.5.00 Nov. 02, 2005 Page 336 of 418

REJ09B0028-0500



| | RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22, | V _{cc} = 4.0 to 5.5 V | | | V _{cc} + 0.3 | V |
|-------------------------------------|---|--|-------------------------|---|------------------------|--------|
| | P50 to P57, P74 to P76, P80 to P87 | | $V_{cc} \times 0.8$ | _ | V _{cc} + 0.3 | |
| | PB0 to PB7 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | $V_{\rm CC} \times 0.7$ | _ | AV _{CC} + 0.3 | V |
| | | | $V_{\rm cc} \times 0.8$ | _ | $AV_{CC} + 0.3$ | |
| | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | V _{cc} - 0.5 | | $V_{\rm CC}$ + 0.3 | V |
| | | | $V_{\rm CC}-0.3$ | _ | $V_{cc} + 0.3$ | |
| Input low V _⊩ voltage | RES, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG,TMRIV, | V _{cc} = 4.0 to 5.5 V | -0.3 | _ | V _{cc} ×0.2 | V _ |
| | TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV | | -0.3 | _ | $V_{cc} \times 0.1$ | |
| | RXD, SCL, SDA, P10 to P12, P14 to P17, P20 to P22, | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | -0.3 | _ | $V_{cc} \times 0.3$ | V |
| | P50 to P57, P74 to P76, P80 to P87, PB0 to PB7 | | -0.3 | _ | $V_{cc} \times 0.2$ | |
| | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | -0.3 | | 0.5 | V |
| | | | -0.3 | | 0.3 | _ |

TMCIV, FTCI, FTIOA to FTIOD, SCK3, TRGV $V_{cc} \times 0.9 - V_{cc} + 0.3$

| | | | -I _{OH} = 0.1 IIIA | | | | |
|--|-----------------|---|---|---|---|-----|----|
| Output low voltage | V _{OL} | P10 to P12, P14 to P17, P20 to P22, | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ $I_{oL} = 1.6 \text{ mA}$ | _ | _ | 0.6 | V |
| | | P50 to P57, P74 to P76 | I _{OL} = 0.4 mA | _ | _ | 0.4 | _ |
| | | P80 to P87 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 1.5 | V |
| | | | $I_{OL} = 20.0 \text{ mA}$ | | | | |
| | | | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 1.0 | |
| | | | $I_{OL} = 10.0 \text{ mA}$ | | | | |
| | | | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 0.4 | _ |
| | | | I _{OL} = 1.6 mA | | | | _ |
| | | | $I_{OL} = 0.4 \text{ mA}$ | _ | _ | 0.4 | |
| | | SCL, SDA | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 0.6 | V |
| | | | $I_{OL} = 6.0 \text{ mA}$ | | | | |
| | | | $I_{OL} = 3.0 \text{ mA}$ | _ | _ | 0.4 | |
| Input/ output leakage current | I _{IL} | OSC1, NMI, WKP0 to WKP5, IRQ0 to IRQ3, ADTRG, TRGV, TMRIV, TMCIV, FTCI, FTIOA to FTIOD, RXD, SCK3, SCL, SDA | $V_{IN} = 0.5 \text{ V to}$ ($V_{CC} - 0.5 \text{ V}$) | _ | _ | 1.0 | μА |
| | | P10 to P12, P14 to P17, P20 to P22, P50 to P57, P74 to P76, P80 to P87 | $V_{IN} = 0.5 \text{ V to}$ $(V_{CC} - 0.5 \text{ V})$ | _ | _ | 1.0 | μА |
| | | PB0 to PB7 | $V_{IN} = 0.5 \text{ V to} $ $(AV_{CC} - 0.5 \text{ V})$ | _ | _ | 1.0 | μΑ |

| tion | | | $V_{\rm CC} = 3.0 \text{ V}$ 32-kHz crystal resonator $(\phi_{\rm SUB} = \phi_{\rm W}/8)$ | _ | 30.0 | _ | | * Re va |
|--|---------------------|-----------------|---|---|------|------|--------|---------------|
| Subactive mode current consump- | I _{SUB} | V _{cc} | $V_{CC} = 3.0 \text{ V}$ 32-kHz crystal resonator $(\phi_{SUB} = \phi_W/2)$ | _ | 40.0 | 70.0 | μA | * |
| | | | Sleep mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ | 0.8 | _ | | * Re va |
| | I _{SLEEP2} | V _{cc} | Sleep mode 2 $V_{cc} = 5.0 \text{ V},$ $f_{osc} = 20 \text{ MHz}$ | _ | 1.6 | 2.4 | mA | * |
| consump- tion | | | Sleep mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ | 5.5 | _ | | * Re va |
| Sleep mode current | I _{SLEEP1} | V _{cc} | Sleep mode 1 $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 20 \text{ MHz}$ | _ | 10.0 | 17.5 | mA | * |
| | | | Active mode 2 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ | 1.2 | _ | | * Re va |
| | I _{OPE2} | V _{cc} | Active mode 2 $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 20 \text{ MHz}$ | _ | 2.0 | 3.0 | mA | * |
| consump- tion | | | Active mode 1 $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$ | _ | 8.0 | _ | | * R va |
| current | | | $T_{OSC} = 20 \text{ MHz}$ | | | | | |

 $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 20 \text{ MHz}$

mode

current



REJ09

Mode

Active mode 1

Active mode 2

Note:

Pin states during current consumption measurement are given below (excludir in the pull-up MOS transistors and output buffers).

Internal State

Operates

Operates

Other Pins

 V_{cc}

 V_{cc}

 V_{cc}

 V_{cc}

 V_{cc}

Oscillator Pin

Main clock: ceramic or cry resonator

Subclock: Pin $X1 = V_{ss}$

Main clock: ceramic or cry resonator

Subclock:

Main clock: ceramic or cry resonator Subclock: Pin $X1 = V_{ss}$

crystal resona

| Active mode 2 | | (\phiOSC/64) |
|----------------|-----------------|-------------------------------|
| Sleep mode 1 | V _{cc} | Only timers operate |
| Sleep mode 2 | | Only timers operate (φOSC/64) |
| Subactive mode | V _{cc} | Operates |
| Subsleep mode | V _{cc} | Only timers operate |
| Standby mode | V _{cc} | CPU and timers both stop |
| | | |

RES Pin

 V_{cc}

Rev.5.00 Nov. 02, 2005 Page 340 of 418

| ote: | * | The current consumption of the EEPROM chip is shown. For the current consumption of H8/3694N, add the above current values to the consumption of H8/3694. |
|------|---|---|
| | | |
| | | |

Rev.5.00 Nov. 02, 2005 Pag

| | | Output pins except port 8, SCL, and SDA | | _ | _ |
|--------------------------------------|--------------------|---|--|---|---|
| Allowable output low current (total) | ΣI_{OL} | Output pins except port 8, SCL, and SDA | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ |
| | | Port 8, SCL, and SDA | - | _ | _ |
| | | Output pins except port 8, SCL, and SDA | | _ | _ |
| | | Port 8, SCL, and SDA | - | _ | _ |
| Allowable output high | -I _{OH} | All output pins | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ |
| current (per pin) | | | | _ | _ |
| Allowable output high | $ -\Sigma I_{OH} $ | All output pins | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ |
| current (total) | | | | | |

0.5

40.0

80.0

20.0

40.0

2.0 0.2 30.0 8.0

REJ09B0028-0500

Rev.5.00 Nov. 02, 2005 Page 342 of 418



| | | | | | | 12.0 | μυ |
|--|---------------------|---------------|---|-------------------|----------|-----------|------------------|
| Subclock oscillation frequency | f _w | X1, X2 | | _ | 32.768 | _ | kH |
| Watch clock (φ _w) cycle time | t _w | X1, X2 | | _ | 30.5 | | μs |
| Subclock (ϕ_{SUB}) cycle time | t _{subcyc} | | | 2 | _ | 8 | t _w |
| Instruction cycle time | | | | 2 | _ | _ | t _{cyc} |
| Oscillation stabilization time (crystal resonator) | t _{rc} | OSC1, OSC2 | | _ | _ | 10.0 | ms |
| Oscillation stabilization time (ceramic resonator) | t _{rc} | OSC1, OSC2 | | _ | _ | 5.0 | ms |
| Oscillation stabilization time | t _{rex} | X1, X2 | | _ | _ | 2.0 | S |
| External clock | t _{CPH} | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | 20.0 | _ | _ | ns |
| high width | | | | 40.0 | _ | _ | _ |
| External clock | t _{CPL} | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | 20.0 | _ | _ | ns |
| low width | | | | 40.0 | _ | _ | |
| External clock | t _{CPr} | OSC1 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 10.0 | ns |
| rise time | | | | _ | _ | 15.0 | |
| External clock | t _{CPf} | OSC1 | $V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 10.0 | ns |
| fall time | | | | _ | _ | 15.0 | |
| RES pin low width | t _{REL} | RES | At power-on and in modes other than those below | ı t _{rc} | _ | _ | ms |
| | | | In active mode and sleep mode operation | 200 | _ | _ | ns |
| | | | | Dec | - 5 00 N | 00 0 | 2205 |
| | | | RENESAS | | 7.5.00 N | OV. U2, 2 | |
| | | | | > | | | F |

cycle time



USC

μs

— 12.8

| | | FIIOD | | | | |
|---------------------|-----------------|---|---|---|---|---|
| Input pin low width | t _{i.} | NMI, IRQ0 to IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, | 2 | _ | _ | t _{cyc} t _{subcyc} |
| | | FTCI, FTIOA to | | | | |

Notes: 1 When an external clock is input, the minimum system clock oscillation frequen

1.0 MHz.2. Determined by MA2, MA1, MA0, SA1, and SA0 of system control register 2 (S



| SCL and SDA input spike pulse removal time | t _{SP} | | _ | _ | 1t _{cyc} | ns |
|--|-------------------|--------------------------------|-----------------------|---|-------------------|----|
| SDA input bus-free time | t _{BUF} | | 5t _{cyc} | _ | _ | ns |
| Start condition input hold time | t _{STAH} | | 3t _{cyc} | _ | _ | ns |
| Retransmission start condition input setup time | t _{stas} | | 3t _{cyc} | _ | _ | ns |
| Setup time for stop condition input | t _{stos} | | 3t _{cyc} | _ | _ | ns |
| Data-input setup time | t _{sdas} | | 1t _{cyc} +20 | _ | _ | ns |
| Data-input hold time | t _{SDAH} | | 0 | _ | _ | ns |
| Capacitive load of SCL and SDA | C _b | | 0 | _ | 400 | pF |
| SCL and SDA output fall time | t _{Sf} | V _{cc} = 4.0 to 5.5 V | _ | _ | 250 | ns |
| | | | _ | _ | 300 | - |

| Transmit data delay | \mathbf{t}_{TXD} | TXD | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ | _ | _ | 1 | $t_{\rm cyc}$ | Fi |
|----------------------------|--------------------|-----|--|-------|---|---|---------------|----|
| time (clocked synchronous) | | | | _ | _ | 1 | | |
| Receive data setup | t _{RXS} | RXD | $V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ | 50.0 | _ | _ | ns | _ |
| time (clocked synchronous) | | | | 100.0 | _ | _ | _ | |
| Receive data hold | t _{RXH} | RXD | $V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ | 50.0 | _ | _ | ns | _ |
| time (clocked synchronous) | | | | 100.0 | _ | _ | | |

Rev.5.00 Nov. 02, 2005 Page 346 of 418

| | Al _{STOP1} | AV _{cc} | | _ |
|-----------------------------------|-----------------------|------------------|-------------------------------------|-----|
| | | | | |
| | $Al_{\mathtt{STOP2}}$ | AV _{cc} | | _ |
| Analog input capacitance | C _{AIN} | AN0 to AN7 | | _ |
| Allowable signal source impedance | R _{AIN} | AN0 to AN7 | | _ |
| Resolution (data length) | | | | 10 |
| Conversion time (single mode) | | | $AV_{CC} = 3.0 \text{ to}$ 5.5 V | 134 |
| Nonlinearity error | | | - | _ |
| Offset error | | | _ | _ |
| Full-scale error | | | _ | _ |
| Quantization error | | | - | _ |
| Absolute accuracy | | | - | _ |
| Conversion time (single mode) | | | $AV_{CC} = 4.0 \text{ to}$ 5.5 V | 70 |
| Nonlinearity error | | | - | _ |
| Offset error | | | _ | |
| Full-scale error | | | - _ | |
| Quantization error | | | _ | |
| | | | | |

 $\mathsf{AV}_{\mathsf{cc}}$

Analog power supply Al_{OPE}

Absolute accuracy

current



AV_{cc} = 5.0 V —

 $f_{osc} =$ 20 MHz

2.0

5.0

30.0

5.0

10

±7.5

±7.5

±7.5 ±0.5

±8.0

±7.5

±7.5

±8.0

Rev.5.00 Nov. 02, 2005 Pag

50

10

mΑ

μΑ

μΑ

рF

kΩ

bit

 $\mathbf{t}_{_{\mathrm{cyc}}}$

LSB

LSB LSB

LSB LSB

 $\mathbf{t}_{\scriptscriptstyle{\mathrm{cyc}}}$

LSB

LSB

LSB

LSB LSB

- 2. Al_{stop1} is the current in active and sleep modes while the A/D converter is idle.
- Al_{STOP2} is the current at reset and in standby, subactive, and subsleep modes w A/D converter is idle.

21.3.5 Watchdog Timer Characteristics

Table 21.17 Watchdog Timer Characteristics

 $V_{cc} = 2.7$ to 5.5 V, $V_{ss} = 0.0$ V, $T_{a} = -20$ to +75°C, unless otherwise indicated.

| | | Applicable | Test | | Value | S | | R |
|---|------------------|------------|-----------|-----|-------|-----|------|----|
| Item | Symbol | Pins | Condition | Min | Тур | Max | Unit | Fi |
| On-chip oscillator overflow time | t _{ovf} | | | 0.2 | 0.4 | _ | S | * |

Note: * Shows the time to count from 0 to 255, at which point an internal reset is gene when the internal oscillator is selected.

Rev.5.00 Nov. 02, 2005 Page 348 of 418 REJ09B0028-0500

RENESAS

| Data output hold time | t _{DH} | 50 | _ | _ | ns |
|---|----------------------------|-----------|-------|-------|-------------|
| SCL, SDA capacitive load | C _b | 0 | _ | 400 | pF |
| Access time | t _{AA} | 100 | _ | 900 | ns |
| Cycle time at writing* | t _{wc} | _ | _ | 10 | ms |
| Reset release time | t _{RES} | _ | _ | 13 | ms |
| Note: * Cycle time at writing i control). | s a time from the stop con | dition to | write | compl | etion (inte |

 I_{SCLL}

 t_{SP}

 $\boldsymbol{t}_{\text{BUF}}$

tstah

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{STAS}}}$

 t_{STOS}

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{SDAS}}}$

 $t_{\scriptscriptstyle \mathsf{SDAH}}$

 $\mathsf{t}_{_{\mathsf{Sf}}}$

 t_{sr}

1200

1200

600

600

600

160

0

50

ns

300

300

Rev.5.00 Nov. 02, 2005 Pag

REJ09

50

SCL input low pulse wiath

SDA input bus-free time

Data input setup time

Data input hold time

SDA input rise time

SCL, SDA input fall time

removal time

setup time

SCL, SDA input spike pulse

Start condition input hold time

Retransmit start condition input

Stop condition input setup time

| voltage | | | | | |
|---|---------------|------------|-----|-----|--|
| Reset detection voltage 1*1 | Vreset1 | LVDSEL = 0 | _ | 2.3 | |
| Reset detection voltage 2*2 | Vreset2 | LVDSEL = 1 | 3.0 | 3.6 | |
| Lower-limit voltage of LVDR operation*3 | $V_{LVDRmin}$ | | 1.0 | _ | |
| LVD stabilization time | turpon | | 50 | _ | |

 \mathbf{I}_{STBY}

| | resonator is not used |
|----------|--|
| Notes: 1 | This voltage should be used when the falling and rising voltage detection functions. |

- - 2. Select the low-voltage reset 2 when only the low-voltage detection reset is use 3. When the power-supply voltage (Vcc) falls below $V_{\text{\tiny LVDRmin}} = 1.0 \text{ V}$ and then rises may not occur. Therefore sufficient evaluation is required.

LVDE = 1,

Vcc = 5.0 V, When a 32kHz crystal

2.7 4.2

350

Rev.5.00 Nov. 02, 2005 Page 350 of 418

Current consumption in standby

mode

charge of the RES pin is removed completely. In order to remove charge of the pin, it is recommended that the diode be placed in the Vcc side. If the power-voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occ

21.4 Operation Timing




Figure 21.1 System Clock Input Timing

Figure 21.2 RES Low Width Timing




Figure 21.3 Input Timing




Figure 21.4 I²C Bus Interface Input/Output Timing

Rev.5.00 Nov. 02, 2005 Page 352 of 418

REJ09B0028-0500






Figure 21.6 SCI Input/Output Timing in Clocked Synchronous Mode

(out) ///////

Figure 21.7 EEPROM Bus Timing

21.5 Output Load Condition




Figure 21.8 Output Load Circuit

Rev.5.00 Nov. 02, 2005 Page 354 of 418

REJ09B0028-0500



| ERs | General source register (address register or 32-bit register) |
|---------------|---|
| ERn | General register (32-bit register) |
| (EAd) | Destination operand |
| (EAs) | Source operand |
| PC | Program counter |
| SP | Stack pointer |
| CCR | Condition-code register |
| N | N (negative) flag in CCR |
| Z | Z (zero) flag in CCR |
| V | V (overflow) flag in CCR |
| С | C (carry) flag in CCR |
| disp | Displacement |
| \rightarrow | Transfer from the operand on the left to the operand on the right, or trans the state on the left to the state on the right |
| | |

Addition of the operands on both sides

Multiplication of the operands on both sides

Logical AND of the operands on both sides Logical OR of the operands on both sides

NOT (logical complement)

Contents of operand

(R0 to R7 and E0 to E7).

Logical exclusive OR of the operands on both sides

General destination register (address register or 32-bit register)

ERd

-× + ^ > +

(), <>

General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit

Subtraction of the operand on the right from the operand on the left

Division of the operand on the left by the operand on the right

Rev.5.00 Nov. 02, 2005 Page 356 of 418 REJ09B0028-0500



| WO V.D ⊕ (d.Z+, L113), 11d | | | | | 0 | | | | ⊕ (d.24, L113) → 11d0 |
|----------------------------|---|---|---|---|---|---|---|--|---|
| MOV.B @ERs+, Rd | В | | | | | 2 | | | @ERs → Rd8 ERs32+1 → ERs32 |
| MOV.B @aa:8, Rd | В | | | | | | 2 | | @aa:8 → Rd8 |
| MOV.B @aa:16, Rd | В | | | | | | 4 | | @aa:16 → Rd8 |
| MOV.B @aa:24, Rd | В | | | | | | 6 | | @aa:24 → Rd8 |
| MOV.B Rs, @ERd | В | | | 2 | | | | | Rs8 → @ERd |
| MOV.B Rs, @(d:16, ERd) | В | | | | 4 | | | | Rs8 \rightarrow @(d:16, ERd) |
| MOV.B Rs, @(d:24, ERd) | В | | | | 8 | | | | Rs8 \rightarrow @(d:24, ERd) |
| MOV.B Rs, @-ERd | В | | | | | 2 | | | ERd32-1 \rightarrow ERd32 Rs8 \rightarrow @ERd |
| MOV.B Rs, @aa:8 | В | | | | | | 2 | | Rs8 → @aa:8 |
| MOV.B Rs, @aa:16 | В | | | | | | 4 | | Rs8 → @aa:16 |
| MOV.B Rs, @aa:24 | В | | | | | | 6 | | Rs8 → @aa:24 |
| MOV.W #xx:16, Rd | W | 4 | | | | | | | #xx:16 → Rd16 |
| MOV.W Rs, Rd | W | | 2 | | | | | | Rs16 → Rd16 |
| MOV.W @ERs, Rd | W | | | 2 | | | | | @ERs → Rd16 |
| MOV.W @(d:16, ERs), Rd | W | | | | 4 | | | | @(d:16, ERs) → Rd16 |
| MOV.W @(d:24, ERs), Rd | W | | | | 8 | | | | @(d:24, ERs) → Rd16 |
| MOV.W @ERs+, Rd | W | | | | | 2 | | | @ERs → Rd16 ERs32+2 → @ERd32 |
| MOV.W @aa:16, Rd | W | | | | | | 4 | | @aa:16 → Rd16 |
| MOV.W @aa:24, Rd | W | | | | | | 6 | | @aa:24 → Rd16 |
| MOV.W Rs, @ERd | W | | | 2 | | | | | $Rs16 \to @ERd$ |
| MOV.W Rs, @(d:16, ERd) | W | | | | 4 | | | | Rs16 \rightarrow @(d:16, ERd) |
| MOV.W Rs, @(d:24, ERd) | W | | | | 8 | | | | Rs16 → @ (d:24, ERd) |
| | | | | | | | | | |

4

2

8

IVIOV.D DS, DU

MOV.B @ERs, Rd

MOV.B @(d:16, ERs), Rd | B

MOV.B @(d:24, ERs), Rd | B |

 $|nso \rightarrow nuo|$

 $@\,\mathsf{ERs}\to\mathsf{Rd8}$

 $@(d:16, ERs) \rightarrow Rd8$

@(d:24, ERs) → Rd8

↑ ↑ 0

↑ ↑ 0

↓ 0

↑ ↑ 0

↑ ↑ 0

↑ 0

↑ 0

↓ 0 **1**

↑ ↑ 0

↑ ↑ 0 **1** ↑ 0

↑ 0

↑ 0

↑ 0

REJ09

↑ ↑ 0

1 ↓ 0

 \updownarrow ↑ 0

1 ↓ 0

1

1 ↓ 0

1 ↑ 0

1 \$ 0

1 \$ 0

| | | _ | _ | | | | | | | | | | Ψ. | Ψ | 0 | Ι |
|--------|-------------------------|---|---|---|----|---|---|--|---|-----------------------|----------|-------|-------|-------|-------|--------|
| | MOV.L @ERs, ERd | L | | 4 | | | | | | @ERs → ERd32 | - | - | 1 | 1 | 0 | ŀ |
| | MOV.L @(d:16, ERs), ERd | L | | | 6 | | | | | @(d:16, ERs) → ERd32 | - | - | \$ | 1 | 0 | - |
| | MOV.L @(d:24, ERs), ERd | L | | | 10 | | | | | @(d:24, ERs) → ERd32 | I- | - | 1 | 1 | 0 | ŀ |
| | MOV.L @ERs+, ERd | L | | | | 4 | | | | @ERs → ERd32 | - | - | 1 | 1 | 0 | ŀ |
| | <u> </u> | | | | | | | | | ERs32+4 → ERs32 | | | | | | |
| | MOV.L @aa:16, ERd | L | | | | | 6 | | | @aa:16 → ERd32 | _ | _ | \$ | 1 | 0 | ŀ |
| | MOV.L @aa:24, ERd | L | | | | | 8 | | | @aa:24 → ERd32 | - | - | \$ | 1 | 0 | - |
| | MOV.L ERs, @ERd | L | | 4 | | | | | | ERs32 → @ERd | - | - | \$ | 1 | 0 | - |
| | MOV.L ERs, @(d:16, ERd) | L | | | 6 | | | | | ERs32 → @(d:16, ERd) | - | - | \$ | 1 | 0 | - |
| | MOV.L ERs, @(d:24, ERd) | L | | | 10 | | | | | ERs32 → @(d:24, ERd) | - | - | \$ | 1 | 0 | - |
| | MOV.L ERs, @-ERd | L | | | | 4 | | | | ERd32–4 → ERd32 | - | - | 1 | 1 | 0 | - |
| | İ | | | | | | | | | ERs32 → @ERd | | | | | | |
| | MOV.L ERs, @aa:16 | L | | | | | 6 | | | ERs32 → @aa:16 | I- | - | 1 | 1 | 0 | - |
| | MOV.L ERs, @aa:24 | L | | | | | 8 | | | ERs32 → @aa:24 | I- | - | 1 | 1 | 0 | - |
| POP | POP.W Rn | W | | | | | | | 2 | @SP → Rn16 | I- | - | 1 | 1 | 0 | - |
| | l | | | | | | | | | $SP+2 \rightarrow SP$ | | | | | | |
| | POP.L ERn | L | | | | | | | 4 | @SP → ERn32 | I- | - | 1 | 1 | 0 | - |
| | l | | | | | | | | | $SP+4 \rightarrow SP$ | | | | | | |
| PUSH | PUSH.W Rn | W | | | | | | | 2 | SP−2 → SP | <u> </u> | - | 1 | 1 | 0 | ŀ |
| | l | | | | | | | | | Rn16 → @SP | | | | | | |
| | PUSH.L ERn | L | | | | | | | 4 | SP–4 → SP | <u> </u> | - | 1 | 1 | 0 | ŀ |
| | İ | | | | | | | | | ERn32 → @SP | | | | | | |
| MOVFPE | MOVFPE @aa:16, Rd | В | | | | | 4 | | | Cannot be used in | Ca | anno | ot be | use | ed ir | ì |
| | l | | | | | | | | | this LSI | thi | is LS | SI | | | |
| MOVTPE | MOVTPE Rs, @aa:16 | В | | | | | 4 | | | Cannot be used in | Ca | anno | ot be | e use | ed ir | _ 1 |
| | l | | | | | | | | | this LSI | thi | is LS | SI | | | |
| | | | | | | | | | | | | | | | | |

Rev.5.00 Nov. 02, 2005 Page 358 of 418 REJ09B0028-0500



| | | | | | | | | | LHU32 |
|------|-------------------|---|---|---|--|--|--|---|-----------------------------|
| | ADD.L ERs, ERd | L | | 2 | | | | | ERd32+ERs32 → ERd32 |
| ADDX | ADDX.B #xx:8, Rd | В | 2 | | | | | ı | Rd8+#xx:8 +C → Rd8 |
| | ADDX.B Rs, Rd | В | | 2 | | | | ı | Rd8+Rs8 +C → Rd8 |
| ADDS | ADDS.L #1, ERd | L | | 2 | | | | E | ERd32+1 → ERd32 |
| | ADDS.L #2, ERd | L | | 2 | | | | E | ERd32+2 → ERd32 |
| | ADDS.L #4, ERd | L | | 2 | | | | E | ERd32+4 → ERd32 |
| INC | INC.B Rd | В | | 2 | | | | ı | Rd8+1 → Rd8 |
| | INC.W #1, Rd | W | | 2 | | | | ı | Rd16+1 → Rd16 |
| | INC.W #2, Rd | W | | 2 | | | | ı | Rd16+2 → Rd16 |
| | INC.L #1, ERd | L | | 2 | | | | E | ERd32+1 → ERd32 |
| | INC.L #2, ERd | L | | 2 | | | | E | ERd32+2 → ERd32 |
| DAA | DAA Rd | В | | 2 | | | | | Rd8 decimal adjust → Rd8 |
| SUB | SUB.B Rs, Rd | В | | 2 | | | | ı | Rd8–Rs8 → Rd8 |
| | SUB.W #xx:16, Rd | W | 4 | | | | | F | Rd16–#xx:16 → Rd16 |
| | SUB.W Rs, Rd | W | | 2 | | | | F | Rd16-Rs16 → Rd16 |
| | SUB.L #xx:32, ERd | L | 6 | | | | | E | ERd32-#xx:32 → ERd32 |
| | SUB.L ERs, ERd | L | | 2 | | | | 1 | ERd32-ERs32 → ERd32 |
| SUBX | SUBX.B #xx:8, Rd | В | 2 | | | | | ı | Rd8-#xx:8-C → Rd8 |
| | SUBX.B Rs, Rd | В | | 2 | | | | ı | Rd8–Rs8–C → Rd8 |
| SUBS | SUBS.L #1, ERd | L | | 2 | | | | 1 | ERd32−1 → ERd32 |
| | SUBS.L #2, ERd | L | | 2 | | | | 1 | ERd32–2 → ERd32 |
| | SUBS.L #4, ERd | L | | 2 | | | | E | ERd32–4 → ERd32 |
| DEC | DEC.B Rd | В | | 2 | | | | ı | Rd8–1 → Rd8 |
| | DEC.W #1, Rd | W | | 2 | | | | ı | Rd16–1 → Rd16 |
| | DEC.W #2, Rd | W | | 2 | | | | F | Rd16–2 → Rd16 |

ADD.W Rs, Rd

ADD.L #xx:32, ERd

RENESAS

Rev.5.00 Nov. 02, 2005 Pag

 $Rd16+Rs16 \rightarrow Rd16$

ERd32+ $\#xx:32 \rightarrow$

ERd32

REJ09

1 1

1 1

1 1

1 1

1 1

1 1

 \uparrow \uparrow

1 1

1 1

(3) 1 \updownarrow (3) 🗘

1 1

1 1

 \updownarrow **\$** 1 1

(2) ↑ ↑ ↑

(3) ↑

↑ | ↑ |(3) | ↑

 \updownarrow 1 1 1

 \updownarrow

1 **\$**

\$ 1 (1)

(1)

(2)

1

\$ \updownarrow

(2)

(2)

\$

| | MULXU. W Rs, ERd | W | | 2 | | | | | - | _ | _ | - | - |
|-------|-------------------|---|---|---|--|--|--|---|----------|-----|-----|-----|---|
| MULXS | MULXS. B Rs, Rd | В | | 4 | | | | $Rd8 \times Rs8 \rightarrow Rd16$ (signed multiplication) | - | _ | \$ | \$ | - |
| | MULXS. W Rs, ERd | W | | 4 | | | | Rd16 × Rs16 → ERd32 (signed multiplication) | - | _ | \$ | \$ | - |
| DIVXU | DIVXU. B Rs, Rd | В | | 2 | | | | Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division) | _ | _ | (6) | (7) | _ |
| | DIVXU. W Rs, ERd | W | | 2 | | | | ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division) | _ | _ | (6) | (7) | |
| DIVXS | DIVXS. B Rs, Rd | В | | 4 | | | | Rd16 + Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division) | _ | _ | (8) | (7) | _ |
| | DIVXS. W Rs, ERd | W | | 4 | | | | ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division) | _ | _ | (8) | (7) | |
| CMP | CMP.B #xx:8, Rd | В | 2 | | | | | Rd8-#xx:8 | <u> </u> | 1 | 1 | 1 | 1 |
| | CMP.B Rs, Rd | В | | 2 | | | | Rd8-Rs8 | - | 1 | 1 | 1 | 1 |
| | CMP.W #xx:16, Rd | W | 4 | | | | | Rd16-#xx:16 | _ | (1) | 1 | 1 | 1 |
| | CMP.W Rs, Rd | W | | 2 | | | | Rd16-Rs16 | _ | (1) | 1 | \$ | 1 |
| | CMP.L #xx:32, ERd | L | 6 | | | | | ERd32-#xx:32 | _ | (2) | 1 | 1 | 1 |

Rev.5.00 Nov. 02, 2005 Page 360 of 418 REJ09B0028-0500

CMP.L ERs, ERd



ERd32-ERs32

| | | | | | | | of ERd32) | | | • | |
|------|------------|---|---|--|--|--|--|---|---------------|-----------|---|
| EXTS | EXTS.W Rd | W | 2 | | | | (<bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit> | _ | \$ | \$ | 0 |
| | EXTS.L ERd | L | 2 | | | | (<bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit> | _ | \Rightarrow | \$ | 0 |
| | | | | | | | | | | | |

| | AND.W Rs, Rd | W | | 2 | | | | Rd16∧Rs16 → Rd16 | _ | _ | 1 | Ţ | 0 |
|-----|-------------------|---|---|---|--|--|--|----------------------|---|---|----|---|---|
| | AND.L #xx:32, ERd | L | 6 | | | | | ERd32∧#xx:32 → ERd32 | — | — | 1 | 1 | 0 |
| | AND.L ERs, ERd | L | | 4 | | | | ERd32∧ERs32 → ERd32 | _ | _ | \$ | 1 | 0 |
| OR | OR.B #xx:8, Rd | В | 2 | | | | | Rd8/#xx:8 → Rd8 | _ | _ | \$ | 1 | 0 |
| | OR.B Rs, Rd | В | | 2 | | | | Rd8∕Rs8 → Rd8 | _ | _ | \$ | 1 | 0 |
| | OR.W #xx:16, Rd | W | 4 | | | | | Rd16/#xx:16 → Rd16 | _ | _ | \$ | 1 | 0 |
| | OR.W Rs, Rd | W | | 2 | | | | Rd16∕Rs16 → Rd16 | _ | _ | \$ | 1 | 0 |
| | OR.L #xx:32, ERd | L | 6 | | | | | ERd32/#xx:32 → ERd32 | _ | _ | \$ | 1 | 0 |
| | OR.L ERs, ERd | L | | 4 | | | | ERd32/ERs32 → ERd32 | _ | _ | \$ | 1 | 0 |
| XOR | XOR.B #xx:8, Rd | В | 2 | | | | | Rd8⊕#xx:8 → Rd8 | _ | _ | \$ | 1 | 0 |
| | XOR.B Rs, Rd | В | | 2 | | | | Rd8⊕Rs8 → Rd8 | _ | _ | 1 | 1 | 0 |
| | XOR.W #xx:16, Rd | W | 4 | | | | | Rd16⊕#xx:16 → Rd16 | _ | _ | 1 | 1 | 0 |
| | XOR.W Rs, Rd | W | | 2 | | | | Rd16⊕Rs16 → Rd16 | _ | _ | 1 | 1 | 0 |
| | XOR.L #xx:32, ERd | L | 6 | | | | | ERd32⊕#xx:32 → ERd32 | _ | _ | 1 | 1 | 0 |
| | XOR.L ERs, ERd | L | | 4 | | | | ERd32⊕ERs32 → ERd32 | _ | _ | 1 | 1 | 0 |
| NOT | NOT.B Rd | В | | 2 | | | | ¬ Rd8 → Rd8 | _ | _ | 1 | 1 | 0 |
| | NOT.W Rd | W | | 2 | | | | ¬ Rd16 → Rd16 | _ | _ | 1 | 1 | 0 |
| | NOT.L ERd | L | | 2 | | | | ¬ Rd32 → Rd32 | | _ | 1 | 1 | 0 |

Rev.5.00 Nov. 02, 2005 Page 362 of 418 REJ09B0028-0500



| SHAR | SHAR.B Rd | В | 2 | | | | | +C | _ | _ | 1 | 1 | 0 |
|-------|-------------|---|---|--|--|--|--|----------------------|---|---|----------|----------|---|
| | SHAR.W Rd | W | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | SHAR.L ERd | Г | 2 | | | | | MSB LSB | _ | _ | 1 | 1 | 0 |
| SHLL | SHLL.B Rd | В | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | SHLL.W Rd | W | 2 | | | | | -0 | _ | _ | 1 | 1 | 0 |
| | SHLL.L ERd | L | 2 | | | | | MSB LSB | _ | _ | 1 | 1 | 0 |
| SHLR | SHLR.B Rd | В | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | SHLR.W Rd | W | 2 | | | | | 0- | _ | _ | 1 | 1 | 0 |
| | SHLR.L ERd | L | 2 | | | | | MSB LSB | _ | _ | 1 | 1 | 0 |
| ROTXL | ROTXL.B Rd | В | 2 | | | | | C | _ | _ | 1 | 1 | 0 |
| | ROTXL.W Rd | W | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | ROTXL.L ERd | L | 2 | | | | | MSB ← LSB | _ | _ | 1 | 1 | 0 |
| ROTXR | ROTXR.B Rd | В | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | ROTXR.W Rd | W | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | ROTXR.L ERd | L | 2 | | | | | MSB → LSB | _ | _ | 1 | 1 | 0 |
| ROTL | ROTL.B Rd | В | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | ROTL.W Rd | W | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | ROTL.L ERd | L | 2 | | | | | MSB ← LSB | _ | _ | 1 | 1 | 0 |
| ROTR | ROTR.B Rd | В | 2 | | | | | | _ | _ | 1 | 1 | 0 |
| | ROTR.W Rd | W | 2 | | | | | C | _ | _ | 1 | 1 | 0 |
| | ROTR.L ERd | L | 2 | | | | | MSB ──► LSB | _ | _ | 1 | 1 | 0 |

| | BSET Rn, Rd | В | 2 | | | | | (Rn8 of Rd8) ← 1 | _ | _ | _ | _ | _ | • |
|------|-------------------|---|---|---|--|---|--|--|---|---|---|---|---|---|
| | BSET Rn, @ERd | В | | 4 | | | | (Rn8 of @ERd) ← 1 | _ | _ | _ | _ | _ | |
| | BSET Rn, @aa:8 | В | | | | 4 | | (Rn8 of @aa:8) ← 1 | _ | _ | _ | _ | _ | |
| BCLR | BCLR #xx:3, Rd | В | 2 | | | | | (#xx:3 of Rd8) ← 0 | _ | _ | _ | _ | _ | |
| | BCLR #xx:3, @ERd | В | | 4 | | | | (#xx:3 of @ERd) ← 0 | _ | _ | _ | _ | _ | |
| | BCLR #xx:3, @aa:8 | В | | | | 4 | | (#xx:3 of @aa:8) ← 0 | _ | _ | _ | _ | _ | |
| | BCLR Rn, Rd | В | 2 | | | | | (Rn8 of Rd8) ← 0 | _ | _ | _ | _ | _ | |
| | BCLR Rn, @ERd | В | | 4 | | | | (Rn8 of @ERd) ← 0 | _ | _ | _ | _ | _ | |
| | BCLR Rn, @aa:8 | В | | | | 4 | | (Rn8 of @aa:8) ← 0 | _ | _ | _ | _ | _ | |
| BNOT | BNOT #xx:3, Rd | В | 2 | | | | | (#xx:3 of Rd8) ← | _ | _ | _ | _ | _ | |
| | | | | | | | | ¬ (#xx:3 of Rd8) | | | | | | |
| | BNOT #xx:3, @ERd | В | | 4 | | | | (#xx:3 of @ERd) ← | _ | _ | _ | _ | - | |
| | | | | | | | | ¬ (#xx:3 of @ERd) | | | | | | |
| | BNOT #xx:3, @aa:8 | В | | | | 4 | | (#xx:3 of @aa:8) ← | _ | _ | _ | _ | - | |
| | | | | | | | | ¬ (#xx:3 of @aa:8) | | | | | | |
| | BNOT Rn, Rd | В | 2 | | | | | (Rn8 of Rd8) ← | _ | _ | _ | _ | - | |
| | | | | | | | | ¬ (Rn8 of Rd8) | | | | | | |
| | BNOT Rn, @ERd | В | | 4 | | | | (Rn8 of @ERd) ← | _ | _ | _ | _ | _ | |
| | | | | | | | | ¬ (Rn8 of @ERd) | | | | | | |
| | BNOT Rn, @aa:8 | В | | | | 4 | | (Rn8 of @aa:8) ← | _ | _ | _ | _ | _ | |
| | | | | | | | | ¬ (Rn8 of @aa:8) | | | | | | |
| BTST | BTST #xx:3, Rd | В | 2 | | | | | ¬ (#xx:3 of Rd8) \rightarrow Z | _ | _ | _ | 1 | _ | |
| | BTST #xx:3, @ERd | В | | 4 | | | | \neg (#xx:3 of @ERd) \rightarrow Z | _ | _ | _ | 1 | _ | |
| | BTST #xx:3, @aa:8 | В | | | | 4 | | ¬ (#xx:3 of @aa:8) → Z | _ | _ | _ | 1 | _ | |
| | BTST Rn, Rd | В | 2 | | | | | ¬ (Rn8 of @Rd8) \rightarrow Z | _ | _ | _ | 1 | _ | |
| | BTST Rn, @ERd | В | | 4 | | | | ¬ (Rn8 of @ERd) \rightarrow Z | - | _ | _ | 1 | _ | |
| | BTST Rn, @aa:8 | В | | | | 4 | | ¬ (Rn8 of @aa:8) → Z | _ | _ | _ | 1 | _ | |

Rev.5.00 Nov. 02, 2005 Page 364 of 418

BLD #xx:3, Rd

REJ09B0028-0500

В



| DO 1 | DOT #XX.0, 110 | | _ | | | | | O 7 (11XX.O OI 11GO) | | | | | |
|-------|--------------------|---|---|---|--|---|--|---|---|------------|---|----------|----------|
| | BST #xx:3, @ERd | В | | 4 | | | | $C \rightarrow (\#xx:3 \text{ of } @ERd24)$ | _ | <u> — </u> | | _ | <u> </u> |
| | BST #xx:3, @aa:8 | В | | | | 4 | | C → (#xx:3 of @aa:8) | _ | _ | | - | - |
| BIST | BIST #xx:3, Rd | В | 2 | | | | | $\neg C \rightarrow (\#xx:3 \text{ of Rd8})$ | | _ | | | |
| | BIST #xx:3, @ERd | В | | 4 | | | | \neg C \rightarrow (#xx:3 of @ERd24) | | _ | | | |
| | BIST #xx:3, @aa:8 | В | | | | 4 | | ¬ C → (#xx:3 of @aa:8) | | _ | _ | _ | _ |
| BAND | BAND #xx:3, Rd | В | 2 | | | | | $C \land (\#xx:3 \text{ of Rd8}) \rightarrow C$ | _ | _ | _ | _ | _ |
| | BAND #xx:3, @ERd | В | | 4 | | | | $C \land (\#xx:3 \text{ of } @ ERd24) \rightarrow C$ | | _ | _ | _ | _ |
| | BAND #xx:3, @aa:8 | В | | | | 4 | | C∧(#xx:3 of @aa:8) → C | _ | _ | | _ | _ |
| BIAND | BIAND #xx:3, Rd | В | 2 | | | | | $C \land \neg \text{ (#xx:3 of Rd8)} \rightarrow C$ | _ | _ | | _ | _ |
| | BIAND #xx:3, @ERd | В | | 4 | | | | $C \land \neg \text{ (#xx:3 of @ERd24)} \rightarrow C$ | _ | _ | _ | <u> </u> | _ |
| | BIAND #xx:3, @aa:8 | В | | | | 4 | | $C \land \neg (\#xx:3 \text{ of } @aa:8) \rightarrow C$ | _ | _ | _ | <u> </u> | _ |
| BOR | BOR #xx:3, Rd | В | 2 | | | | | $C\lor(\#xx:3 \text{ of Rd8}) \to C$ | _ | _ | | _ | _ |
| | BOR #xx:3, @ERd | В | | 4 | | | | $C\lor(\#xx:3 \text{ of } @ ERd24) \rightarrow C$ | _ | <u> </u> | _ | <u> </u> | _ |
| | BOR #xx:3, @aa:8 | В | | | | 4 | | C∨(#xx:3 of @aa:8) → C | _ | _ | _ | <u> </u> | _ |
| BIOR | BIOR #xx:3, Rd | В | 2 | | | | | $C \lor \neg \text{ (#xx:3 of Rd8)} \to C$ | _ | _ | - | <u> </u> | _ |
| | BIOR #xx:3, @ERd | В | | 4 | | | | $C \lor \neg (\#xx:3 \text{ of } @ ERd24) \to C$ | _ | _ | - | <u> </u> | _ |
| | BIOR #xx:3, @aa:8 | В | | | | 4 | | C∨¬ (#xx:3 of @aa:8) → C | _ | _ | - | <u> </u> | _ |
| BXOR | BXOR #xx:3, Rd | В | 2 | | | | | $C⊕(\#xx:3 \text{ of Rd8}) \rightarrow C$ | _ | - | - | <u> </u> | <u> </u> |
| | BXOR #xx:3, @ERd | В | | 4 | | | | $C \oplus (\#xx:3 \text{ of } @ ERd24) \rightarrow C$ | _ | - | - | <u> </u> | _ |
| | BXOR #xx:3, @aa:8 | В | | | | 4 | | C⊕(#xx:3 of @aa:8) → C | _ | <u> </u> | _ | <u> </u> | _ |
| BIXOR | BIXOR #xx:3, Rd | В | 2 | | | | | C⊕ ¬ (#xx:3 of Rd8) → C | _ | _ | _ | <u> </u> | _ |
| 1 | BIXOR #xx:3, @ERd | В | | 4 | | | | C⊕¬ (#xx:3 of @ERd24) → C | _ | _ | _ | _ | <u> </u> |

BIXOR #xx:3, @aa:8 B

RENESAS

C⊕¬ (#xx:3 of @aa:8) → C

Rev.5.00 Nov. 02, 2005 Pag

| BRN 0:16 (BF 0:16) | | | | 4 | | | _ | _ | _ | _ | _ |
|---------------------|---|--|--|---|--|--------------|---|---|---|---|---|
| BHI d:8 | | | | 2 | | C∨ Z = 0 | _ | — | _ | - | - |
| BHI d:16 | - | | | 4 | | | _ | _ | _ | _ | - |
| BLS d:8 | | | | 2 | | C∨ Z = 1 | _ | _ | _ | _ | - |
| BLS d:16 | - | | | 4 | | | _ | _ | _ | _ | - |
| BCC d:8 (BHS d:8) | - | | | 2 | | C = 0 | _ | _ | _ | _ | - |
| BCC d:16 (BHS d:16) | | | | 4 | | | _ | _ | _ | _ | - |
| BCS d:8 (BLO d:8) | | | | 2 | | C = 1 | _ | _ | _ | _ | - |
| BCS d:16 (BLO d:16) | | | | 4 | | | _ | _ | _ | _ | - |
| BNE d:8 | | | | 2 | | Z = 0 | _ | _ | _ | _ | - |
| BNE d:16 | | | | 4 | | | _ | _ | _ | _ | - |
| BEQ d:8 | - | | | 2 | | Z = 1 | _ | _ | _ | _ | _ |
| BEQ d:16 | _ | | | 4 | | | _ | _ | _ | _ | _ |
| BVC d:8 | | | | 2 | | V = 0 | _ | _ | _ | _ | - |
| BVC d:16 | | | | 4 | | | _ | _ | _ | _ | _ |
| BVS d:8 | | | | 2 | | V = 1 | _ | _ | _ | _ | _ |
| BVS d:16 | _ | | | 4 | | | _ | _ | _ | _ | _ |
| BPL d:8 | - | | | 2 | | N = 0 | _ | _ | _ | _ | - |
| BPL d:16 | | | | 4 | | | _ | _ | _ | _ | - |
| BMI d:8 | | | | 2 | | N = 1 | _ | _ | _ | _ | - |
| BMI d:16 | | | | 4 | | | _ | _ | _ | _ | - |
| BGE d:8 | | | | 2 | | N⊕V = 0 | _ | _ | _ | _ | - |
| BGE d:16 | | | | 4 | | | _ | _ | _ | _ | - |
| BLT d:8 | - | | | 2 | | N⊕V = 1 | _ | _ | _ | _ | _ |
| BLT d:16 | | | | 4 | | | _ | _ | _ | _ | - |
| BGT d:8 | | | | 2 | | Z∨ (N⊕V) = 0 | _ | _ | _ | _ | - |
| BGT d:16 | | | | 4 | | | _ | _ | _ | _ | - |
| BLE d:8 | _ | | | 2 | | Z∨ (N⊕V) = 1 | _ | _ | _ | _ | - |
| BLE d:16 | | | | 4 | | | _ | _ | _ | _ | _ |

Rev.5.00 Nov. 02, 2005 Page 366 of 418 REJ09B0028-0500



| | 5011 4110 | | | | | | | | PC ← PC+d:16 | | | | | |
|-----|------------|---|--|---|--|---|---|---|-------------------------|---|---|---|---|---|
| JSR | JSR @ERn | _ | | 2 | | | | | PC → @-SP PC ← ERn | _ | _ | _ | _ | _ |
| | JSR @aa:24 | _ | | | | 4 | | | PC → @-SP PC ← aa:24 | _ | | _ | _ | _ |
| | JSR @@aa:8 | _ | | | | | 2 | | PC → @-SP PC ← @aa:8 | _ | _ | | | _ |
| RTS | RTS | _ | | | | | | 2 | PC ← @SP+ | _ | _ | _ | _ | _ |

| RTE | RIE | _ | | | | | | | | | CCR ← @SP+ | 1 | 1 | 1 | 1 | 1 |
|-------|-----------------------|---|---|---|---|----|---|---|--|---|----------------------|---------|----------|----------|----------|---|
| | | | | | | | | | | | PC ← @SP+ | \perp | | <u> </u> | \vdash | Ш |
| SLEEP | SLEEP | - | | | | | | | | | Transition to power- | - | _ | - | - | - |
| | | | | | | | | | | | down state | | | | \perp | |
| LDC | LDC #xx:8, CCR | В | 2 | | | | | | | | #xx:8 → CCR | 1 | 1 | 1 | 1 | 1 |
| | LDC Rs, CCR | В | | 2 | | | | | | | Rs8 → CCR | 1 | 1 | 1 | 1 | 1 |
| | LDC @ERs, CCR | W | | | 4 | | | | | | @ERs → CCR | 1 | 1 | 1 | 1 | 1 |
| | LDC @(d:16, ERs), CCR | W | | | | 6 | | | | | @(d:16, ERs) → CCR | 1 | 1 | 1 | 1 | 1 |
| | LDC @(d:24, ERs), CCR | W | | | | 10 | | | | | @(d:24, ERs) → CCR | 1 | \$ | 1 | 1 | 1 |
| | LDC @ERs+, CCR | W | | | | | 4 | | | | @ERs → CCR | _ | _ | _ | _ | _ |
| | | | | | | | | | | | ERs32+2 → ERs32 | 1 | 1 | 1 | 1 | 1 |
| | LDC @aa:16, CCR | W | | | | | | 6 | | | @aa:16 → CCR | 1 | 1 | 1 | 1 | 1 |
| | LDC @aa:24, CCR | W | | | | | | 8 | | | @aa:24 → CCR | 1 | 1 | 1 | 1 | 1 |
| STC | STC CCR, Rd | В | | 2 | | | | | | | CCR → Rd8 | _ | _ | _ | _ | |
| | STC CCR, @ERd | W | | | 4 | | | | | | CCR → @ERd | _ | _ | _ | _ | - |
| | STC CCR, @(d:16, ERd) | W | | | | 6 | | | | | CCR → @(d:16, ERd) | _ | _ | _ | _ | - |
| | STC CCR, @(d:24, ERd) | W | | | | 10 | | | | | CCR → @(d:24, ERd) | _ | _ | _ | _ | - |
| | STC CCR, @-ERd | W | | | | | 4 | | | | ERd32–2 → ERd32 | - | _ | <u> </u> | _ | |
| | | | | | | | | | | | CCR → @ERd | | | | | |
| | STC CCR, @aa:16 | W | | | | | | 6 | | | CCR → @aa:16 | - | _ | _ | <u> </u> | - |
| | STC CCR, @aa:24 | W | | | | | | 8 | | | CCR → @aa:24 | - | _ | <u> </u> | <u> </u> | - |
| ANDC | ANDC #xx:8, CCR | В | 2 | | | | | | | | CCR∧#xx:8 → CCR | 1 | 1 | 1 | 1 | 1 |
| ORC | ORC #xx:8, CCR | В | 2 | | | | | | | | CCR∨#xx:8 → CCR | 1 | 1 | 1 | 1 | 1 |
| XORC | XORC #xx:8, CCR | В | 2 | | | | | | | | CCR⊕#xx:8 → CCR | 1 | 1 | 1 | 1 | 1 |
| | NOP | | | | | | | | | 2 | PC ← PC+2 | Ė | <u> </u> | Ė | Ė | |

Rev.5.00 Nov. 02, 2005 Page 368 of 418 REJ09B0028-0500



| | | | | | | | $ \begin{array}{ccc} & R4L-1 \rightarrow R4L \\ until & R4L=0 \\ else \ next & \end{array} $ | | | | | |
|-----------|---|--|--|--|--|---|--|---|---|---|---|--|
| EEPMOV. W | _ | | | | | 4 | $\begin{array}{l} \text{if R4} \neq 0 \text{ then} \\ \text{repeat} @R5 \rightarrow @R6 \\ R5+1 \rightarrow R5 \\ R6+1 \rightarrow R6 \\ R4-1 \rightarrow R4 \\ \text{until} R4=0 \\ \text{else next} \end{array}$ | _ | _ | _ | _ | |

- Notes: 1. The number of states in cases where the instruction code and its operands a in on-chip memory is shown here. For other cases see appendix A.3, Numbe Execution States.
 - 2. n is the value set in register R4L or R4.
 - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - (4) Set to 1 when the adjustment produces a carry; otherwise retains its prev (5) The number of states required for execution of an instruction that transfer

(3) Retains its previous value when the result is zero; otherwise cleared to 0.

- synchronization with the E clock is variable.
- (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
- (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
- (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

| Instruct | Instruction code: | | byte | 1 | j. | _ | — Inst | truction | when n | nost sig | nifican | - Instruction when most significant bit of BH i | ЗН і |
|----------|-------------------|---|------------------|------------------|------|-------|---------|------------------|------------------|------------------|--------------------------------|---|------|
| | | AH | 1 AL | рн | BL | |]← Inst | truction | when n | nost sig | nifican | Instruction when most significant bit of BH i | ЗН і |
| AH AL | 0 | - | 2 | ю | 4 | .C | 9 | 7 | 80 | 6 | ∢ | В | O |
| 0 | NOP | Table A-2 (2) | STC | TDC | ORC | XORC | ANDC | LDC | ADD | | Table A-2 (2) | Table A-2 (2) | |
| - | Table A-2 (2) | Table A-2 Table A-2 Table A-2 Table A-2 (2) (2) (2) | Table A-2 (2) | Table A-2 (2) | OR.B | XOR.B | AND.B | Table A-2 (2) | SUB | | Table A-2 (2) | Table A-2 (2) | |
| 2 | | | | | | | | | | | | | |
| 8 | | | | | | | | MOV. | | | | | |
| 4 | BRA | BRN | BHI | BLS | BCC | BCS | BNE | BEQ | BVC | BVS | BPL | BMI | BGE |
| 5 | MULXU | DIVXU | MULXU | DIVXU | RTS | BSR | RTE | TRAPA | Table A-2 (2) | | JMP | | BSF |
| 9 | i C | i i | i i | i | OR | XOR | AND | BST | | | | MOV | > |
| 7 | BSE | - ON | BCLK | <u>s</u> | BOR | BXOR | BAND | BLD | MOV | Table A-2 (2) | Table A-2 Table A-2 EEPMOV (2) | EEPMOV | |
| 80 | | | | | | | | ADD | | | | | |
| 6 | | | | | | | | ADDX | | | | | |
| ٧ | | | | | | | | CMP | | | | | |
| В | | | | | | | | SUBX | | | | | |
| O | | | | | | | | OR | | | | | |
| D | | | | | | | | XOR | | | | | |
| Ш | | | | | | | | AND | | ļ | | | |

Rev.5.00 Nov. 02, 2005 Page 370 of 418



| В | | | | | SHA | SHA | ROT | ROT | NEO | | | | BMI | |
|-------------|---------|-----|------|-----|-----------|------|-------|-------|------|-----|------|-----|-----|-----|
| A | | | | | | | | | | | | | ПВР | |
| 6 | | | ADDS | | SHAL | SHAR | ROTL | ROTR | NEG | | SUB | | BVS | |
| 80 | SLEEP | | AD | | <u></u> р | 4S | В | BC | Z | | าร | | BVC | |
| 7 | | | INC | | | | | | EXTU | | OEC | | рэв | |
| 9 | | | | | | | | | | | | | BNE | AND |
| 2 | | | INC | | | | | | EXTU | | DEC | | BCS | XOR |
| 4 | LDC/STC | | | | | | | | | | | | всс | OR |
| 3 | | | | | SHLL | SHLR | ROTXL | ROTXR | NOT | | | | BLS | SUB |
| 2 | | | | | | | | | | | | | BHI | CMP |
| 1 | | | | | SHLL | SHLR | ROTXL | ROTXR | NOT | | | | BRN | ADD |
| 0 | MOV | INC | ADDS | DAA | ₩ ₩ | SH | RO. | ROI | N | DEC | SUBS | DAS | BRA | MOV |
| BH AH AL | 10 | 0A | 0B | 0F | 10 | 11 | 12 | 13 | 17 | 1A | 18 | 1F | 58 | 79 |


Rev.5.00 Nov. 02, 2005 Pag

REJ09

RENESAS

1st byte 2nd byte AH AL BH BL

Instruction code:



Rev.5.00 Nov. 02, 2005 Page 372 of 418



BSET #0, @FF00

From table A.4:

$$I = L = 2$$
, $J = K = M = N = 0$

From table A.3:

$$S_{I} = 2$$
, $S_{L} = 2$

Number of states required for execution = $2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip RO on-chip RAM is used for stack area.

From table A.4:

$$I = 2$$
, $J = K = 1$, $L = M = N = 0$

From table A.3:

$$S_{_{\rm I}}=S_{_{\rm J}}=S_{_{\rm K}}=2$$

Number of states required for execution = $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Note: * Depends on which on-chip peripheral module is accessed. See section 20.1, F Addresses (Address Order).

Rev.5.00 Nov. 02, 2005 Page 374 of 418



| | AND.B Rs, Rd | 1 | |
|------|-------------------|---|--|
| | AND.W #xx:16, Rd | 2 | |
| | AND.W Rs, Rd | 1 | |
| | AND.L #xx:32, ERd | 3 | |
| | AND.L ERs, ERd | 2 | |
| ANDC | ANDC #xx:8, CCR | 1 | |
| BAND | BAND #xx:3, Rd | 1 | |
| | BAND #xx:3, @ERd | 2 | |
| | BAND #xx:3, @aa:8 | 2 | |
| Всс | BRA d:8 (BT d:8) | 2 | |
| | BRN d:8 (BF d:8) | 2 | |
| | BHI d:8 | 2 | |
| | BLS d:8 | 2 | |
| | BCC d:8 (BHS d:8) | 2 | |
| | BCS d:8 (BLO d:8) | 2 | |
| | BNE d:8 | 2 | |
| | BEQ d:8 | 2 | |
| | BVC d:8 | 2 | |
| | BVS d:8 | 2 | |
| | BPL d:8 | 2 | |
| | BMI d:8 | 2 | |
| | BGE d:8 | 2 | |

1

1

1

1

ADDS

ADDX

AND

ADDS #1/2/4, ERd

ADDX #xx:8, Rd ADDX Rs, Rd

AND.B #xx:8, Rd



Rev.5.00 Nov. 02, 2005 Pag

REJ09

| | BCC d:16(BHS d:16) | 2 | | |
|-------|--------------------|---|---|--|
| | BCS d:16(BLO d:16) | 2 | | |
| | BNE d:16 | 2 | | |
| | BEQ d:16 | 2 | | |
| | BVC d:16 | 2 | | |
| | BVS d:16 | 2 | | |
| | BPL d:16 | 2 | | |
| | BMI d:16 | 2 | | |
| | BGE d:16 | 2 | | |
| | BLT d:16 | 2 | | |
| | BGT d:16 | 2 | | |
| | BLE d:16 | 2 | | |
| BCLR | BCLR #xx:3, Rd | 1 | | |
| | BCLR #xx:3, @ERd | 2 | 2 | |
| | BCLR #xx:3, @aa:8 | 2 | 2 | |
| | BCLR Rn, Rd | 1 | | |
| | BCLR Rn, @ERd | 2 | 2 | |
| | BCLR Rn, @aa:8 | 2 | 2 | |
| BIAND | BIAND #xx:3, Rd | 1 | | |
| | BIAND #xx:3, @ERd | 2 | 1 | |
| | BIAND #xx:3, @aa:8 | 2 | 1 | |
| BILD | BILD #xx:3, Rd | 1 | | |
| | | | | |

Rev.5.00 Nov. 02, 2005 Page 376 of 418 REJ09B0028-0500

BILD #xx:3, @ERd

BILD #xx:3, @aa:8



2

| | BIXOR #xx:3, @aa:8 | 2 | | 1 | |
|------|--------------------|---|---|---|--|
| BLD | BLD #xx:3, Rd | 1 | | | |
| | BLD #xx:3, @ERd | 2 | | 1 | |
| | BLD #xx:3, @aa:8 | 2 | | 1 | |
| BNOT | BNOT #xx:3, Rd | 1 | | | |
| | BNOT #xx:3, @ERd | 2 | | 2 | |
| | BNOT #xx:3, @aa:8 | 2 | | 2 | |
| | BNOT Rn, Rd | 1 | | | |
| | BNOT Rn, @ERd | 2 | | 2 | |
| | BNOT Rn, @aa:8 | 2 | | 2 | |
| BOR | BOR #xx:3, Rd | 1 | | | |
| | BOR #xx:3, @ERd | 2 | | 1 | |
| | BOR #xx:3, @aa:8 | 2 | | 1 | |
| BSET | BSET #xx:3, Rd | 1 | | | |
| | BSET #xx:3, @ERd | 2 | | 2 | |
| | BSET #xx:3, @aa:8 | 2 | | 2 | |
| | BSET Rn, Rd | 1 | | | |
| | BSET Rn, @ERd | 2 | | 2 | |
| | BSET Rn, @aa:8 | 2 | | 2 | |
| BSR | BSR d:8 | 2 | 1 | | |
| | BSR d:16 | 2 | 1 | | |
| BST | BST #xx:3, Rd | 1 | | | |

2

BST #xx:3, @ERd

BST #xx:3, @aa:8

REJ09

2

| | BXOR #xx:3, @ERd | 2 | 1 |
|--------|-------------------|---|--------------------|
| | BXOR #xx:3, @aa:8 | 2 | 1 |
| CMP | CMP.B #xx:8, Rd | 1 | |
| | CMP.B Rs, Rd | 1 | |
| | CMP.W #xx:16, Rd | 2 | |
| | CMP.W Rs, Rd | 1 | |
| | CMP.L #xx:32, ERd | 3 | |
| | CMP.L ERs, ERd | 1 | |
| DAA | DAA Rd | 1 | |
| DAS | DAS Rd | 1 | |
| DEC | DEC.B Rd | 1 | |
| | DEC.W #1/2, Rd | 1 | |
| | DEC.L #1/2, ERd | 1 | |
| DUVXS | DIVXS.B Rs, Rd | 2 | |
| | DIVXS.W Rs, ERd | 2 | |
| DIVXU | DIVXU.B Rs, Rd | 1 | |
| | DIVXU.W Rs, ERd | 1 | |
| EEPMOV | EEPMOV.B | 2 | 2n+2* ¹ |
| | EEPMOV.W | 2 | 2n+2* ¹ |
| EXTS | EXTS.W Rd | 1 | |
| | EXTS.L ERd | 1 | |
| EXTU | EXTU.W Rd | 1 | |
| | EXTU.L ERd | 1 | |

Rev.5.00 Nov. 02, 2005 Page 378 of 418

REJ09B0028-0500

RENESAS

| | JSR @aa:24 | 2 | | 1 | | | |
|-----|------------------------|---|---|---|---|---|--|
| | JSR @@aa:8 | 2 | 1 | 1 | | | |
| LDC | LDC #xx:8, CCR | 1 | | | | | |
| | LDC Rs, CCR | 1 | | | | | |
| | LDC@ERs, CCR | 2 | | | | 1 | |
| | LDC@(d:16, ERs), CCR | 3 | | | | 1 | |
| | LDC@(d:24,ERs), CCR | 5 | | | | 1 | |
| | LDC@ERs+, CCR | 2 | | | | 1 | |
| | LDC@aa:16, CCR | 3 | | | | 1 | |
| | LDC@aa:24, CCR | 4 | | | | 1 | |
| MOV | MOV.B #xx:8, Rd | 1 | | | | | |
| | MOV.B Rs, Rd | 1 | | | | | |
| | MOV.B @ERs, Rd | 1 | | | 1 | | |
| | MOV.B @(d:16, ERs), Rd | 2 | | | 1 | | |
| | MOV.B @(d:24, ERs), Rd | 4 | | | 1 | | |
| | MOV.B @ERs+, Rd | 1 | | | 1 | | |
| | MOV.B @aa:8, Rd | 1 | | | 1 | | |
| | MOV.B @aa:16, Rd | 2 | | | 1 | | |
| | MOV.B @aa:24, Rd | 3 | | | 1 | | |
| | MOV.B Rs, @Erd | 1 | | | 1 | | |
| | MOV.B Rs, @(d:16, ERd) | 2 | | | 1 | | |
| | MOV.B Rs, @(d:24, ERd) | 4 | | | 1 | | |
| | MOV.B Rs, @-ERd | 1 | | | 1 | | |

1

MOV.B Rs, @aa:8

REJ09

| | WOV.W GENOT, NO | · | | , |
|--------|------------------------|---|---|---|
| | MOV.W @aa:16, Rd | 2 | | 1 |
| | MOV.W @aa:24, Rd | 3 | | 1 |
| | MOV.W Rs, @ERd | 1 | | 1 |
| | MOV.W Rs, @(d:16,ERd) | 2 | | 1 |
| | MOV.W Rs, @(d:24,ERd) | 4 | | 1 |
| MOV | MOV.W Rs, @-ERd | 1 | | 1 |
| | MOV.W Rs, @aa:16 | 2 | | 1 |
| | MOV.W Rs, @aa:24 | 3 | | 1 |
| | MOV.L #xx:32, ERd | 3 | | |
| | MOV.L ERs, ERd | 1 | | |
| | MOV.L @ERs, ERd | 2 | | 2 |
| | MOV.L @(d:16,ERs), ERd | 3 | | 2 |
| | MOV.L @(d:24,ERs), ERd | 5 | | 2 |
| | MOV.L @ERs+, ERd | 2 | | 2 |
| | MOV.L @aa:16, ERd | 3 | | 2 |
| | MOV.L @aa:24, ERd | 4 | | 2 |
| | MOV.L ERs,@ERd | 2 | | 2 |
| | MOV.L ERs, @(d:16,ERd) | 3 | | 2 |
| | MOV.L ERs, @(d:24,ERd) | 5 | | 2 |
| | MOV.L ERs, @-ERd | 2 | | 2 |
| | MOV.L ERs, @aa:16 | 3 | | 2 |
| | MOV.L ERs, @aa:24 | 4 | | 2 |
| MOVFPE | MOVFPE @aa:16, Rd*2 | 2 | 1 | |
| MOVTPE | MOVTPE Rs,@aa:16*2 | 2 | 1 | |
| | | | | |

Rev.5.00 Nov. 02, 2005 Page 380 of 418

REJ09B0028-0500

RENESAS

| | NOT.L ERd | 1 | |
|-------|------------------|---|--|
| OR | OR.B #xx:8, Rd | 1 | |
| | OR.B Rs, Rd | 1 | |
| | OR.W #xx:16, Rd | 2 | |
| | OR.W Rs, Rd | 1 | |
| | OR.L #xx:32, ERd | 3 | |
| | OR.L ERs, ERd | 2 | |
| ORC | ORC #xx:8, CCR | 1 | |
| POP | POP.W Rn | 1 | |
| | POP.L ERn | 2 | |
| PUSH | PUSH.W Rn | 1 | |
| | PUSH.L ERn | 2 | |
| ROTL | ROTL.B Rd | 1 | |
| | ROTL.W Rd | 1 | |
| | ROTL.L ERd | 1 | |
| ROTR | ROTR.B Rd | 1 | |
| | ROTR.W Rd | 1 | |
| | ROTR.L ERd | 1 | |
| ROTXL | ROTXL.B Rd | 1 | |

1

1

1

1

NOP

NOT

NOP

NOT.W Rd

ROTXL.W Rd

ROTXL.L ERd

Rev.5.00 Nov. 02, 2005 Pag

REJ09

| | SHAL.L ERd | 1 | |
|-------|----------------------|---|---|
| SHAR | SHAR.B Rd | 1 | |
| | SHAR.W Rd | 1 | |
| | SHAR.L ERd | 1 | |
| SHLL | SHLL.B Rd | 1 | |
| | SHLL.W Rd | 1 | |
| | SHLL.L ERd | 1 | |
| SHLR | SHLR.B Rd | 1 | |
| | SHLR.W Rd | 1 | |
| | SHLR.L ERd | 1 | |
| SLEEP | SLEEP | 1 | |
| STC | STC CCR, Rd | 1 | |
| | STC CCR, @ERd | 2 | 1 |
| | STC CCR, @(d:16,ERd) | 3 | 1 |
| | STC CCR, @(d:24,ERd) | 5 | 1 |
| | STC CCR,@-ERd | 2 | 1 |
| | STC CCR, @aa:16 | 3 | 1 |
| | STC CCR, @aa:24 | 4 | 1 |
| SUB | SUB.B Rs, Rd | 1 | |
| | SUB.W #xx:16, Rd | 2 | |
| | SUB.W Rs, Rd | 1 | |
| | SUB.L #xx:32, ERd | 3 | |
| | SUB.L ERs, ERd | 1 | |

Rev.5.00 Nov. 02, 2005 Page 382 of 418 REJ09B0028-0500

SUBS #1/2/4, ERd

SUBS



| | XOR.L #xx:32, ERd | 3 | |
|--------|--|---|--|
| | XOR.L ERs, ERd | 2 | |
| XORC | XORC #xx:8, CCR | 1 | |
| Notes: | n: Specified value times respectively. | | source and destination operands are accessed |

2. It can not be used in this LSI.



| | MOVEPE, | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
|-----------------------------|---------------------|-----|-----|---|---|---|---|---|---|---|---|---|---|----|
| | MOVTPE | | | | | | | | | | | | | |
| Arithmetic | ADD, CMP | BWL | BWL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| operations | SUB | WL | BWL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | ADDX, SUBX | В | В | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | ADDS, SUBS | _ | L | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | INC, DEC | _ | BWL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | DAA, DAS | _ | В | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | MULXU, | _ | BW | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | MULXS, | | | | | | | | | | | | | |
| | DIVXU, | | | | | | | | | | | | | |
| | DIVXS | | | | | | | | | | | | | |
| | NEG | _ | BWL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | EXTU, EXTS | _ | WL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| Logical | AND, OR, XOR | _ | BWL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| operations | NOT | _ | BWL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| Shift operation | Shift operations | | BWL | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| Bit manipula | tions | _ | В | В | _ | _ | _ | В | _ | _ | _ | _ | _ | _ |
| Branching | BCC, BSR | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| instructions | JMP, JSR | _ | _ | 0 | _ | _ | _ | _ | _ | _ | 0 | 0 | _ | _ |
| | RTS | _ | _ | _ | _ | _ | _ | _ | _ | 0 | _ | _ | 0 | _ |
| System control instructions | TRAPA | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | C |
| | RTE | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | C |
| | SLEEP | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | lС |
| | LDC | В | В | W | W | W | W | _ | W | W | _ | _ | _ | C |
| | STC | _ | В | W | W | W | W | _ | W | W | _ | _ | _ | _ |
| | ANDC, ORC, | В | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| | XORC | | | | | | | | | | | | | |
| | NOP | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | C |
| Block data tr | ansfer instructions | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | в۷ |

Rev.5.00 Nov. 02, 2005 Page 384 of 418






Figure B.1 Port 1 Block Diagram (P17)




Figure B.2 Port 1 Block Diagram (P16 to P14)




Figure B.3 Port 1 Block Diagram (P12, P11)




Figure B.4 Port 1 Block Diagram (P10)




Figure B.5 Port 2 Block Diagram (P22)




Figure B.6 Port 2 Block Diagram (P21)




Figure B.7 Port 2 Block Diagram (P20)

Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure B.8 Port 5 Block Diagram (P57, P56)*

Note: * This diagram is applied to the SCL and SDA pins in the H8/3694N.

Rev.5.00 Nov. 02, 2005 Page 392 of 418 REJ09B0028-0500






Figure B.9 Port 5 Block Diagram (P55)




Figure B.10 Port 5 Block Diagram (P54 to P50)




Figure B.11 Port 7 Block Diagram (P76)

Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure B.12 Port 7 Block Diagram (P75)




Figure B.13 Port 7 Block Diagram (P74)




Figure B.14 Port 8 Block Diagram (P87 to P85)




Figure B.15 Port 8 Block Diagram (P84 to P81)




Figure B.16 Port 8 Block Diagram (P80)






Figure B.17 Port B Block Diagram (PB7 to PB0)

B.2 Port States in Each Operating State

| Port | Reset | Sleep | Subsleep | Standby | Subactive | Ac |
|---------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----------|
| P17 to P14, P12 to P10 | High impedance | Retained | Retained | High impedance*1 | Functioning | Fu |
| P22 to P20 | High impedance | Retained | Retained | High impedance | Functioning | Fu |
| P57 to P50*2 | High impedance | Retained | Retained | High impedance*1 | Functioning | Fu |
| P76 to P74 | High impedance | Retained | Retained | High impedance | Functioning | Fu |
| P87 to P80 | High impedance | Retained | Retained | High impedance | Functioning | Fu |
| PB7 to PB0 | High impedance | High impedance | High impedance | High impedance | High impedance | Hiç im |

Notes: 1. High level output when the pull-up MOS is in on state.

2. The P55 to P50 pins are applied to the H8/3694N.



Rev.5.00 Nov. 02, 2005 Pag

| | Product with | HD6433694GH | HD6433694G(***)H | QFP-64 (F |
|----------|---------------------|--|---|---|
| | POR & LVDC | HD6433694GFP | HD6433694G(***)FP | LQFP-64 (|
| | | HD6433694GFX | HD6433694G(***)FX | LQFP-48 (|
| | | HD6433694GFY | HD6433694G(***)FY | LQFP-48 (|
| | | HD6433694GFT | HD6433694G(***)FT | QFN-48(TI |
| Mask ROM | Standard | HD6433693H | HD6433693(***)H | QFP-64 (F |
| version | product | HD6433693FP | HD6433693(***)FP | X LQFP-48 (Y LQFP-48 (T QFN-48(TI QFP-64 (LQFP-48 (LQFP-48 (QFN-48(TI QFP-64 (F) QFP-64 (F) P LQFP-64 (F) |
| | | HD6433693FX | HD6433693(***)FX | |
| | | HD6433693FY | HD6433693(***)FY | |
| | | HD6433693FT | HD6433693(***)FT | |
| | Product with | HD6433693GH | HD6433693G(***)H | QFP-64 (F |
| | POR & LVDC | HD6433693GFP | HD6433693G(***)FP | LQFP-64 (|
| | | HD6433693GFX | HD6433693G(***)FX | LQFP-48 (|
| | | HD6433693GFY | | |
| - | Mask ROM version | POR & LVDC Mask ROM Standard version product | POR & LVDC HD6433694GFP HD6433694GFX HD6433694GFY HD6433694GFT Mask ROM version Standard product HD6433693FP HD6433693FP HD6433693FX HD6433693FT HD6433693FT HD6433693GFP HD6433693GFP HD6433693GFP | POR & LVDC HD6433694GFP HD6433694G(***)FP HD6433694GFX HD6433694G(***)FY HD6433694GFT HD6433694G(***)FT HD6433694GFT HD6433694G(***)FT HD6433693FP HD6433693(***)FP HD6433693FP HD6433693(***)FP HD6433693FY HD6433693(***)FX HD6433693FY HD6433693(***)FY HD6433693FT HD6433693(***)FT HD6433693FT HD6433693G(***)FT HD6433693GFP HD6433693G(***)FT HD6433693GFP HD6433693G(***)FP |

Rev.5.00 Nov. 02, 2005 Page 402 of 418

REJ09B0028-0500

Mask ROM

version

POR & LVDC

Standard

product

HD64F3694GFP HD64F3694GFP

HD64F3694GFX HD64F3694GFX

HD64F3694GFY HD64F3694GFY

HD64F3694GFT HD64F3694GFT

HD6433694(***)H

HD6433694(***)FP

HD6433694(***)FX

HD6433694(***)FY

HD6433694(***)FT

HD6433693GFT HD6433693G(***)FT QFN-48(T

HD6433694H

HD6433694FP

HD6433694FX

HD6433694FY

HD6433694FT

LQFP-64 (

LQFP-48 (

LQFP-48 (

QFN-48(T

QFP-64 (F

LQFP-64 (

LQFP-48 (

LQFP-48 (

QFN-48(T





| | | | HD6433691GFX |
|---------|----------|-------------------------|--------------|
| | | | HD6433691GFY |
| | | | HD6433691GFT |
| H8/3690 | Mask ROM | Standard product | HD6433690H |
| | version | | HD6433690FP |
| | | | HD6433690FX |
| | | | HD6433690FY |
| | | | HD6433690FT |
| | | Product with POR & LVDC | HD6433690GH |
| | | | HD6433690GFP |
| | | | HD6433690GFX |
| | | | HD6433690GFY |
| | | | HD6433690GFT |
| | | | |

Standard

Product with

POR & LVDC

product

H8/3691

Mask ROM

version



LQFP-4 HD6433690G(***)FY HD6433690G(***)FT QFN-48

Rev.5.00 Nov. 02, 2005 Pag

HD6433692G(***)FY

HD6433692G(***)FT

HD6433691(***)H

HD6433691(***)FP

HD6433691(***)FX

HD6433691(***)FY

HD6433691(***)FT

HD6433691G(***)H

HD6433691G(***)FP

HD6433691G(***)FX

HD6433691G(***)FY

HD6433691G(***)FT

HD6433690(***)H

HD6433690(***)FP

HD6433690(***)FX

HD6433690(***)FY

HD6433690(***)FT

HD6433690G(***)H

HD6433692GFY HD6433692GFT

HD6433691H

HD6433691FP

HD6433691FX

HD6433691FY

HD6433691FT

HD6433691GH

HD6433691GFP

HD6433690G(***)FP HD6433690G(***)FX

QFP-64 LQFP-6 LQFP-4

REJ09



QFN-48

LQFP-4

QFN-48

QFP-64

LQFP-6

LQFP-4

LQFP-4

QFN-48

QFP-64

LQFP-6

LQFP-4

LQFP-4

QFN-48

QFP-64

Rev.5.00 Nov. 02, 2005 Page 404 of 418 REJ09B0028-0500






Figure D.1 FP-64E Package Dimensions



Rev.5.00 Nov. 02, 2005 Pag




Figure D.2 FP-64A Package Dimensions

Rev.5.00 Nov. 02, 2005 Page 406 of 418

REJ09B0028-0500






Figure D.3 FP-48F Package Dimensions

Rev.5.00 Nov. 02, 2005 Pag REJ09




Figure D.4 FP-48B Package Dimensions

Rev.5.00 Nov. 02, 2005 Page 408 of 418 REJ09B0028-0500




Figure D.5 TNP-48 Package Dimensions



Rev.5.00 Nov. 02, 2005 Pag




Figure E.1 EEPROM Stacked-Structure Cross-Sectional View

Rev.5.00 Nov. 02, 2005 Page 410 of 418 REJ09B0028-0500

- available to the user.
- 5. When the E7 or E8 is used, address breaks can be either available to the user or for use by the E7 or
- address breaks are set as being used by the E7 c
 - When the E7 or E8 is used, NMI is an input/output (open-drain in output mode), P85 and P87 are input and P86 is an output pin.


Note has been deleted.

4, 5

Section 1 Overview

Figure 1.1 Internal Block
Diagram of H8/3694
Group of F-ZTAT™
and Mask-ROM Versions,
Figure 1.2 Internal Block
Diagram of H8/3694N
(EEPROM Stacked

Version)



| | | | The subclock pulse generator gener watch clock signal (ϕ_w) and the system pulse generator generates the oscillactock (ϕ_{osc}) . This bit selects the sample frequency of the oscillator clock when watch clock signal (ϕ_w) is sampled. When $\phi_{osc} = 4$ to 20 MHz, clear NESEL to (ϕ_{osc}) |
|---|-----|-------|---|
| Section 8 RAM | 107 | Note: | * When the E7 or E8 is used, area H'F780 to H' must not be accessed. |
| Section 13 Watchdog Timer | 184 | Bit | Bit Name Description |
| 13.2.1 Timer Control/Status Register | | 4 | TCSRWE Timer Control/Status Register WD Write |

Bit

3

Bit Name Description

Select

NESEL Noise Elimination Sampling Frequen

Rev.5.00 Nov. 02, 2005 Page 412 of 418

REJ09B0028-0500

Section 6 Power-Down

6.1.1 System Control

Register 1 (SYSCR1)

WD (TCSRWD)

Modes

76



REJ09

P80 to P87 PB0 to PB7

| | | Input high voltage | V_{IH} | PB0 to PB7 | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ |
|--|---------------|----------------------|-----------------|--------------------------|--|
| | | | | | |
| | | Input low voltage | V _{IL} | SDA | $V_{cc} = 4.0 \text{ to } 5.5 \text{ V}$ |
| | | | | P10 to P12, | |
| | | | | P80 to P87 PB0 to PB7 | |
| | 340 | Mode | | RES Pin | Internal State |
| | | Active mod | le 1 | V _{cc} | Operates |
| | | Active mod | le 2 | _ | Operates (\phiOSC/64) |
| | | Sleep mod | e 1 | V _{cc} | Only timers ope |
| | | Sleep mod | e 2 | | Only timers ope (\phiOSC/64) |
| Figure 21.4 I ² C Bus Interface Input/Output Timing | 352 | | SCL | P° S° | t _{SCL} H |
| Appendix D Package Dimensions | 405 to 409 | Swapped w | ith new o | ones. | |

Rev.5.00 Nov. 02, 2005 Page 414 of 418 REJ09B0028-0500

| Memory indirect | 37 | Exception handling |
|--|-----|-----------------------------|
| Program-counter relative | 36 | Reset exception handling |
| Register direct | 35 | Trap instruction |
| Register indirect | 35 | |
| Register indirect with displacement | 35 | |
| Register indirect with post-increment. | | \mathbf{F} |
| Register indirect with pre-decrement | 36 | Flash memory |
| | | Boot mode |
| | | Boot program |
| | | Erase/erase-verify |
| Clock pulse generators | 69 | Erasing units |
| Prescaler S | | Error protection |
| Prescaler W | | Hardware protection |
| Subclock generator | | Power-down state |
| System clock generator | | Program/program-verify |
| Condition field | | Programmer mode |
| Condition-code register (CCR) | | Programming units |
| CPU | | Programming/erasing in user |
| | | program mode |
| | | Software protection |
| Ε | | _ |
| EEPROM | 277 | |
| Acknowledge | 281 | \mathbf{G} |
| Acknowledge polling | | General registers |
| Byte write | | - |
| Current address read | | |
| EEPROM interface | | I |
| Page write | | I/O ports |
| | | Pov. 5.00 Nov. 02 2005 Pos |
| | _ | Rev.5.00 Nov. 02, 2005 Pag |

Effective address extension...... Exception handling



REJ09



| Branch instructions | 31 | Sleep mode |
|--|--------|------------------------|
| Data transfer instructions | 25 | Standby mode |
| Logic operations instructions | 28 | Subactive mode |
| Shift instructions | 28 | Subsleep mode |
| System control instructions | 32 | Power-on reset |
| Internal power supply step- | | Power-on reset circuit |
| down circuit | 299 | Product code lineup |
| Interrupt | | Program counter (PC) |
| Internal interrupts | 58 | |
| Interrupt response time | 60 | |
| IRQ3 to IRQ0 interrupts | 57 | R |
| NMI interrupt | 57 | Register |
| WKP5 to WKP0 interrupts | 57 | ABRKCR64, 304. |
| Interrupt mask bit (I) | 19 | ABRKSR 65, 304. |
| | | ADCR270, 304, |
| | | ADCSR269, 304, |
| ${f L}$ | | ADDRA 268, 303. |
| Large current ports | 2 | ADDRB 268, 304. |
| Low-voltage detection circuit | 289 | ADDRC 268, 304, |
| LVDI | 295 | ADDRD 268, 304. |
| LVDI (interrupt by low voltage detect) | | BARH 66, 304. |
| circuit | 295 | BARL |
| LVDR | 294 | BDRH 66, 304. |
| LVDR (reset by low voltage | | BDRL |
| detect) circuit | 294 | BRR 198, 303, |
| Rev.5.00 Nov. 02, 2005 Page 416 of 418 | 2=>:== | |
| REJ09B0028-0500 | RENES | SAS |
| | | |
| | | |

Package

Package dimensions.....

Arithmetic operations instructions...... 26

| REN | Rev.5.00 Nov. 02, 2005 Pag REJ09 |
|-------------------------|----------------------------------|
| PUCR1112, 305, 309, 312 | Framing error |
| PMR5118, 305, 309, 313 | Clocked synchronous mode |
| PMR1110, 305, 309, 313 | Break |
| PDRB 130, 305, 309, 312 | Bit rate |
| PDR8 127, 305, 309, 312 | Asynchronous mode |
| PDR7 124, 305, 309, 312 | (SCI3) |
| PDR5 119, 305, 309, 312 | Serial communication interface 3 |
| PDR2 115, 305, 309, 312 | S |
| PDR1 111, 305, 309, 312 | |
| PCR8 126, 305, 309, 313 | |
| PCR7124, 305, 309, 313 | Register field |
| PCR5119, 305, 309, 313 | TSRW 160, 30 |
| PCR2115, 305, 309, 313 | TSR |
| PCR1111, 305, 309, 313 | TMWD186, 30 |
| MSTCR179, 306, 309, 313 | TMRW 157, 302 |
| LVDSR292, 302, 307, 311 | TMA133, 30 |
| LVDCR | TIOR1 163, 30 |
| IWPR 55, 306, 309, 313 | TIOR0 161, 30 |
| IRR1 54, 306, 309, 313 | TIERW |
| IENR1 | TDR 192, 30 |
| IEGR2 | TCWD185, 30 |
| IEGR151, 306, 309, 313 | TCSRWD 184, 30 |
| ICSR | TCSRV142, 30 |
| ICMR237, 302, 307, 311 | TCRW158, 30 |
| ICIER239, 302, 307, 311 | TCRV1143, 30 |

ICCR2......236, 302, 307, 311

ICDRR......245, 302, 307, 311

ICDRS245

ICDRT 245, 302, 307, 311



TCNTV 139, 30

TCORA......139, 30

TCORB 139, 30

TCRV0......140, 30

| Timer A | 131 |
|---------|-----|
|---------|-----|

Rev.5.00 Nov. 02, 2005 Page 418 of 418 REJ09B0028-0500



Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/3694 Group

Publication Date: 1st Edition, Jul, 2001

Rev.5.00, Nov. 02, 2005

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

©2005. Renesas Technology Corp. All rights reserved. Printed in Japan.

RENESAS SALES OFFICES

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: -886- (21) 6472-1001, Fax: -866- (21) 6415-2952

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852-2265-6688, Fax: <852-2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg, 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 > 2-799-63115, Fax: <82 > 2-796-2145

Renesas Technology Malaysia Sdn. Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tel: <603> 7955-9390, Fax: <603> 7955-9510

H8/3694Group Hardware Manual



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MB90F346APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1 MB90F462APMC-GS-NE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1 MB96F346RSBPMC-GS-N2E2 MB96F683RBPMC-GSAE1 R5F11BGEAFB#30 DF3026XBL25V S912ZVFP64F1VLL R4F24268NVRFQV R5F107DEGSP#X0 R5F11B7EANA#U0 R5F21172DSP#U0 M30622F8PGP#U3C MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMC-GE1 MB96F346RSAPQCR-GS-N2E2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE1 MB96F646RBPMC-GSE1 XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB96F018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1 MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP#U3A DF2239FA20IV HD64F3672FPV R5F104AEASP#V0 R5F100BCANA#U0 R5F100BFANA#U0 S9S12H256J2VFVER R5F100ACASP#V0