HEF4070B Quad 2-input EXCLUSIVE-OR gate Rev. 4 – 27 March 2014

Product data sheet

1. General description

The HEF4070B is a quad 2-input EXCLUSIVE-OR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD} , V_{SS} , or another input.

2. Features and benefits

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from –40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

3. Applications

- Logical comparators
- Parity checkers and generators

4. Ordering information


Table 1. Ordering information

Type number	Package							
	Temperature range	Name	Description	Version				
HEF4070BP	–40 °C to +85 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1				
HEF4070BT	–40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				




Quad 2-input EXCLUSIVE-OR gate

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description					
Symbol	Pin	Description			
1A, 2A, 3A, 4A	1, 5, 8, 12	data input			
1B, 2B, 3B, 4B	2, 6, 9, 13	data input			
1Y, 2Y, 3Y, 4Y	3, 4, 10, 11	data output			
V _{SS}	7	ground (0 V)			
V _{DD}	14	supply voltage			

HEF4070B Product data sheet

7. Functional description

Input	Output	
nA	nB	nY
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L

[1] H = HIGH voltage level; L = LOW voltage level

8. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to $V_{SS} = 0 V$ (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_{I} < -0.5$ V or $V_{I} > V_{DD}$ + 0.5 V	-	±10	mA
VI	input voltage		-0.5	V _{DD} + 0.5	V
Ι _{ΟΚ}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{DD} + 0.5 V	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I _{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +85 \text{ °C}$			
		DIP14	<u>[1]</u> -	750	mW
		SO14	[2] -	500	mW
Р	power dissipation	per output	-	100	mW

[1] For DIP14 packages: above T_{amb} = 70 °C, P_{tot} derates linearly with 12 mW/K.

[2] For SO14 packages: above T_{amb} = 70 °C, P_{tot} derates linearly with 8 mW/K.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	supply voltage		3	15	V
VI	input voltage		0	V _{DD}	V
T _{amb}	ambient temperature	in free air	-40	+85	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V _{DD} = 5 V	-	3.75	μs/V
		V _{DD} = 10 V	-	0.5	μs/V
		V _{DD} = 15 V	-	0.08	μs/V

Quad 2-input EXCLUSIVE-OR gate

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$ V; $V_l = V_{SS}$ or V_{DD} ; unless otherwise specified

Symbol	Parameter	Conditions	V _{DD}	T _{amb} =	–40 °C	T _{amb} =	+25 °C	T _{amb} =	_{nb} = +85 °C	
				Min	Max	Min	Max	Min	Max	
VIH	HIGH-level	I _O < 1 μA	5 V	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
VIL	LOW-level	I _O < 1 μA	5 V	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level	I _O < 1 μA	5 V	4.95	-	4.95	-	4.95	-	V
011	output voltage		10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level output voltage	I _O < 1 μA	5 V	-	0.05	-	0.05	-	0.05	V
(10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level	V _O = 2.5 V	5 V	-	-1.7	-	-1.4	-	-1.1	mA
	output current	V _O = 4.6 V	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		V _O = 9.5 V	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
I _{OL}	LOW-level	V _O = 0.4 V	5 V	0.52	-	0.44	-	0.36	-	mA
	output current	V _O = 0.5 V	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
l _l	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μA
I _{DD}	supply current	all valid input combinations;	5 V	-	1.0	-	1.0	-	7.5	μA
		$I_{O} = 0 A$	10 V	-	2.0	-	2.0	-	15.0	μA
			15 V	-	4.0	-	4.0	-	30.0	μA
CI	input capacitance			-	-	-	7.5	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

 $T_{amb} = 25 \text{ °C}$; waveforms see <u>Figure 4</u>; test circuit see <u>Figure 5</u>; unless otherwise specified.[1]

Symbol	Parameter	Conditions	V _{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{PHL}		nA or nB to nY	5 V	58 ns + (0.55 ns/pF)C _L	-	85	175	ns
	propagation delay		10 V	24 ns + (0.23 ns/pF)C _L	-	35	75	ns
			15 V	21 ns + (0.16 ns/pF)C _L	-	30	55	ns
t _{PLH}		nA or nB to nY	5 V	43 ns + (0.55 ns/pF)C _L	-	75	150	ns
	propagation delay		10 V	19 ns + (0.23 ns/pF)C _L	-	30	65	ns
			15 V	17 ns + (0.16 ns/pF)C _L	-	25	50	ns
t _t	transition time		5 V [2]	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns

[1] The typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C_L in pF).


[2] t_t is the same as t_{THL} and t_{TLH} .

Table 8.Dynamic power dissipation

 $V_{SS} = 0 V; t_r = t_f \le 20 ns; T_{amb} = 25 \ ^{\circ}C.$

Symbol	Parameter	V_{DD}	Typical formula	where:
PD	dynamic power dissipation	5 V	$P_D = 1100 \times f_i + \Sigma(f_o \times C_L) \times V_DD^2 \; (\muW)$	$f_i = input frequency in MHz;$
		10 V	$P_D = 4900 \times f_i + \Sigma(f_o \times C_L) \times V_DD^2 \ (\muW)$	$f_o = output frequency in MHz;$
		15 V	$P_{D} = 14400 \times f_{i} + \Sigma(f_{o} \times C_{L}) \times V_{DD}^2 (\muW)$	C_L = output load capacitance in pF;
				$\Sigma(f_o \times C_L)$ = sum of the outputs;
				V_{DD} = supply voltage in V.

12. Waveforms



NXP Semiconductors

Measurement points

Input

HEF4070B

Quad 2-input EXCLUSIVE-OR gate

Output

		-					
V _{DD}	V _M	V _M					
5 V to 15 V	0.5V _{DD}	0.5V _{DD}					
Test data is given in <u>Table 10</u> .							
Definitions for test circuit:							
DUT = Device Under Test.							
C _L = load capacitance including j	C_L = load capacitance including jig and probe capacitance.						
R _T = termination resistance shou	R_T = termination resistance should be equal to the output impedance Z_o of the pulse generator.						
Fig 5. Test circuit							

Table 10. Test data

Supply voltage	Input	Load	
V _{DD}	VI	t _r , t _f	CL
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF


VDD

Table 9.

Supply voltage

Quad 2-input EXCLUSIVE-OR gate

13. Package outline



All information provided in this document is subject to legal disclaimers.

Quad 2-input EXCLUSIVE-OR gate




Fig 7. Package outline SOT108-1 (SO14)

14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
HEF4070B v.4	20140327	Product data sheet	-	HEF4070B_CNV v.3			
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 						
	 Legal texts have been adapted to the new company name where appropriate. 						
HEF4070B_CNV v.3	19950101	Product specification	-	-			

Table 11. Revision history

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

Quad 2-input EXCLUSIVE-OR gate

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Quad 2-input EXCLUSIVE-OR gate

17. Contents

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 1
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning 2
6.2	Pin description 2
7	Functional description 3
8	Limiting values 3
9	Recommended operating conditions 3
10	Static characteristics 4
11	Dynamic characteristics 5
12	Waveforms 5
13	Package outline 7
14	Revision history
15	Legal information 10
15.1	Data sheet status 10
15.2	Definitions 10
15.3	Disclaimers 10
15.4	Trademarks 11
16	Contact information 11
17	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 March 2014 Document identifier: HEF4070B

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Logic Gates category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

5962-8769901BCA 74HC85N NL17SG08P5T5G NL17SG32DFT2G NLU1G32AMUTCG NLV7SZ58DFT2G NLVHC1G08DFT1G NLVVHC1G14DTT1G NLX2G08DMUTCG NLX2G08MUTCG MC74HCT20ADR2G 091992B 091993X 093560G 634701C 634921A NL17SG32P5T5G NL17SG86DFT2G NLU1G32CMUTCG NLV14001UBDR2G NLVVHC1G132DTT1G NLVVHC1G86DTT1G NLX1G11AMUTCG NLX1G97MUTCG 746427X 74AUP1G17FW5-7 74LS38 74LVC1G08Z-7 74LVC32ADTR2G 74LVC1G125FW4-7 74LVC08ADTR2G MC74HCT20ADTR2G NLV14093BDTR2G NLV17SZ00DFT2G NLV17SZ02DFT2G NLV17SZ126DFT2G NLV27WZ17DFT2G NLV74HC02ADR2G NLV74HC08ADR2G NLVVHC1GT32DFT1G 74HC32S14-13 74LS133 74LVC1G32Z-7 M38510/30402BDA 74LVC1G86Z-7 74LVC2G08RA3-7 M38510/06202BFA NLV74HC08ADTR2G NLV74HC14ADR2G NLV74HC20ADR2G