

1. **General description**

The HEF4520B is a dual 4-bit internally synchronous binary counter. The counter has an active HIGH clock input (nCP0) and an active LOW clock input (nCP1), buffered outputs from all four bit positions (nQ0 to nQ3) and an active HIGH overriding asynchronous master reset input (nMR).

The counter advances on either the LOW-to-HIGH transition of the nCP0 input if nCP1 is HIGH or the HIGH-to-LOW transition of the nCP1 input if nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter while the other clock input may be used as a clock enable input. Schmitt trigger action makes the clock input highly tolerant of slower clock rise and fall times. A HIGH on nMR resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and $n\overline{CP1}$.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input.

Features and benefits 2.

- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

Ordering information 3.

Ordering information Table 1.


All types operate from -40 °C to +85 °C.


Type number	Package	'ackage						
	Name	Description	Version					
HEF4520BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4					
HEF4520BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					




HEF4520B Dual binary counter

Functional diagram 4.








All information provided in this document is subject to legal disclaimers.

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1CP0, 2CP0	1, 9	clock input (LOW-to-HIGH triggered)
1 <u>CP</u> 1, 2 <u>CP</u> 1	2, 10	clock input (HIGH-to-LOW triggered)
1Q0 to 1Q3	3, 4, 5, 6	output
1MR, 2MR	7, 15	master reset input
V _{SS}	8	ground supply voltage
2Q0 to 2Q3	11, 12, 13, 14	output
V _{DD}	16	supply voltage

6. Functional description

Table 3.	Function table ^[1]		
nCP0	nCP1	nMR	Mode
\uparrow	Н	L	counter advances
L	\downarrow	L	counter advances
\downarrow	Х	L	no change
Х	\uparrow	L	no change
\uparrow	L	L	no change
Н	\downarrow	L	no change
Х	Х	Н	nQ0 to nQ3 = LOW

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; $\uparrow = positive-going transition; \downarrow = negative-going transition.$

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

SymbolParameterConditionsMinMaxUnit V_{DD} supply voltage-0.5+18V I_{IK} input clamping current $V_{I} < -0.5$ V or $V_{I} > V_{DD} + 0.5$ V-±10mA V_{I} input voltage-0.5 $V_{DD} + 0.5$ VV-±10mA V_{I} output clamping current $V_{0} < -0.5$ V or $V_{0} > V_{DD} + 0.5$ V-±10mA I_{OK} output clamping current $V_{0} < -0.5$ V or $V_{0} > V_{DD} + 0.5$ V-±10mA $I_{I/O}$ input/output current-±10mA I_{DD} supply current-50mA I_{DD} supply currentper output-65+150°C T_{amb} ambient temperatureper output-40+85°C P_{tot} total power dissipationDIP16 package[1]-500mWPpower dissipationO16 package2-500mW						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Symbol	Parameter	Conditions	Min	Max	Unit
V1input voltage -0.5 $V_{DD} + 0.5$ VIoKoutput clamping current $V_O < -0.5$ V or $V_O > V_{DD} + 0.5$ V $ \pm 10$ mAI_{I/O}input/output current $ \pm 10$ mAI_{DD}supply current $ 50$ mAT_{stg}storage temperatureper output -65 $+150$ $^{\circ}C$ T_{amb}ambient temperatureDIP16 package 11 $ 750$ mWP_tottotal power dissipationDIP16 package 12 $ 500$ mW	V _{DD}	supply voltage		-0.5	+18	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	I _{IK}	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm DD}$ + 0.5 V	-	±10	mA
$ \begin{array}{c c c c c c c } \hline I_{I/O} & input/output current & - & \pm 10 & mA \\ \hline I_{DD} & supply current & - & 50 & mA \\ \hline T_{stg} & storage temperature & per output & -65 & +150 & ^{\circ}C \\ \hline T_{amb} & ambient temperature & -40 & +85 & ^{\circ}C \\ \hline P_{tot} & total power dissipation & DIP16 package & [1] - & 750 & mW \\ \hline SO16 package & [2] - & 500 & mW \\ \hline \end{array} $	VI	input voltage		-0.5	V _{DD} + 0.5	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm DD}$ + 0.5 V	-	±10	mA
T_{stg} storage temperatureper output-65+150°C T_{amb} ambient temperature-40+85°C P_{tot} total power dissipationDIP16 package[1] -750mWSO16 package[2] -500mW	I _{I/O}	input/output current		-	±10	mA
Tambambient temperature-40+85°CP_{tot}total power dissipationDIP16 package[1] -750mWSO16 package[2] -500mW	I _{DD}	supply current		-	50	mA
P _{tot} total power dissipation DIP16 package [1] - 750 mW SO16 package [2] - 500 mW	T _{stg}	storage temperature	per output	-65	+150	°C
SO16 package [2] - 500 mW	T _{amb}	ambient temperature		-40	+85	°C
	P _{tot}	total power dissipation	DIP16 package	<u>[1]</u> _	750	mW
P power dissipation - 100 mW			SO16 package	[2] _	500	mW
	Р	power dissipation		-	100	mW

[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 $^\circ\text{C}.$

[2] For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Parameter	Conditions				
	Conditions	Min	Тур	Max	Unit
supply voltage		3	-	15	V
input voltage		0	-	V_{DD}	V
ambient temperature	in free air	-40	-	+85	°C
input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
	V _{DD} = 10 V	-	-	0.5	μs/V
	V _{DD} = 15 V	-	-	0.08	μs/V
	input voltage ambient temperature	input voltage ambient temperature in free air input transition rise and fall rate $V_{DD} = 5 V$ $V_{DD} = 10 V$	$ \begin{array}{ll} \mbox{input voltage} & 0 \\ \mbox{ambient temperature} & \mbox{in free air} & -40 \\ \mbox{input transition rise and fall rate} & V_{DD} = 5 \ V & - \\ \hline V_{DD} = 10 \ V & - \\ \end{array} $	input voltage0-ambient temperaturein free air-40-input transition rise and fall rate $V_{DD} = 5 V$ $V_{DD} = 10 V$	input voltage0- V_{DD} ambient temperaturein free air-40-+85input transition rise and fall rate $V_{DD} = 5 V$ 3.75 $V_{DD} = 10 V$ 0.5

9. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$ V; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V _{DD}	T _{amb} =	–40 °C	T _{amb} =	= 25 °C	T _{amb} = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
VIH	HIGH-level input voltage	I _O < 1 μΑ	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input voltage	$ I_0 < 1 \ \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH}	HIGH-level output voltage		5 V	4.95	-	4.95	-	4.95	-	V
		$V_{I} = V_{SS} \text{ or } V_{DD}$	10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	/ _{OL} LOW-level output voltage	$ I_0 < 1 \ \mu A;$	5 V	-	0.05	-	0.05	-	0.05	V
		$V_{I} = V_{SS} \text{ or } V_{DD}$	10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	$V_0 = 2.5 V$	5 V	-	-1.7	-	-1.4	-	-1.1	mA
		$V_{O} = 4.6 V$	5 V	-	-0.52	-	-0.44	-	-0.36	mA
		$V_{O} = 9.5 V$	10 V	-	-1.3	-	-1.1	-	-0.9	mA
		V _O = 13.5 V	15 V	-	-3.6	-	-3.0	-	-2.4	mA
l _{OL}	LOW-level output current	$V_O = 0.4 V$	5 V	0.52	-	0.44	-	0.36	-	mA
		$V_{O} = 0.5 V$	10 V	1.3	-	1.1	-	0.9	-	mA
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mA
l _l	input leakage current	$V_{DD} = 15 V$	15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I _{DD}	supply current	I _O = 0 A;	5 V	-	20	-	20	-	150	μΑ
		$V_{I} = V_{SS} \text{ or } V_{DD}$	10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
Cı	input capacitance		-	-	-	-	7.5	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS} = 0 V$; $T_{amb} = 25 \circ C$; for test circuit see <u>Figure 6</u>; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	, , , ,	5 V	[1] 83 ns + (0.55 ns/pF)C _L	-	110	220	ns
propagation delay	see <u>Figure 5</u>	10 V	39 ns + (0.23 ns/pF)C _L	-	50	100	ns	
		$nMR \rightarrow nQn;$	15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
			5 V	48 ns + (0.55 ns/pF)C _L	-	75	150	ns
			10 V	24 ns + (0.23 ns/pF)C _L	-	35	70	ns
			15 V	17 ns + (0.16 ns/pF)C _L	-	25	50	ns

HEF4520B Product data sheet

HEF4520B

Dual binary counter

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{PLH}	LOW to HIGH	nCP0, n $\overline{CP1} \rightarrow nQn;$	5 V	^[1] 83 ns + (0.55 ns/pF)C _L	-	110	220	ns
	propagation delay	see Figure 5	10 V	39 ns + (0.23 ns/pF)C _L	-	50	100	ns
			15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
t _t	transition time	nQn; see <u>Figure 5</u>	5 V	10 ns + (1.00 ns/pF)CL	-	60	120	ns
			10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns
t _W	pulse width	nCP0 input LOW;	5 V		60	30	-	ns
		minimum width;	10 V		30	15	-	ns
		see <u>Figure 5</u>	15 V		20	10	-	ns
	nCP1 input HIGH; minimum width; see <u>Figure 5</u>	5 V		60	30	-	ns	
		10 V		30	15	-	ns	
		15 V		20	10	-	ns	
		nMR input HIGH; minimum width;	5 V		30	15	-	ns
			10 V		20	10	-	ns
		see <u>Figure 5</u>	15 V		16	8	-	ns
t _{su}	set-up time	$nCP0 \rightarrow n\overline{CP1};$	5 V		50	25	-	ns
		see <u>Figure 5</u>	10 V		30	15	-	ns
			15 V		20	10	-	ns
		$n\overline{CP}1 \rightarrow nCP0;$	5 V		50	25	-	ns
		see <u>Figure 5</u>	10 V		30	15	-	ns
			15 V		20	10	-	ns
t _{rec}	recovery time	see Figure 5	5 V		50	25	-	ns
			10 V		30	15	-	ns
			15 V		20	10	-	ns
f _{max}	maximum	nCP0, nCP1;	5 V		8	16	-	MHz
	frequency	see <u>Figure 5</u>	10 V		15	30	-	MHz
			15 V		20	40	-	MHz

Table 7.Dynamic characteristics ... continued $V_{SS} = 0$ V: $T_{cont} = 25$ °C: for test circuit and Linear

25 % for test circuit see Figure 6: unless otherwise specified

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

Table 8. Dynamic power dissipation P_D


 P_D can be calculated from the formulas shown. $V_{SS} = 0$ V; $t_r = t_f \le 20$ ns; $T_{amb} = 25$ °C.

• • •	-			14/1
Symbol	Parameter	V _{DD}	Typical formula for P_D (µW)	Where:
PD	dynamic power	5 V	$P_D = 850 \times f_i + \Sigma (f_o \times C_L) \times V_DD^2$	$f_i = input frequency in MHz,$
dissipation		10 V	$P_D = 3800 \times f_i + \Sigma(f_o \times C_L) \times V_DD{}^2$	$f_o = output frequency in MHz,$
		15 V	$P_{D} = 10200 \times f_{i} + \Sigma(f_{o} \times C_{L}) \times V_{DD}^{2}$	C_L = output load capacitance in pF,
				V_{DD} = supply voltage in V,
				$\Sigma(f_o \times C_L)$ = sum of the outputs.

HEF4520B

Dual binary counter

11. Waveforms



NXP Semiconductors




Table 9. Measurement points and test data

Supply voltage	Input	Input L			
	VI	V _M	t _r , t _f	CL	
5 V to 15 V	V _{DD}	0.5V _I	≤ 20 ns	50 pF	

HEF4520B

Dual binary counter

HEF4520B Dual binary counter

12. Package outline




Fig 7. Package outline SOT38-4 (DIP16)

All information provided in this document is subject to legal disclaimers.




Fig 8. Package outline SOT109-1 (SO16)

All information provided in this document is subject to legal disclaimers.

13. Revision history

Table 10. Revision hi	story			
Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4520B v.6	20111118	Product data sheet	-	HEF4520B v.5
Modifications:	 Section Approximation 	olications removed		
	• <u>Table 6</u> : I _{OH}	minimum values changed t	o maximum	
HEF4520B v.5	20091210	Product data sheet	-	HEF4520B v.4
HEF4520B v.4	20090828	Product data sheet	-	HEF4520B_CNV v.3
HEF4520B_CNV v.3	19950101	Product specification	-	HEF4520B_CNV v.2
HEF4520B_CNV v.2	19950101	Product specification	-	-

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4520B

12 of 14

Dual binary counter

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

15. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

HEF4520B

16. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1 5.2	Pinning
6	Functional description
7	Limiting values
8	Recommended operating conditions 4
9	Static characteristics 5
10	Dynamic characteristics 5
11	Waveforms 7
12	Package outline 9
13	Revision history 11
14	Legal information 12
14.1	Data sheet status 12
14.2	Definitions
14.3	Disclaimers 12
14.4	Trademarks 13
15	Contact information 13
16	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 18 November 2011 Document identifier: HEF4520B

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter ICs category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

 HEF4516BT
 069748E
 569054R
 634844F
 74HC40102N
 74HCT4024N
 NLV14040BDR2G
 TC74HC4040AF(EL,F)
 TC74VHC4040F(E,K,F

 74VHC163FT
 XD4059
 CD4015BF3A
 74HC193PW,118
 74VHC163FT(BJ)
 SN54HC4024J
 74HC4017D.652
 74HC4020D.652

 74HC393D.652
 74HC4040D.652
 74HC4040D.653
 74HC4040D.653
 74HC191D.652
 74HC4060D.652

 74HCT4040D.652
 HEF4060BT.653
 HEF4521BT.652
 HEF4518BT.652
 HEF4520BT.652
 HEF4017BT.652

 74VHC4020FT(BJ)
 74HCT4040PW,118
 74HCT193PW,118
 74HC393BQ-Q100X
 SN74AS161NSR
 74HC390DB,112
 74HC4060D

 Q100,118
 74HC160D,652
 74HC390DB,118
 TC74HC7292AP(F)
 SN74ALS169BDR
 HEF4060BT-Q100J
 74HC4017BQ-Q100X

 74HC163PW.112
 74HC191PW.112
 74HC393DB.118
 74HC4024D.652