HEF4015B

Dual 4-bit static shift register Rev. 8 — 21 November 2011

Product data sheet

1. **General description**

The HEF4015B is a dual edge-triggered 4-bit static shift register (serial-to-parallel converter). Each shift register has a serial data input (D), a clock input (CP), four fully buffered parallel outputs (Q0 to Q3) and an overriding asynchronous master reset input (MR). Information present on D is shifted to the first register position, and all the data in the register is shifted one position to the right on the LOW-to-HIGH transition of CP. A HIGH on MR clears the register and forces Q0 to Q3 to LOW, independent of CP and D. The clock input's Schmitt trigger action makes the input highly tolerant of slower clock rise and fall times.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input.

Features and benefits 2.

- Tolerant of slow clock rise and fall times
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C.
- Complies with JEDEC standard JESD 13-B

3. **Applications**

- Serial-to-parallel converter
- **Buffer stores**
- General purpose register

4. Ordering information

Table 1. **Ordering information**


All types operate from $-40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$.

Type number	Package		
	Name	Description	Version
HEF4015BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4
HEF4015BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1



Dual 4-bit static shift register


5. Functional diagram



Dual 4-bit static shift register

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

1Q0 to 1Q3 5, 4, 3, 10 parallel output		•	
2Q0 to 2Q3; 13, 12, 11, 2 parallel output 1MR, 2MR 6, 14 master reset input (active HIGH) 1D, 2D 7, 15 serial data input V _{SS} 8 ground supply voltage 1CP, 2CP 9, 1 clock input (LOW-to-HIGH edge-triggered)	Symbol	Pin	Description
1MR, 2MR6, 14master reset input (active HIGH)1D, 2D7, 15serial data inputVss8ground supply voltage1CP, 2CP9, 1clock input (LOW-to-HIGH edge-triggered)	1Q0 to 1Q3	5, 4, 3, 10	parallel output
1D, 2D 7, 15 serial data input V _{SS} 8 ground supply voltage 1CP, 2CP 9, 1 clock input (LOW-to-HIGH edge-triggered)	2Q0 to 2Q3;	13, 12, 11, 2	parallel output
V _{SS} 8 ground supply voltage 1CP, 2CP 9, 1 clock input (LOW-to-HIGH edge-triggered)	1MR, 2MR	6, 14	master reset input (active HIGH)
1CP, 2CP 9, 1 clock input (LOW-to-HIGH edge-triggered)	1D, 2D	7, 15	serial data input
	V_{SS}	8	ground supply voltage
V _{DD} 16 supply voltage	1CP, 2CP	9, 1	clock input (LOW-to-HIGH edge-triggered)
	V_{DD}	16	supply voltage

7. Functional description

Table 3. Function table 11

	Input			Output				
pulse transitions	СР	D	MR	Q0	Q1	Q2	Q3	
1	↑	D1	L	D1	Χ	X	X	
2	↑	D2	L	D2	D1	Χ	X	
3	↑	D3	L	D3	D2	D1	X	
4	↑	D4	L	D4	D3	D2	D1	
	\	Χ	L	no change	no change	no change	no change	
	Χ	Χ	Н	L	L	L	L	

 $^{[1] \}quad \ \ H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care; \ Dn = either \ HIGH \ or \ LOW;$

HEF4015B

 $[\]uparrow$ = positive-going transition; \downarrow = negative-going transition.

Dual 4-bit static shift register

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

		. ,			
Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I_{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$			
		DIP16 package	<u>[1]</u> -	750	mW
		SO16 package	[2] -	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Parameter	Conditions	Min	Тур	Max	Unit
supply voltage		3	-	15	V
input voltage		0	-	V_{DD}	V
ambient temperature	in free air	-40	-	+85	°C
input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
	V _{DD} = 10 V	-	-	0.5	μs/V
	V _{DD} = 15 V	-	-	0.08	μs/V
	supply voltage input voltage ambient temperature	supply voltage input voltage ambient temperature in free air input transition rise and fall rate $V_{DD} = 5 V$ $V_{DD} = 10 V$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

^[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

Dual 4-bit static shift register

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$ V; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	-40 °C	T _{amb} =	25 °C	T _{amb} = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$ I_{O} < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$ I_{O} < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V _{OH} HIGH	HIGH-level output voltage	$ I_O < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level output voltage	$ I_O < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-	-1.7	-	-1.4	-	-1.1	mΑ
		$V_0 = 4.6 \text{ V}$	5 V	-	-0.52	-	-0.44	-	-0.36	mΑ
		$V_0 = 9.5 V$	10 V	-	-1.3	-	-1.1	-	-0.9	mΑ
		$V_{O} = 13.5 \text{ V}$	15 V	-	-3.6	-	-3.0	-	-2.4	mΑ
I _{OL}	LOW-level output current	$V_0 = 0.4 \ V$	5 V	0.52	-	0.44	-	0.36	-	mΑ
		$V_0 = 0.5 \ V$	10 V	1.3	-	1.1	-	0.9	-	mΑ
		$V_{O} = 1.5 \text{ V}$	15 V	3.6	-	3.0	-	2.4	-	mΑ
I _I	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I _{DD}	supply current	$I_O = 0 A$	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
Cı	input capacitance		-	-	-	-	7.5	-	-	pF

Dual 4-bit static shift register

11. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS} = 0$ V; $C_L = 50$ pF; $T_{amb} = 25$ °C.

Propagation delay See Figure 4 10 \	Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula[1]	Min	Тур	Max	Unit
MR to Qn; see Figure 6 5 \ V	t _{PHL}			5 V	103 ns + (0.55 ns/pF)C _L	-	130	260	ns
NMR to Qn; see Figure 6 5 \		propagation delay	see <u>Figure 4</u>	10 V	44 ns + (0.23 ns/pF)C _L	-	55	110	ns
Table Figure 6 Figure 6				15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
Tell (a) (34 its + (0.23 its/br)CL (b) (34 its + (0.23 its/br)CL (b) (35 its/br)CL (b)				5 V	78 ns + $(0.55 \text{ ns/pF})C_L$	-	105	210	ns
tPLH LOW to HIGH propagation delay nCP to Qn see Figure 4 5 ∨ 93 ns + (0.55 ns/pF)CL - 55 110 110 110 110 110 110 110 110 110			see <u>Figure 6</u>	10 V	34 ns + (0.23 ns/pF)C _L	-	45	90	ns
Propagation delay See Figure 4 10 ∨ 44 ns + (0.23 ns/pF)CL - 55 110 1				15 V	27 ns + (0.16 ns/pF)C _L	-	35	70	ns
$t_{t_{i}} \text{transition time} see \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	t _{PLH}			5 V	93 ns + (0.55 ns/pF)C _L	-	120	240	ns
		propagation delay	see Figure 4	10 V	44 ns + (0.23 ns/pF)C _L	-	55	110	ns
$t_{su} = t_{su} + t$				15 V	32 ns + (0.16 ns/pF)C _L	-	40	80	ns
$t_{su} \text{set-up time} \text{nD to nCP;} \\ see \frac{\text{Figure 5}}{10 \text{ V}} \begin{array}{c} 5 \text{ V} \\ 15 \text{ V} \\ \end{array} \begin{array}{c} 6 \text{ ns + (0.28 \text{ ns/pF)C}_L} \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} 10 \text{ V} \\ \end{array} \begin{array}{c} +25 & -15 & - & 10 \\ \hline \\ 10 \text{ V} \\ \end{array} \begin{array}{c} +25 & -10 & - & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 10 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 10 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ 15 \text{ V} \\ \end{array} \begin{array}{c} - & 20 & 40 & 10 \\ \hline \\ \end{array} $	t _t transition time	transition time	see Figure 4	5 V	10 ns + (1.00 ns/pF)C _L	-	60	120	ns
				10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns
$t_{h} \text{hold time} \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _{su}	set-up time		5 V		+25	-15	-	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			see <u>Figure 5</u>	10 V		+25	-10	-	ns
				15 V		+20	-5	-	ns
$t_{W} \text{pulse width} \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t _h	hold time	•	5 V		40	20	-	ns
$t_{W} \text{pulse width} \begin{array}{c ccccccccccccccccccccccccccccccccccc$				10 V		20	10	-	ns
$ \frac{\text{minimum width; see } \frac{\text{Figure 5}}{\text{15 V}} = \frac{10 \text{ V}}{15 \text{ V}} = 30 15 - 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 15 $				15 V		15	8	-	ns
	t _W	pulse width	•	5 V		60	30	-	ns
			•	10 V		30	15	-	ns
$f_{\text{max}} = \frac{\text{minimum width; see Figure 6}}{\text{see Figure 6}} = \frac{10 \text{ V}}{15 \text{ V}} = 30 15 - 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 1$			see <u>Figure 5</u>	15 V		20	10	-	ns
			· ·	5 V		80	40	-	ns
			•	10 V		30	15	-	ns
			see <u>rigule o</u>	15 V		24	12	-	ns
15 V 20 5 - 10 V 7 15 - 10 V 10 V 15 30 - 10	t _{rec}	recovery time	•	5 V		50	20	-	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			see Figure 6	10 V		30	10	-	ns
10 V 15 30 - I				15 V		20	5	-	ns
	f _{max}	maximum frequency	see Figure 5	5 V		7	15	-	MHz
15 V 22 44				10 V		15	30	-	MHz
15 V 22 44 -				15 V		22	44	-	MHz


^[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).


Table 8. Dynamic power dissipation P_D

 P_D can be calculated from the formulas shown. $V_{SS} = 0 \text{ V}$; $t_r = t_f \le 20 \text{ ns}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$.

Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power	5 V	$P_D = 1500 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f _i = input frequency in MHz;
	dissipation	10 V	$P_D = 6300 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f _o = output frequency in MHz;
		15 V	$P_D = 17000 \times f_i + \Sigma (f_0 \times C_L) \times V_{DD}^2$	C_L = output load capacitance in pF;
				V _{DD} = supply voltage in V;
				$\Sigma(C_L \times f_o)$ = sum of the outputs.

12. Waveforms





The shaded area indicates where the input is permitted to change for predictable output performance.

Set-up and hold times are shown as positive values but may be specified as negative values;

Measurement points are given in Table 9.

Fig 5. Waveforms showing set-up times, hold times, and minimum clock pulse width

Dual 4-bit static shift register






Table 9. Measurement points

Supply voltage	Input	Output
V_{DD}	V _M	V _M
5 V to 15 V	0.5V _{DD}	0.5V _{DD}

Dual 4-bit static shift register



a. Input waveforms



b. Test circuit

Test data is given in <u>Table 10</u>.

Definitions for test circuit:

DUT = Device Under Test;

C_L = load capacitance including jig and probe capacitance;

 R_T = termination resistance should be equal to the output impedance Z_0 of the pulse generator.

Fig 7. Test circuit for measuring switching times


Table 10. Test data

Supply voltage	Input	Load	
V_{DD}	VI	t _r , t _f	CL
5 V to 15 V	V _{SS} or V _{DD}	≤ 20 ns	50 pF

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						95-01-14 03-02-13

Fig 8. Package outline SOT38-4 (DIP16)

HEF4015B


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

HEF4015B NXP Semiconductors

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
076E07	MS-012				99-12-27 03-02-19	
	-				TEC JEDEC JETTA	

Fig 9. Package outline SOT109-1 (SO16)

HEF4015B

Dual 4-bit static shift register

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4015B v.8	20111121	Product data sheet	-	HEF4015B v.7
Modifications:	 Legal pages 	s updated.		
	 Changes in 	"General description" and "l	Features and benefits".	
HEF4015B v.7	20110914	Product data sheet	-	HEF4015B v.6
HEF4015B v.6	20091103	Product data sheet	-	HEF4015B v.5
HEF4015B v.5	20090624	Product data sheet	-	HEF4015B v.4
HEF4015B v.4	20090127	Product data sheet	-	HEF4015B_CNV v.3
HEF4015B_CNV v.3	19950101	Product specification	-	HEF4015B_CNV v.2
HEF4015B_CNV v.2	19950101	Product specification	-	-

Dual 4-bit static shift register

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4015B

Dual 4-bit static shift register

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

HEF4015B NXP Semiconductors

Dual 4-bit static shift register

17. Contents

1	General description
2	Features and benefits
3	Applications
4	Ordering information 1
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms
13	Package outline
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks14
16	Contact information 14
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

5962-8956101EA MC10E446FNG 74HC195N 74HC4516N 74HCT182N HEF4021BD HEF4534BP MC144111P NLV74HC165ADTR2G
5962-9172201M2A MC74HC597ADG MC100EP142MNG MC100EP016AMNG 5962-9172201MFA MC74HC164BDR2G
TC74HC165AP(F) 74AHC164T14-13 MC74LV594ADR2G NLV14094BDTR2G NLV74HC595ADTG MC74HC165AMNTWG
TPIC6C595PWG4 74VHC164MTCX CD74HC195M96 CD4073BM96 CD4053BM96 MM74HC595MTCX 74HCT164T14-13
74HCT164S14-13 74HC4094D-Q100J NLV14014BFELG NLV74HC165ADR2G NLV74HC589ADTR2G NPIC6C595D-Q100,11
NPIC6C595PW,118 NPIC6C596ADJ NPIC6C596APW-Q100J NPIC6C596D-Q100,11 BU4094BCF-E2 BU4094BCFV-E2 74HC164D14
74HC164T14-13 TPIC6C596PWRG4 STPIC6D595MTR STP08CP05MTR CD74HC123E 74HC164D.653 74HC165D.653
74HCT165D.652 74HCT164D.652