

R8C/33T Group RENESAS MCU

R01DS0046EJ0110 Rev.1.10 Apr 26, 2011

1. Overview

1.1 Features

The R8C/33T Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/33T Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33T Group.

Table 1.1 Specifications for R8C/33T Group (1)

Item	Function	Specification
CPU	Central processing unit	 R8C CPU core Number of fundamental instructions: 89 Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 V to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 V to 5.5 V) Multiplier: 16 bits x 16 bits → 32 bits Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/33T Group.
Power Supply Voltage Detection	Voltage detection circuit	 Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	Input-only: 1 pin CMOS I/O ports: 27, selectable pull-up resistor High current drive ports: 27
Clock	Clock generation circuits	 3 circuits: XIN clock oscillation circuit, High-speed on-chip oscillator (with frequency adjustment function), Low-speed on-chip oscillator Oscillation stop detection: XIN clock oscillation stop detection function Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
Interrupts		 Number of interrupt vectors: 69 External Interrupt: 7 (INT × 4, Key input × 4) Priority levels: 7 levels
Watchdog Tim	er	14 bits x 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	1 channel Activation sources: 22 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)

Table 1.2 Specifications for R8C/33T Group (2)

Item	Function	Specification		
Serial	UART0	Clock synchronous serial I/O/UART		
Interface UART2		Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), SSU mode, multiprocessor communication function		
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode		
Sensor Contro	l Unit	System CH x 3, electrostatic capacitive touch detection x 18		
Flash Memory	,	 Programming and erasure voltage: VCC = 2.7 V to 5.5 V Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function 		
Operating Frequency/Supply Voltage		f(XIN) = 20 MHz (VCC = 2.7 V to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 V to 5.5 V)		
Current Consumption		Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode) Typ. 2.0 μ A (VCC = 3.0 V, stop mode)		
Operating Am	bient Temperature	−20 to 85°C (N version)		
Package		32-pin LQFP Package code: PLQP0032GB-A (previous code: 32P6U-A)		

1.2 Product List

Table 1.3 lists Product List for R8C/33T Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33T Group.

Table 1.3 Product List for R8C/33T Group

Current of Apr 2011

Part No.	ROM C	apacity	RAM	Package Type	Remarks
rait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks
R5F21334TNFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	N version
R5F21335TNFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	
R5F21336TNFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	
R5F21334TNXXXFP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A	N version
R5F21335TNXXXFP	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A	Factory-
R5F21336TNXXXFP	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A	programming product ⁽¹⁾

Note:

1. The user ROM is programmed before shipment.




Figure 1.1 Part Number, Memory Size, and Package of R8C/33T Group

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

Table 1.4 Pin Name Information by Pin Number

Pin				I/O P	in Functions for Pe	ripheral Modules	
Number	Control Pin	Port	Interrupt	Timer	Serial Interface	A/D Converter	Sensor Control Unit
1		P4_2				VREF	
2	MODE						
3	RESET						
4	XOUT	P4_7					
5	VSS/AVSS						
6	XIN	P4_6					
7	VCC/AVCC						
8		P3_7	(INT3)	TRAO/ (TRCCLK)	(RXD2/SCL2/ TXD2/SDA2)		
9		P3_5	(INT1)	TRAIO/ (TRCIOD)	(CLK2)		
10		P3_4	INT2	(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)		
11		P3_3	ĪNT3	TRBO/ (TRCCLK)	(CTS2/RTS2)		SCUTRG
12		P2_2		(TRCIOD)	(RXD2/TXD2/ SCL2/SDA2)		CH17
13		P2_1		(TRCIOC)	(CLK2)		CH16
14		P2_0	(INT1)	(TRCIOB)	(RXD2/TXD2/ SCL2/SDA2)		CH15
15		P3_1		TRBO/ (TRCTRG/ TRCIOA)	(CTS2/RTS2)		CH14
16		P4_5	ĪNT0		(RXD2/SCL2)	ADTRG	CH13
17		P1_7	INT1	(TRAIO)			CH12
18		P1_6			(CLK0)		CH11
19		P1_5	(INT1)	(TRAIO)	(RXD0)		CH10
20		P1_4	()	(TRCCLK)	(TXD0)		CH9
21		P1_3	KI3	TRBO (/TRCIOC)		AN11	CH8
22		P1_2	KI2	(TRCIOB)		AN10	CH7
23		P1_1	KI1	(TRCIOA/ TRCTRG)		AN9	CH6
24		P1_0	KI0	(TRCIOD)		AN8	CH5
25		P0_7	,	(TRCIOC)		AN0	CH4
26		P0_6		(TRCIOD)		AN1	CH3
27		P0_5		(TRCIOB)	(CLK2)	AN2	CH2
28		P0_4		(TRCIOB)		AN3	CH1
29		P0_3		(TRCIOB)		AN4	CH0
30		P0_2		(TRCIOA/ TRCTRG)		AN5	CHxA
31		P0_1		(TRCIOA/ TRCTRG)		AN6	СНхВ
32		P0_0		(TRCIOA/ TRCTRG)	(TXD2/SDA2)	AN7	CHxC

Note:

^{1.} Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5 Pin Functions

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input XIN clock output	XIN	I/O	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. (1)
And clock output	7001	1/0	To use an external clock, input it to the XOUT pin and leave the XIN pin open.
INT interrupt input	INTO to INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
Reference voltage	VREF	1	Reference voltage input pin to A/D converter
input	VIX.2.	•	The form to the desired to the section of the secti
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	AD external trigger input pin
Sensor control unit	CHxA, CHxB, CHxC	I/O	Control pins for electrostatic capacitive touch detection
	CH0 to CH17	1	Electrostatic capacitive touch detection pins
	SCUTRG	ı	Sensor control unit external trigger input
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. All ports can be used as LED drive ports.
Input port	P4_2	1	Input-only port

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

R8C/33T Group 3. Memory

3. Memory

3.1 R8C/33T Group


Figure 3.1 is a Memory Map of R8C/33T Group. The R8C/33T Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



- - 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
 - The blank areas are reserved and cannot be accessed by users.

Part Number		Internal ROM	Internal RAM		
Fait Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F21334TNFP, R5F21334TDFP,	16 Kbytes	0C000h		1.5 Kbytes	009FFh
R5F21334TNXXXFP, R5F21334TDXXXFP	10 NDytes	0000011	_	1.5 Kbytes	009FFII
R5F21335TNFP, R5F21335TDFP,	24 Kbytes	0A000h	_	2 Kbytes	00BFFh
R5F21335TNXXXFP, R5F21335TDXXXFP	24 Noyles	OAOOON	_	Z Noytes	OODITII
R5F21336TNFP, R5F21336TDFP,	32 Kbytes	08000h		2.5 Kbytes	00DFFh
R5F21336TNXXXFP, R5F21336TDXXXFP	32 Noytes	0000011		2.0 Rbytes	OODITII

Figure 3.1 Memory Map of R8C/33T Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers. Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h	register	Symbol	Alter Reset
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Neset Negister Watchdog Timer Start Register	WDTS	XXh
000En	Watchdog Timer Control Register	WDTC	00111111b
000111 0010h	Watchdog Timer Control Register	WDIC	OOTITITID
0010H			
0011h			
0012H			
0013h			
0014h	High Speed On Chip Oscillator Control Register 7	FRA7	When shipping
0015h	High-Speed On-Chip Oscillator Control Register 7	rra/	witeri shibbing
0016H			
001711 0018h			
0019h			
0019H			
001An			
001Ch	Count Source Protection Mode Register	CSPR	00h
001011	Count Source i Totection Mode Register	CSI K	
004Db			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h 0022h			
	High County On Chin Conillator Control Desirator C	FDAG	001-
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2 OCVREFCR	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h	Olask Danas Isa Danat Flan	ODODE	001-
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6	FRA5	When shipping
002Bh 002Ch	riigh-speed On-Onip Oscillator Control Register 6	FRA6	When shipping
002Dh			
002Eh	Lligh Coand On Chin Coaillater Control Basister 2	LEDA2	Mhan ahinning
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h	Voltage Detect Register 1	1/0/4	00001000b
0033h	Voltage Detect Register 1	VCA1	
0034h	Voltage Detect Register 2	VCA2	00h ⁽⁴⁾
			00100000b ⁽⁵⁾
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
	I		
0037h			
0037h 0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b (4)
	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b ⁽⁴⁾ 1100X011b ⁽⁵⁾

X: Undefined

Notes:

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit.
- 3. The CSPROINI bit in the OFS register is set to 0.
- 4. The LVDAS bit in the OFS register is set to 1.
- 5. The LVDAS bit in the OFS register is set to 0.



SFR Information (2) (1) Table 4.2

0038h Voltage Monitor 2 Circuit Control Register VYZC 100009169 0030h 0030h 1 100009169 0030h 0030h 1 1 0040h 0040h 1 1 0041h 1 1 1 1 0041h 1 1 1 1 0041h 1 1 1 1 1 0041h 1	Address	Register	Symbol	After Reset
003Ch 003Ch 003Ch 003Ph 003Ph 004Ph 004Ph Flash Memory Resdy Interrupt Control Register 004Ph 004Ph 005Ph 004Ph 005Ph 005Ph	003Ah			
0035b 0035h 0037h 0037h 0037h 004h 004h 004h 004b 004h 004b 004h 004h 004h 005h 005h 004h 004h 005h 005h 004h 004h 005h 005h 005h 005h 005h 005h 005h 005h 005h 005h 00				
0038th 0004th 005th 007th 007th	003Ch			
0037h 0040h 0041h Flash Memory Ready Interrupt Control Register FMRDYIC XXXXXX000b 0043h 0043h 0040h 0040h 0044h 0040h 0040h 0040h 0040h UART2 Transmit Interrupt Control Register SZRIC XXXXX000b 0040h UART2 Receive Interrupt Control Register ADIC XXXXX000b 0040h ADIC Convencio Interrupt Control Register SCRIC XXXXX000b 0055h ADIC Convencio Interrupt Control Register INTSIC XXXXX000b <td></td> <td></td> <td></td> <td></td>				
004th 0	003Eh			
004th Flash Memory Ready Interrupt Control Register FMRDVIC XXXXXX000b 004ah 004ah 004ah 004ah 004ah 005ah 005ah 005ah 004bh 004ah 004ah 005ah 004ah 004ah 004ah 004ah 004bh 004bh 004bh 004bh 004bh 004bh 004bh 004bh 004bh 004bh 004bh 004bh 005bh 005bh 005bh 005bh 005bh 005bh 005bh 005bh				
0042h 004h 004sh 004sh 005sh 005sh 005sh <td>0040h</td> <td></td> <td>EMBB///O</td> <td>N/////</td>	0040h		EMBB///O	N/////
0034sh 004sh 004sh 005sh 004sh 005sh 005sh 1872 interrupt Control Register 005sh 1873 interrupt Control		Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0044h 0046h 0046h 0046h 0047h Timer RC Interrupt Control Register 0048h 0048h 0048h 0048h 0048h 0048h 0048h UART2 Transmit Interrupt Control Register SZRIC XXXXXX00b 0046h UART2 Receive Interrupt Control Register SZRIC XXXXXX00b 0046h AD Corversion Interrupt Control Register ROPIC XXXXXX00b 0046h AD Corversion Interrupt Control Register ADIC XXXXXX00b 0046h AD Corversion Interrupt Control Register SORIC XXXXXX00b 0057h UARTO Transmit Interrupt Control Register SORIC XXXXXX00b 0053h INT2 Interrupt Control Register INT2IC XXXXXX00b 0055h INT2 Interrupt Control Register TRAIC XXXXXX00b 0057h Timer RA Interrupt Control Register TRAIC XXXXXX00b 0058h INT3 Interrupt Control Register INT3IC XXXXXX00b 0058h INT3 Interrupt Control Register INT3IC XXXXXX00b	0042h			
0048h 0047h Timer RC Interrupt Control Register TRCIC XXXXXX000b 0047h 0047h Timer RC Interrupt Control Register TRCIC XXXXX000b 0048h 0048h 0048h 0048h 0048h 0046h UART2 Transmit Interrupt Control Register SZRIC XXXXX000b 0040h Key Input Interrupt Control Register RUPIC XXXXX000b 0048h AD Conversion Interrupt Control Register ADIC XXXXXX000b 0048h AD Conversion Interrupt Control Register SOTIC XXXXXX00b 0048h UART0 Transmit Interrupt Control Register SORIC XXXXXX00b 0053h UART0 Receive Interrupt Control Register SORIC XXXXXX00b 0053h INT2 Interrupt Control Register TRAIC XXXXXX00b 0053h INT2 Interrupt Control Register TRAIC XXXXXX00b 0055h Timer RA Interrupt Control Register TRBIC XXXXXX00b 0055h Timer RA Interrupt Control Register INTIC XXXXXX00b 0055h Timer RA Interrupt Control Register INTIC<				
0049h 0048h 0048h 0048h 0048h TRCIC XXXXX000b XXXXX000b 0048h 0048h XXXXX000b 0048h 0048h 0048h XXXXX000b 0048h 0048h 0048h 0048h 0048h 0048h 0048h 0048h 0048h 0048h 0048h 0048h 0058h 0058h UART2 Transmit Interrupt Control Register SZRIC XXXXX000b XXXXX000b XXXXX000b 0048h 0058h 0058h 0058h 0058h XXXXXX000b 0058h 0058h 0058h 0058h 0058h 0058h 0058h 0058h 0058h XXXXX000b 0058h 0058h 0058h 0058h 0058h 0058h 0058h 0058h 0058h 0058h XXXXX000b 0058h				
6047h Timer RC Interrupt Control Register TRCIC XXXXX000b 6049h 6049h 6049h 6049h 6048h 40049h 6049h 6049h 6049h 6040h 6050h				+
0048h 0048h 004Ah 004Ah 004Bh UART2 Transmit Interrupt Control Register \$2TIC XXXXX000b 004Ch UART2 Receive Interrupt Control Register \$2RIC XXXXX000b 004Ch QARD XXXXX000b XXXXX000b 004Eh AD Conversion Interrupt Control Register ADIC XXXXX000b 004Eh AD Conversion Interrupt Control Register SOTIC XXXXX000b 0055h UARTO Transmit Interrupt Control Register SOTIC XXXXX000b 0055h UARTO Receive Interrupt Control Register SORIC XXXXX000b 0055h UARTO Receive Interrupt Control Register INT2IC XXXXX000b 0055h INT2 Interrupt Control Register INT2IC XXXXXX000b 0056h Timer Ra Interrupt Control Register TRAIC XXXXXX00b 0056h Timer Ra Interrupt Control Register INT3IC XXXXXX00b 0056h INT3 Interrupt Control Register INT3IC XXXXXX00b 0056h INT3 Interrupt Control Register INT3IC XXXXXX00b 0056h	0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0049h 0044b UART2 Transmit Interrupt Control Register SZTIC XXXXX000b 0040h UART2 Receive Interrupt Control Register SZRIC XXXXX000b 0040h Key Input Interrupt Control Register KUPIC XXXXX000b 0044h AD Conversion Interrupt Control Register ADIC XXXXX000b 0044h AD Conversion Interrupt Control Register ADIC XXXXX000b 0050h UART0 Transmit Interrupt Control Register SOTIC XXXXX000b 0051h UART0 Transmit Interrupt Control Register SOTIC XXXXX000b 0053h UART0 Transmit Interrupt Control Register SORIC XXXXX000b 0053h UART0 Transmit Interrupt Control Register INT2IC XXXXXX000b 0053h INT2 Interrupt Control Register INT2IC XXXXXX000b 0055h INT3 Interrupt Control Register INT3IC XXXXXX000b 0055h INT3 Interrupt Control Register INT3IC XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
004Ah UART2 Transmit Interrupt Control Register SZTIC XXXXX000b 004Ch UART2 Receive Interrupt Control Register SZRIC XXXXX000b 004Ch UART2 Receive Interrupt Control Register KUPIC XXXXX000b 004Eh AD Conversion Interrupt Control Register ADIC XXXXX000b 004Eh ADIC Conversion Interrupt Control Register ADIC XXXXX000b 005th 005th UART0 Transmit Interrupt Control Register SORIC XXXXX000b 0052h UART0 Receive Interrupt Control Register SORIC XXXXX000b 0055h INT2 Interrupt Control Register INT2IC XXXXX000b 0055h INT2 Interrupt Control Register TRAIC XXXXXX000b 0055h Timer RA Interrupt Control Register TREIC XXXXXX000b 0058h Timer RA Interrupt Control Register TREIC XXXXXX000b 0058h Timer RA Interrupt Control Register TREIC XXXXXX000b 0058h Timer RA Interrupt Control Register INT3 Interrupt Control Register INT3 Interrupt Control Register INT3 Interrupt Control Register INT	0049h			
094Ch UARTZ Receive Interrupt Control Register KUPIC XXXXX000b 094Eh AID Conversion Interrupt Control Register ADIC XXXXX000b 094Fh AID Conversion Interrupt Control Register ADIC XXXXX000b 095th UARTO Transmit Interrupt Control Register SOTIC XXXXX000b 095xh UARTO Receive Interrupt Control Register SORIC XXXXX000b 095xh OSSh INT2 Interrupt Control Register INT2IC XXXXX000b 095xh OSSh INT2 Interrupt Control Register INT2IC XXXXX000b 095xh OSSh INT2 Interrupt Control Register TRAIC XXXXX000b 095xh OSSh TYT Interrupt Control Register TREIC XXXXXX000b 095xh NT3 Interrupt Control Register INT3IC XXXXXX000b 095xh NT3 Interrupt Control Register INT3IC XXXXXX000b 095xh NT3 Interrupt Control Register INT3IC XXXXXX000b 095xh OSSh INT3IC XXXXXXX00b 095xh OSSh INT3IC XXXXXXX	004Ah			
004Dh Key Input Interrupt Control Register XUPIC XXXXX000b 004En 40 Conversion Interrupt Control Register ADIC XXXXX000b 005Ph 005Ph 005Ph 005Ph 005Ph 0052h 0052h 007Dh 005Ph 005Ph </td <td>004Bh</td> <td></td> <td>S2TIC</td> <td>XXXXX000b</td>	004Bh		S2TIC	XXXXX000b
004Eh 005Ph 005Ph 005Ph 0052h ADIC XXXXX000b 005Ph 0052h UART0 Transmit Interrupt Control Register SOTIC XXXXX000b 0052h 0052h UART0 Receive Interrupt Control Register SORIC XXXXX000b 0053h 0053h UART0 Receive Interrupt Control Register SORIC XXXXX000b 0058h 0055h INT2 Interrupt Control Register INT2IC XX0XX000b 0055h Timer RA Interrupt Control Register TRBIC XXXXX000b 0057h Timer RB Interrupt Control Register INT3IC XXXXX000b 0058h INT3 Interrupt Control Register INT3IC XX00X000b 0058h INT3 Interrupt Control Register INT0IC XX00X000b 005Ch O05Ch INT0I Interrupt Control Register INT0IC XX0XX000b 005Fh O05Fh U2BCNIC XXXXXX000b XXXXXX000b 005Fh O056h U2BCNIC XXXXXX000b XXXXXX000b 006Fh O068h O068h O068h O068h O068h O068h 006Bh O06Bh O06Bh O06Bh <td>004Ch</td> <td>UART2 Receive Interrupt Control Register</td> <td>S2RIC</td> <td></td>	004Ch	UART2 Receive Interrupt Control Register	S2RIC	
005Ph		Key Input Interrupt Control Register		
0050h UART0 Transmit Interrupt Control Register S0TIC XXXXX000b 0052h UART0 Receive Interrupt Control Register S0RIC XXXXX000b 0053h 0054h XXXXX000b XXXXX000b 0055h INT2 Interrupt Control Register INT2IC XX00X000b 0055h INT2 Interrupt Control Register TRAIC XXXXX000b 0057h 0058h Timer R8 Interrupt Control Register TRBIC XXXXX000b 0058h INT3 Interrupt Control Register INT3IC XXXXX000b 0058h INT3 Interrupt Control Register INT3IC XX00X000b 0058h UART2 Bus Collision Detection Interrupt Control Register INTOIC XXXXXX000b 0056h UART2 Bus Collision Detection Interrupt Control Register U2BCNIC XXXXXX000b 0057h 0069h 0060h 0061h 0062h 0062h 0062h 0062h 0062h 0062h 0065h 0066h 0066h 0066h 0066h 0066h 0066h 0066h 0066h 0066h	004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
0051h UARTO Transmit Interrupt Control Register SOTIC XXXXX000b 0052h 0053h SORIC XXXXX000b 0054h 0054h Commendation of the property of				
0052h UARTō Receive Interrupt Control Register SQRIC XXXXXX000b 0053h 0053h 0053h INT2 Interrupt Control Register INT2IC XX00X000b 0055h 1055h Timer RA Interrupt Control Register TRAIC XXXXX000b 0057h 0058h Timer RB Interrupt Control Register TRBIC XXXXX000b 0058h 10058h INT1 Interrupt Control Register INT1IC XX00X000b 0058h 10050h INT3 Interrupt Control Register INT3IC XX00X000b 0058h 0056h INT3 Interrupt Control Register INT0IC XX00X000b 0058h UART2 Bus Collision Detection Interrupt Control Register UZBCNIC XXXXX000b 0058h 0069h 0069h 0069h 0069h 0061h 0061h 0069h 0069h 0069h 0062h 0069h 0069h 0069h 0069h 0068h 0069h 0069h 0069h 0069h 0066h 0060h 0060h 0060h 0060h 0066h		LIADTO T. VI. I. C. C. L. D. C. C.		100000000
0053h 0054h 0055h INT2 Interrupt Control Register INT2Interrupt Control Register INT2Interrupt Control Register XXXXX000b 0057h Timer RA Interrupt Control Register TRAIC XXXXX000b 0058h Timer RB Interrupt Control Register TRAIC XXXXX000b 0059h INT3 Interrupt Control Register INT3IC XXXXX000b 0055h INT3 Interrupt Control Register INT3IC XX00X000b 0055h 005Dh INT0 Interrupt Control Register INT0IC XX00X000b 0055h UART2 Bus Collision Detection Interrupt Control Register UZBCNIC XXXXX000b 005Fh UART2 Bus Collision Detection Interrupt Control Register UZBCNIC XXXXX000b 0062h 0063h 0063h 0063h 0063h 0062h 0063h 0064h 0065h 0066h 0066h 0068h 0069h		UARTO Transmit Interrupt Control Register		
0055h		UAKTU Keceive Interrupt Control Kegister	SURIC	XXXXXUUUb
0055h INT2 Interrupt Control Register INT2IC				
Ossentration		INT2 Interrunt Control Register	INITOIC	XX00X000h
0057h 0058h Timer RB Interrupt Control Register TRBIC XXXXX000b 0059h INT1 Interrupt Control Register INT1IC XX00X000b INT3 Interrupt Control Register INT3IC XX00X000b INT3 Interrupt Control Register INT3IC XX00X000b INT3 Interrupt Control Register INT0IC XX00X000b INT0 Interrupt Control Register U2BCNIC XXXXX000b INT0 Interrupt Control Register U2BCNIC XXXXX000b INT0 Interrupt Control Register U2BCNIC XXXXX000b INT0 Interrupt Control Register INT0IC XXXXXX000b INT0IC XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		Timer RA Interrunt Control Register		
0.058h	0057h	Time IXA interrupt Control Register	TICALO	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
0059h		Timer RB Interrupt Control Register	TRBIC	XXXXX000b
005Ah	0059h	INT1 Interrupt Control Register		
005Bh		INT3 Interrupt Control Register		
0050h INTO Interrupt Control Register INTOIC XX00X000b 0056h UART2 Bus Collision Detection Interrupt Control Register U2BCNIC XXXXX000b 0056h 0060h 0060	005Bh			
Mart				
005Fh 0060h 0061h 0062h 0062h 0063h 0063h 0065h 0066h 0066h 0066h 0067h 0068h 0068		INT0 Interrupt Control Register		
0060h 0061h 0062h 0063h 0064h 0065h 0066h 0067h 0066h 0067h 0068h 0068h 0068h 0068h 0068h 0068h 0068h 0066h 0068h 0068		UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
0061h 0062h 0063h 0064h 0065h 0066h 0060h 0066h 0066				
0062h 0063h 0064h 0065h 0066h 0066h 0066h 0066h 0069h 0069h 0069h 0069h 0060h 0060				
0063h 0064h 0065h 0065h 0067h 0068h 0069h 0069h 006Ah Sensor Control Unit Interrupt Control Register SCUIC XXXXX000b 006Bh 006Ch 006Ch 006Ch 006Ch 006Fh 0070h 0				
0064h 0065h				
0065h 0066h 0067h 0068h 0069h 0068h 0069h 0068h 0060h Sensor Control Unit Interrupt Control Register 006Dh 006Dh 006Eh 006Fh 0070h 0071h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0077h 0078h 0079h 0078h 0078h 007Bh 007Ch 007Dh 007Dh 007Dh 007Dh 007Dh 007Dh				
0066h 0067h 0068h 0069h 006Ah Sensor Control Unit Interrupt Control Register SCUIC XXXXX000b 006Bh 006Ch 006Ch 006Eh 006Eh 006Fh 006Fh 0070h 0070h 0070h 0071h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b XXXXX000b 0074h 0074h 0074h 0074h 0075h 0076h 0077h 0078h 0078h <td></td> <td></td> <td></td> <td></td>				
0067h 0068h 0069h				
0068h 0069h 006Ah Sensor Control Unit Interrupt Control Register SCUIC XXXXX000b 006Bh 006Ch 009Dh 006Eh 006Eh 006Eh 006Eh 006Eh 0070h 0071h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b VCMP2IC XXXXXX000b VCMP2IC XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX				
0069h Sensor Control Unit Interrupt Control Register SCUIC XXXXX000b 006Bh 006Ch 006Dh 006Eh 006Eh 006Fh 006Fh 0070h 0070h 0071h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXXX000b 0074h 0075h 0076h 0077h 0078h 0078h 0078h 0078h 0078h 0078h 0078h 0077h 0				
006Ah Sensor Control Unit Interrupt Control Register SCUIC XXXXX000b 006Bh				+
006Bh 006Ch 006Dh 006Eh 006Fh 0070h 0071h 0072h 0073h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 0078h 007Ah 007Ch 007Ch 007Ch 007Dh 007Eh 007Eh 007Eh		Sensor Control Unit Interrupt Control Register	SCUIC	XXXXX000h
006Ch 006Dh 006Eh 006Fh 0070h 0070h 0071h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Ch 007Ch 007Dh 007Eh 007Eh 007Eh				
006Dh 006Eh 006Fh 0070h 0071h 0072h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Ah 007Ch 007Ch 007Dh 007Dh 007Dh 007Dh 007Dh 007Dh				
006Fh 0070h 0071h 0072h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Ah 007Bh 007Ch 007Ch 007Dh 007Dh 007Dh 007Eh 007Dh				
0070h 0071h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Ch 007Dh 007Dh 007Dh 007Eh 007Eh 007Eh	006Eh			
0071h 0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0077h 0077h 0078h 0079h 007Ah 007Ah 007Bh 007Ch 007Ch 007Dh 007Dh 007Dh 007Dh				
0072h Voltage Monitor 1 Interrupt Control Register VCMP1IC XXXXX000b 0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0077h 0078h 0079h 0079h 007Ah 007Bh 007Ch 007Dh 007Dh 007Dh 007Eh 007Eh				
0073h Voltage Monitor 2 Interrupt Control Register VCMP2IC XXXXX000b 0074h 0075h 0076h 0076h 0077h 0078h 0078h 0079h 0078h 0078				
0074h 0075h 0076h 0077h 0078h 0078h 0079h 007Ah 007Bh 007Ch 007Dh				
0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Dh 007Eh		Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Eh				
0077h 0078h 0079h 007Ah 007Ah 007Bh 007Ch 007Ch 007Dh				
0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Dh 007Eh				
0079h 007Ah 007Bh 007Ch 007Dh 007Eh				
007Ah 007Bh 007Ch 007Dh 007Dh				
007Bh 007Ch 007Dh 007Eh				
007Ch 007Dh 007Eh			+	
007Dh 007Eh				
007Eh				
007Fh	007Eh			
	007Fh			

Table 4.3 SFR Information (3) (1)

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	, and the second		
0090h			
0091h			
0092h			-
0093h			
0094h			
0095h		+	<u> </u>
0096h			+
0097h			
0097H	1	+	+
0099h			
009Ah			
009An			
009Ch			
009Ch			
009Eh			
009En			
	LIADTO Transmit/Descrive Made Descritor	LIOMP	006
00A0h	UARTO Transmit/Receive Mode Register	UOMR	00h XXh
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	
00A3h	111ADTO T	11000	XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			1
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BDh	UART2 Special Mode Register 2	U2SMR2	X000000b
		U2SMR	X000000b
00BFh	UART2 Special Mode Register		

Note:

Table 4.4 SFR Information (4) (1)

Add Add Add Register ADD ADD ADD ADD	A -l -l	Donister.	0	A4 D
000000000000000000000000000000000000	Address	Register	Symbol	After Reset
00029h		A/D Register 0	AD0	
00000AX 0000AX 00000AX 00000AX 0000C 0000C				000000XXb
00000AX 0000AX 00000AX 00000AX 0000C 0000C	00C2h	A/D Register 1	AD1	XXh
600C4h AD Register 2 AD2 XXh 600C8h AD Register 3 AD3 XXh 600C8h AD Register 4 AD4 XXh 600C9h AD Register 5 AD5 XXh 600CBh AD Register 6 AD6 XXh 600CBh AD7 XXh 000000000000000000000000000000000000	00C3h	1		000000XXb
		Δ/D Register 2	AD2	
OCC AD Register 3		- Nogister 2	ND2	
00000Xb			100	
0005h AD Register 4 0000000000000000000000000000000000		A/D Register 3	AD3	
000000000000000000000000000000000000				
OOCAh AD Register 5	00C8h	A/D Register 4	AD4	XXh
000000000000000000000000000000000000	00C9h			000000XXb
000000000000000000000000000000000000	00CAh	A/D Register 5	AD5	XXh
OOCCh AD Register 6		1		
000000000000000000000000000000000000		A/D Pagistor 6	AD6	
00CEh AD Register 7 00DCh 000000000000000000000000000000000000		A/D Register 0	ADO	
000000000000000000000000000000000000				
		A/D Register 7	AD7	
00D2h 00D2h 00D2h 00D3h 00D5h AD Mode Register ADMOD 00D5h AD Input Select Register ADINSEL 11000000b 00D5h AD Control Register 0 ADCONI 00h 00D8h AD Control Register 1 00h 00D8h ADCONI 00D 00D8h ADCONI 00D 00D8h Port P8 Register P0 XXh 00E2h Port P9 Direction Register P01 XXh 00E3h Port P2 Register P2 XXh 00E4h P				000000XXb
00D2h 00D3h AD Mode Register ADMOD 00h 00D4h AD Input Select Register ADINSEL 11000000b 00D5h AD Control Register 0 ADCON1 00h 00D7h AD Control Register 1 ADCON1 00h 00D8h 00D8h 00D0h 00D0h 00DAh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00DDh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00E1h Port P0 Register P0 XXh 00E2h Port P1 Register P0 00h 00E3h Port P2 Register P0 00h 00E4h Port P3 Register P2 XXh 00E5h Port P3 Register P2 00h 00E6h Port P4 Register P0 00h 00E8h	00D0h			
00D2h 00D3h AD Mode Register ADMOD 00h 00D4h AD Input Select Register ADINSEL 11000000b 00D5h AD Control Register 0 ADCON1 00h 00D7h AD Control Register 1 ADCON1 00h 00D8h 00D8h 00D0h 00D0h 00DAh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00DDh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00DCh 00D0h 00D0h 00D0h 00E1h Port P0 Register P0 XXh 00E2h Port P1 Register P0 00h 00E3h Port P2 Register P0 00h 00E4h Port P3 Register P2 XXh 00E5h Port P3 Register P2 00h 00E6h Port P4 Register P0 00h 00E8h	00D1h			
00D3h AD Mode Register ADMOD 00h 00D5h AD Input Select Register ADINSEL 11000000b 00D6h AD Control Register 0 ADCONI 00h 00D8h DODOBh OD OD 00D8h DODOBh OD OD 00D4h DODOBh DODOBh DODOBh DODOBh 00D6h DODOBh		 	+	<u> </u>
00D4h AD Mode Register ADMOD 00h 00D5h AD Input Select Register 0 ADKON0 00h 00D5h AD Control Register 1 ADCON1 00h 00D8h 00D8h 00DA 00DAN 00DA 00DA 00DA 00DA 00DA 00DCh 00DCh 00DCh 00DEh 00DEh 00DCh 00DEh 00DCh 00DCh 00E2D Port PO Register PO XXh 00E3D Port PO Register PO XXh 00E3D Port PO Direction Register PD0 00h 00E3h Port PO Direction Register PD0 00h 00E3h Port PO Register PD0 00h 00E3h Port PO Register PD1 00h 00E3h Port PO Register PD2 00h 00E4h Port PS Register PP2 XXh 00E5h Port PS Direction Register PD2 00h 00E4h Port P4 Reg				
ODDSh		A/D Mada Davistor	ADMOD	006
00DEh AD Control Register 0 ADCON0 O0h 00DPh 00DBh 00D 00h 00DBh 00DAh 00DBh 00DBh 00DBh 00DCh		A/D Iviode Register		
00DPh A/D Control Register 1 00h 00D8h 00Dah 00DBh 00DAh 00DBh 00DBh 00DBh 00DBh 00DDh 00DDh 00DDh 00DBh 00DDh 00DDh 00DDh 00DDh 00Eh 00Eh 00Eh Port P0 Register 00Eh Port P1 Register 00Eh Port P2 Register 00Eh Port P3 Direction Register 00EAh Port P2 Register 00EAh Port P3 Direction Register 00EAh Port P3 Direction Register 00EAh Port P4 Register 00EAh Port P4 Register 00EAh Port P4 Register 00EAh Port P4 Register 00EAh Port P5 Direction Register 00EAh Port P4 Direction Register 00EAh Port P5 Direction Register 00EAh Port P4 Register 00EAh Port P5 Direction Register 00EAh Port P5 P5 P5 P5 P5 P5 P5 P5 P5		A/D Input Select Register		
00D8h 00DAh 00DAh 00DBh 00DCh 00DCh 00DEh 00DEh 00DEh 00DEh 00Eh 00Eh 00Eh 00Eh 00Eh Port PO Register 00Eh Port PI Register 00Eh Port PD Direction Register 00Eh Port PD Direction Register 00Eh Port P2 Register 00Eh Port P3 Register 00Eh Port P3 Register 00Eh Port P2 Direction Register 00Eh Port P3 Direction Register 00Eh Port P3 Direction Register 00Eh Port P4 Direction Registe		A/D Control Register 0		
00D8h 00DAh 00DAh 00DBh 00DCh 00DCh 00DEh 00DEh 00DEh 00DEh 00Eh 00Eh 00Eh 00Eh 00Eh Port PO Register 00Eh Port PI Register 00Eh Port PD Direction Register 00Eh Port PD Direction Register 00Eh Port P2 Register 00Eh Port P3 Register 00Eh Port P3 Register 00Eh Port P2 Direction Register 00Eh Port P3 Direction Register 00Eh Port P3 Direction Register 00Eh Port P4 Direction Registe	00D7h	A/D Control Register 1	ADCON1	00h
00D9h 00DAh 00DBh 00DCh 00DCh 00DDh 00DPh 00DEh 00DFh 00DFh 00E0h 00E0h 00E1h Port P0 Register 00E2h Port P1 Register 00E2h Port P2 Register 00E3h Port P1 Direction Register 00E3h Port P2 Register 00E3h Port P3 Register 00E4h Port P2 Register 00E5h Port P3 Direction Register 00E7h Port P3 Direction Register 00E7h Port P4 Register 00E8h Port P4 Register 00E9h Port P4 Direction Register 00E8h Port P4 Direction Register 00EAh Port P4 Direction Register		-		
00DAh 00DBh 00DCh 00DDh 00DFh 00DFh 00DEh 00DEh 00E1h Port P0 Register 00E1h Port P1 Register 00E1h Port P1 Register 00E1h Port P0 Direction Register 00E3h Port P1 Direction Register 00E4h Port P2 Register 00E4h Port P3 Register 00E6h Port P2 Register 00E6h Port P3 Direction Register 00E7h Port P3 Direction Register 00E8h Port P4 Register 00E8h Port P4 Register 00E8h Port P4 Direction Register 00E8h Port P4 Direction Register 00E8h Port P4 Register 00E8h Port P4 Direction Regist				
00DBh 00DCh 00DDh 00DEh 00DFh 00Eh 00E0h Port P0 Register 00E1h Port P1 Register 00E2h Port P1 Direction Register 00E2h Port P1 Direction Register 00E3h Port P2 Direction Register 00E3h Port P3 Register 00E5h Port P3 Register 00E7h Port P3 Direction Register 00E7h Port P3 Direction Register 00E7h Port P4 Register 00E8h Port P4 Register 00E8h Port P4 Direction Register 00EAh Port P4 Direction Register <				
GODCh 00DDh OODFh 00DFh OOE0h Port P0 Register O0E1h Port P1 Register O0E1h Port P1 Direction Register O0E2h Port P0 Direction Register O0E3h Port P1 Direction Register O0E3h Port P2 Register O0E4h Port P3 Register O0E6h Port P3 Register O0E6h Port P3 Direction Register O0E6h Port P3 Direction Register O0E7h Port P4 Register O0E8h Port P4 Register O0E9h Port P4 Direction Register O0E0h Port P4 Direction Register <t< td=""><td></td><td></td><td></td><td></td></t<>				
OODDh OODEh OODFh 00DFh OOE0h Port P0 Register PO XXh O0E1h Port P1 Register P1 XXh O0E2h Port P0 Direction Register PD0 O0h O0E3h Port P1 Direction Register PD0 O0h O0E4h Port P2 Register PD1 O0h O0E5h Port P3 Register P2 XXh O0E6h Port P2 Direction Register PD2 O0h O0E7h Port P2 Direction Register PD3 O0h O0E8h Port P4 Register PP3 O0h O0E8h Port P4 Direction Register PD4 ONh O0E8h Port P4 Direction Register PD4 ONh O0E8h O0E0 ONh ONh O0E8h O0E0 ONh ONh O0E9h O0E0 ONh ONh O0E9h O0E0 ONh ONh O0E9h O0E0 ONH ONh O0E9h <td></td> <td></td> <td></td> <td></td>				
00DEh 00DFh 00E0h Port P0 Register P0 XXh 00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E6h Port P2 Direction Register P3 XXh 00E6h Port P3 Direction Register PD2 00h 00E7h Port P4 Register PA XXh 00E9h Port P4 Register PA XXh 00E9h Port P4 Direction Register PD4 00h 00E8h POT P4 Direction Register PD4 00h 00E8h POT P4 Direction Register PD4 00h 00E8h POT P4 Direction Register PD4 00h 00E0h POT P4 Direction Register PD4 00h 00E0h POT P4				
00DFh Port P0 Register P0 XXh 00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E3h Port P2 Register P2 XXh 00E5h Port P3 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E8h Port P4 Direction Register PD4 00h 00E8h Port P4 Direction Register PD4 00h 00E8h Port P4 Direction Register PD4 00h 00EBh 00EA 00h 00h 00ECh 00ECh 00h 00h 00EDh 00EBh 00EBh 00EBh 00F3h 00F3h 00F3h 00F3h 00F3h 00F4h 00F5h 00F6h				
00E0h Port P0 Register P0 XXh 00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E5h Port P2 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h P0t P4 Direction Register PD4 00h 00EBh P0t P4 Direction Register PD4 00h 00EDh P0t P4 Direction Register PD4 00h 00EDh P0t P4 Direction Register PD4 00h 00EDh P0t P4 Direction Register PD4 00h 00Ebh P0t P4 Direction Register PD4 00h 00Eh P0t P4 P0t P4 P0h 00Eh P0t P4 P0t P4 </td <td>00DEh</td> <td></td> <td></td> <td></td>	00DEh			
00E0h Port P0 Register P0 XXh 00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E5h Port P2 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h P0t P4 Direction Register PD4 00h 00EBh P0t P4 Direction Register PD4 00h 00EDh P0t P4 Direction Register PD4 00h 00EDh P0t P4 Direction Register PD4 00h 00EDh P0t P4 Direction Register PD4 00h 00Ebh P0t P4 Direction Register PD4 00h 00Eh P0t P4 P0t P4 P0h 00Eh P0t P4 P0t P4 </td <td>00DFh</td> <td></td> <td></td> <td></td>	00DFh			
00E1h Port P1 Register P1 XXh 00E2h Port P0 Direction PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E6h Port P3 Register P3 XXh 00E6h Port P3 Direction Register PD2 00h 00E7h Port P4 Spirection Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h Port P4 Direction Register PD4 00h 00EAh Port P4 Direction Register PD4 00h 00EDh O0ECh 00EDh 00EDh 00ECh 00EDh 00EDh 00EDh 00Eh 00Eh 00Eh 00Eh 00Fh 00Fh 00Eh 00Eh 00Fh 00Fh 00Fh 00Eh 00Fh 00Fh 00Fh 00Fh 00Fh 00Fh 00Fh 00Fh 00Fh 00Fh		Port P0 Register	PO	XXh
00E2h Port P0 Direction Register PD0 00h 00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E5h Port P3 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h 00EAh 00H 00EAh 00EAh Port P4 Direction Register PD4 00h 00EBh 00EAh 00h 00H 00EDh 00EBh 00EAh 00H 00EBh 00EBh 00EAh 00EAh 00EBh 00EAH 00EAH 00EAH 00EBh 00EAH 00EAH 00EAH 00EAH 00EAH 00EAH 00EAH 00F3h 00F3h 00EAH 00EAH 00F4h 00EAH 00EAH 00EAH 00F8h 00F9h		Port P1 Pogistor		
00E3h Port P1 Direction Register PD1 00h 00E4h Port P2 Register P2 XXh 00E6h Port P3 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E7h Pot P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h		Port Do Discretica Desistes		
00E4h Port P2 Register P2 XXh 00E5h Port P3 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h P0T P4 Direction Register PD4 00h 00ECh O0EOBh PD4 00h 00ECh P0CDH PD4 00h 00ECh PD4 PD4 00h 00ECh P0CDH PD4 00h 00ECh P0CDH PD4 00h 00F3h P0CDH PD4		Port Pu Direction Register		
00E5h Port P3 Register P3 XXh 00E6h Port P2 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00E9h P0E9h PD4 00h 00EAh Port P4 Direction Register PD4 00h 00EDh PD5 PD4 00h 00ECh PD6 PD7 PD8 PD8 00EDh PD8 PD9 PD9 PD9 PD9 00E0h PD9 PD4 PD9				
00E6h Port P2 Direction Register PD2 00h 00E7h Port P3 Direction Register PD3 00h 00E8h Port P4 Register P4 XXh 00EAh Port P4 Direction Register PD4 00h 00EBh 00ECh 00 00 00ECh 00EDh 00ECh 00ECh 00EFh 00F0h 00F0h 00F0h 00F3h 00F3h 00F3h 00F3h 00F6h 00F7h 00F8h 00F8h 00F8h 00F8h 00F8h 00F8h 00F8h 00F8h 00F8h 00F8h 00FCh 00FDh 00FDh 00FDh 00FEh 00FDh 00FDh 00FDh	00E4h	Port P2 Register		XXh
00E7h Port P3 Direction Register P4 XXh 00E8h Port P4 Register P4 XXh 00EAh Port P4 Direction Register PD4 00h 00EBh 00ECh 00 00 00EDh 00ECh 00ECh 00ECh 00EFh 00F0h 00ECh 00ECh 00F1h 00F3h 00F3h 00F3h 00F3h 00F4h 00F3h 00F3h 00F6h 00F8h 00F8h 00F8h 00F8h 00F9h 00F8h 00F8h 00FBh 00FCh 00FCh 00FCh 00FDh 00FCh 00FCh 00FCh	00E5h	Port P3 Register		XXh
00E7h Port P3 Direction Register P4 XXh 00E8h Port P4 Register P4 XXh 00EAh Port P4 Direction Register PD4 00h 00EBh 00ECh 00 00 00EDh 00ECh 00ECh 00ECh 00EFh 00F0h 00ECh 00ECh 00F1h 00F3h 00F3h 00F3h 00F3h 00F4h 00F3h 00F3h 00F6h 00F8h 00F8h 00F8h 00F8h 00F9h 00F8h 00F8h 00FBh 00FCh 00FCh 00FCh 00FDh 00FCh 00FCh 00FCh	00E6h	Port P2 Direction Register	PD2	00h
00E8h Port P4 Register P4 XXh 00E9h 00EAh Port P4 Direction Register PD4 00h 00EBh 00ECh 00EDh 00EDh </td <td></td> <td>Port P3 Direction Register</td> <td></td> <td></td>		Port P3 Direction Register		
00E9h O0EAh Port P4 Direction Register PD4 00h 00EBh O0ECh O0EDh O0EDh O0ECh O0EDh O0ECh O0EDh O0ECh O0ECh <td></td> <td></td> <td></td> <td></td>				
00EAh Port P4 Direction Register PD4 00h 00EBh		Fort F4 Register	F4	***************************************
00EBh 00ECh 00EDh 00Ebh 00EFh 00Eh 00F0h 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00F9h 00FBh 00FCh 00FCh 00FDh			:	0.01
00ECh 00EDh 00EFh 00Fh 00F0h 00F0h 00F1h 00F3h 00F3h 00F4h 00F6h 00F6h 00F7h 00F8h 00F9h 00F9h 00FBh 00FCh 00FCh 00FDh		Port P4 Direction Register	PD4	00h
00EDh 00EEh 00Fh 00F0h 00F0h 00F1h 00F2h 00F3h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh 00FDh 00FCh 00FDh 00FCh				
00EEh 00Fh 00F0h 00F0h 00F1h 00F0h 00F2h 00F3h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh 00FDh 00FCh 00FDh 00FCh 00FEh 00FCh	00ECh			
00EEh 00Fh 00F0h 00F0h 00F1h 00F0h 00F2h 00F3h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh 00FDh 00FCh 00FDh 00FCh 00FEh 00FCh	00EDh			
00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FBh 00FCh 00FDh 00FDh				
00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00F8h 00F8h 00F8h 00FBh 00FCh 00FDh 00FEh				
00F1h 00F2h 00F3h 00F4h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FAh 00FBh 00FBh 00FBh 00FBh 00FCh 00FCh 00FDh 00FCh				
00F2h 00F3h 00F4h 00F5h 00F6h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FCh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh 00FBh				
00F3h				
00F4h 00F5h 00F6h 00F6h 00F7h 00F8h 00F9h 00FAh 00FAh 00FBh 00FCh 00FCh 00FDh 00FCh 00FEh 00FCh				
00F5h	00F3h			
00F5h	00F4h			
00F6h 00F7h 00F8h 00F9h 00F9h 00FAh 00FBh 00FCh 00FCh 00FDh 00FEh 00FEh				
00F7h		1		
00F8h				
00F9h				
00FAh				
00FBh				
00FCh	00FAh			
00FCh	00FBh			
00FDh			 	
00FEh		+		+
UUFFN				
	00FFh			

Note

Table 4.5 SFR Information (5) (1)

A -l -l	Dominton.	Ob I	A44 D4
Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
		TRBCR	00h
0108h	Timer RB Control Register		
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch		TRBPRE	FFh
	Timer RB Prescaler Register		
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h			
0119h			
011Ah			
011Bh			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
	Timer NO General Register A	TRUGRA	
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh	1		FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
	Timer No General Negisler G	INCONC	
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
	Timer RC Control Register 2	TRCCR2	00011000b
	Times DO Disited Eites Experies Colort De 11		
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h	33		
0135h			
0136h			
0137h			
0138h			
			ļ
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			
0.0111	I .		L

Note:

^{1.} The blank areas are reserved and cannot be accessed by users.

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
0140h	register	Gymbol	Alter Neset
0141h			
0141h			
0142h			
0144h			
0144II 0145h			
0145h			
0146H 0147h			
014711			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0167H			
0168n			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			

Note:

Table 4.7 SFR Information (7) (1)

	5		
Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	-		
0185h			
0186h			+
0187h			
	LIADTO D' O L AD L'A	LICOR	1001
0188h	UART0 Pin Select Register	U0SR	00h
0189h			
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch			
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
	1/O Function Fin Select Register		
0190h	Low-Voltage Signal Mode Control Register	TSMR	00h
0191h			
0192h			
0193h			
0194h			
0195h			†
0196h			+
			ļ
0197h			4
0198h			
0199h			
019Ah			
019Bh			
019Ch			
019Dh			+
019Eh			
			_
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			1
01A4h			
01A5h			+
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			†
01ADh			+
			
01AEh			4
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h	· · ·		
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
	I .	 	+
01BBh			
01BBh			
01BBh 01BCh			
01BBh 01BCh 01BDh			
01BBh 01BCh			

Note

Table 4.8 SFR Information (8) (1)

14510 4.0	Of it information (o) ()		
Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E1H	T dii op control (cegister i	1 61(1	0011
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E7H			
01E8f1			
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh	D (D) D () D () D	5:555	
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h			
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh			
01FCh	INT Input Filter Select Register 0	INTF	00h
01FDh			1
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh	, ,		<u> </u>
X: Undefined	<u>L</u>		

Note

Table 4.9 SFR Information (9) (1)

Address	Register	Symbol	After Reset
02C0h	SCU Control Register 0	SCUCR0	00h
02C1h	SCU Mode Register	SCUMR	00h
02C2h	SCU Timing Control Register 0	SCTCR0	00000011b
02C3h	SCU Timing Control Register 1	SCTCR1	0000001b
02C4h	SCU Timing Control Register 2	SCTCR2	00010000b
02C5h	SCU Timing Control Register 3	SCTCR3	00h
02C6h	SCU Channel Control Register	SCHCR	00h
02C7h	SCU Channel Control Counter	SCUCHC	00h
02C8h	SCU Flag Register	SCUFR	00h
02C9h	SCU Status Counter	SCUSTC	00h
02CAh	SCU Secondary Counter Set Register	SCSCSR	00000111b
02CBh	SCU Secondary Counter	SCUSCC	00000111b
02CCh			
02CDh			
02CEh	SCU Destination Address Register	SCUDAR	00h
02CFh			00001100b
02D0h	SCU Data Buffer Register	SCUDBR	00h
02D1h			00h
02D2h	SCU Primary Counter	SCUPRC	00h
02D3h			00h
02D4h			
02D5h			
02D6h			
02D7h			
02D8h			
02D9h			
02DAh			
02DBh			
02DCh	Touch Sensor Input Enable Register 0	TSIER0	00h
02DDh	Touch Sensor Input Enable Register 1	TSIER1	00h
02DEh	Touch Sensor Input Enable Register 2	TSIER2	00h
02DFh			
:			
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area	DTCDO	XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h 2C44h			XXh
			XXh
2C45h			XXh
2C46h			XXh XXh
2C47h 2C48h	DTC Control Data 1	DTCD1	XXh
2C48h	DIO CONITOI DATA I	וטטוט	XXh
2C49fi 2C4Ah			XXh
2C4An			XXh
2C4Bn			XXh
2C4Ch 2C4Dh			XXh
2C4Dh 2C4Eh			XXh
2C4En			XXh
204FII			AAII

Note:

The blank areas are reserved and cannot be accessed by users.

Table 4.10 SFR Information (10) (1)

	. ,		1 16 5
Address	Register	Symbol	After Reset
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h	-		XXh
2C57h	4		XXh
	DTO Control Data 0	DTODO	
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	DTC Control Data 4	D10D4	
			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	210 00111101 2010 0	2.020	XXh
2C6Ah	-		XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h	1		XXh
2C73h			XXh
2C74h	-		XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch	1		XXh
2C7Dh	1		XXh
	4		XXh
2C7Eh	-		
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h		1	XXh
2C84h	1		XXh
2C85h	1		XXh
2C86h	1		XXh
2C87h	1	1	XXh
	DTC Control Data 0	DTODO	
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh	1		XXh
2C8Eh	1		XXh
2C8Fh	1		XXh
ZCOFII V. Undofined	1		AAII

Note

Table 4.11 SFR Information (11) (1)

A -l -l	De attaca	O	A# D
Address	Register	Symbol	After Reset
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h	1		XXh
2C92h	-		XXh
2C93h			XXh
2C94h			XXh
2C95h	-		XXh
2C96h			XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h	- Bro control Bata 11	510511	XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch	-		XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh	†		XXh
	DTO O ID	DTOD40	
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h	1		XXh
2CA3h	1		XXh
	-		
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
	4		
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh	-		XXh
2CABh			XXh
2CACh			XXh
2CADh	-		XXh
	_		
2CAEh			XXh
2CAFh			XXh
2CB0h	DTC Control Data 14	DTCD14	XXh
	DTO GOTHIOI Data 14	B10B14	
2CB1h			XXh
2CB2h			XXh
2CB3h	1		XXh
2CB4h	-		XXh
2CB5h			XXh
2CB6h			XXh
2CB7h	-		XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh	1		XXh
	-		
2CBBh	-		XXh
2CBCh			XXh
2CBDh			XXh
2CBEh	1		XXh
	-		
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h	1		XXh
	4		
2CC2h			XXh
2CC3h			XXh
2CC4h	1		XXh
	-		XXh
2CC5h	-		
2CC6h			XXh
2CC7h	1		XXh
	DTC Control Data 17	DTCD17	
2CC8h	DTC Control Data 17	ווסטוו	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh	1		XXh
	4		
2CCCh			XXh
2CCDh			XXh
2CCEh	1		XXh
	-		
2CCFh			XXh
		-	

Note:

Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h	1		XXh
2CD3h	1		XXh
2CD4h	1		XXh
2CD5h	1		XXh
2CD6h	1		XXh
2CD7h	1		XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h	1		XXh
2CDAh	1		XXh
2CDBh	1		XXh
2CDCh	†		XXh
2CDDh	+		XXh
2CDEh	+		XXh
2CDFh	+		XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h	- Dro dominor Bana 20	5.0520	XXh
2CE2h	-		XXh
2CE3h	-		XXh
2CE4h	-		XXh
2CE5h	-		XXh
2CE6h	4		XXh
2CE7h	1		XXh
2CE7h	DTC Control Data 21	DTCD21	
2CE9h	DTC Control Data 21	DICDZI	XXh
	1		XXh
2CEAh	1		XXh
2CEBh	1		XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h	_		XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h]		XXh
2CFAh]		XXh
2CFBh]		XXh
2CFCh	1		XXh
2CFDh	1		XXh
2CFEh	1		XXh
2CFFh	1		XXh
2D00h			
			1

Note:

^{1.} The blank areas are reserved and cannot be accessed by users.

Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
: FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:	Option Function defect (register 2	01.02	(14016-1)
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:	Libo		
FFEBh	ID3		(Note 2)
FFEFh	ID4		(Note 2)
•			,
FFF3h	ID5		(Note 2)
:	Lipa		Tar. a
FFF7h	ID6		(Note 2)
: FFFBh	ID7		(Note 2)
:	101		(14010 2)
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

^{1.} The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.

^{2.} The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	-20°C ≤ Topr ≤ 85°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

0	Parameter		0 1111	Standard			11-2		
Symbol		r alallictel		Conditions	Min.	Тур.	Max.	Unit	
Vcc/AVcc	Supply voltage					1.8		5.5	V
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage	Other th	nan CMOS ir	put		0.8 Vcc	_	Vcc	V
		CMOS		Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc		Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc		Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc		Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc		Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc		Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc		Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	_	Vcc	V
		Externa	l clock input	(XOUT)		1.2	_	Vcc	V
VIL	Input "L" voltage	Other th	an CMOS ir	nput		0	_	0.2 Vcc	V
		CMOS	Input level	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0		0.55 Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0		0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0		0.35 Vcc	V
		Externa	l clock input	(XOUT)		0	_	0.4 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins Iон(р	eak)		_	_	-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins Iон(а	vg)		_	_	-80	mA
IOH(peak)	Peak output "H"	Drive ca	apacity Low			_	_	-10	mA
, ,	current		apacity High			_		-40	mA
IOH(avg)	Average output	Drive ca	apacity Low			_		-5	mA
	"H" current	Drive ca	apacity High			_	_	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of	all pins IOL(p	eak)		_	_	160	mA
IOL(sum)	Average sum output "L" current	Sum of	all pins IOL(a	vg)		_	_	80	mA
IOL(peak)	Peak output "L"	Drive ca	apacity Low			_	_	10	mA
	current		apacity High			_	_	40	mA
IOL(avg)	Average output	Drive ca	apacity Low			_	_	5	mA
	"L" current	Drive ca	apacity High			_	_	20	mA
f(XIN)	XIN clock input osc	cillation fr	equency		2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
fOCO40M	When used as the	count source for timer RC (3)			2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
_	System clock frequ	iency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
		•			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(BCLK)	CPU clock frequer	су			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
		-			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz

Notes:

- 1. Vcc = 1.8 V to 5.5 V at Topr = -20°C to 85°C (N version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5 V.




Figure 5.1 Ports P0 to P4 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

Cymphol	Doromotor		Cand	itiono		Standard	l	l loit
Symbol	Parameter		Conditions		Min.	Тур.	Max.	Unit
_	Resolution		Vref = AVcc		_	_	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±3	LSB
			Vref = AVcc = 3.3 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
			Vref = AVcc = 2.2 V	AN0 to AN7 input AN8 to AN11 input	_	_	±5	LSB
		8-bit mode	Vref = AVcc = 5.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 3.3 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 3.0 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
			Vref = AVcc = 2.2 V	AN0 to AN7 input AN8 to AN11 input	_	_	±2	LSB
φAD	A/D conversion clock		4.0 V ≤ Vref = AVcc ≤	5.5 V ⁽²⁾	2	_	20	MHz
			3.2 V ≤ Vref = AVcc ≤	5.5 V ⁽²⁾	2	_	16	MHz
				5.5 V ⁽²⁾	2	_	10	MHz
			2.2 V ≤ Vref = AVcc ≤	5.5 V ⁽²⁾	2	_	5	MHz
_	Tolerance level impedance	е			_	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVcc = 5.0 V, ¢	AD = 20 MHz	2.2	_	_	μS
		8-bit mode	Vref = AVcc = 5.0 V, (AD = 20 MHz	2.2			ms
tsamp	Sampling time		φAD = 20 MHz		8.0	_	_	μS
IVref	Vref current		Vcc = 5.0 V, XIN = f1	= φAD = 20 MHz	_	45	_	μА
Vref	Reference voltage				2.2	_	AVcc	V
VIA	Analog input voltage (3)				0	_	Vref	V
OCVREF	On-chip reference voltage		$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	z	1.19	1.34	1.49	V

Notes:

- 1. Vcc/AVcc = Vref = 2.2 V to 5.5 V, Vss = 0 V at Topr = -20°C to 85°C (N version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		I lad		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	_	_	times
_	Byte program time		_	80	500	μS
_	Block erase time		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		0	_	60	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	_	_	year

Notes:

- 1. Vcc = 2.7 V to 5.5 V at Topr = 0°C to 60°C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

- However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Falanetei	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance (2)		10,000 (3)	_	_	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1,500	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	1,500	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)			0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled				30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20	_	85	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	_	_	year

Notes:

- 1. Vcc = 2.7 V to 5.5 V at Topr = -20° C to 85°C (N version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Faranietei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (2)		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (2)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 (2)		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 (2)		3.55	3.80	4.05	V
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	_	6	150	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μS

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = -20° C to 85°C (N version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	2.00	2.20	2.40	V
<u> </u>	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.30	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
	detection 1 circuit	Vdet1_6 to Vdet1_F selected	_	0.10	_	V
	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_0 - 0.1) V	_	60	150	μ\$
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		_	_	100	μS

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $Topr = -20 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ (N version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.8	Voltage Detection 2 Circuit Electrical Characteristics
-----------	--

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.10	_	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	_	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		_	_	100	μS

Notes:


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $Topr = -20 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ (N version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.9 Power-on Reset Circuit (2)

Symbol	Parameter	Condition -		Standard		Unit
Symbol	Parameter		Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(Note 1)	0	_	50000	mV/msec

Notes:

- 1. The measurement condition is Topr = -20° C to 85°C (N version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



Notes

- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	Parameter	Condition	Min.	Тур.	Max.	Unit
_	High-speed on-chip oscillator frequency after reset	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	38.4	40	41.6	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	35.389	36.864	38.338	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 1.8 V to 5.5 V -20°C ≤ Topr ≤ 85°C	30.72	32	33.28	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	_	0.5	3	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	400	_	μА

Notes:

- 1. Vcc = 1.8 V to 5.5 V, $Topr = -20^{\circ}\text{C}$ to 85°C (N version), unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
	i arailletei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60	125	250	kHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	_	30	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	2	_	μΑ

Note:

1. Vcc = 1.8 V to 5.5 V, $Topr = -20^{\circ}\text{C}$ to 85°C (N version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Unit		
Symbol			Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		_	_	2000	μS

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.13 Electrical Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol		raiaillelei			Min.	Тур.	Max.	Offic
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	Iон = −20 mA	Vcc - 2.0	_	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5 V	Іон = -200 μА	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	_	_	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	_	_	2.0	V
		XOUT	Vcc = 5 V	IOL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SCL2, SDA2			0.1	1.2	_	V
		RESET			0.1	1.2		V
Іін	Input "H" cu	rrent	VI = 5 V, Vcc = 5.0 V				5.0	μΑ
lıL	Input "L" cu	rrent	VI = 0 V, Vcc = 5.0 V		_	_	-5.0	μΑ
RPULLUP	Pull-up resis	stance	$V_1 = 0 \text{ V}, \text{ Vcc} = 5.0 \text{ V}$		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
VRAM	RAM hold v	oltage	During stop mode		1.8			V

Note:

^{1. 4.2} V ≤ Vcc ≤ 5.5 V at Topr = −20°C to 85°C (N version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.14 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20° C to 85°C (N version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Cymbol	i didiliotoi		Condition	Min.	Тур.	Max.	01111
Icc	Power supply current (Vcc = 3.3 V to 5.5 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6.5	15	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3		mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1		1		mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5	_	μА

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C)

Table 5.15 External Clock Input (XOUT)

Symbol Parameter	Parameter		Standard		
	raidilletei	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	_	ns	
twh(xout)	XOUT input "H" width	24	_	ns	
twl(xout)	XOUT input "L" width	24	_	ns	




Figure 5.4 External Clock Input Timing Diagram when Vcc = 5 V

Table 5.16 TRAIO Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	_	ns
twh(traio)	TRAIO input "H" width	40	_	ns
tWL(TRAIO)	TRAIO input "L" width	40	_	ns




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table	5 17	Serial	Interface
Iable	J. I /	Seliai	michiace

Symbol	Parameter	Stan	Unit	
	Falanetei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200	_	ns
tW(CKH)	CLKi input "H" width	100	_	ns
tW(CKL)	CLKi input "L" width	100	_	ns
td(C-Q)	TXDi output delay time	_	50	ns
th(C-Q)	TXDi hold time	0	_	ns
tsu(D-C)	RXDi input setup time	50	_	ns
th(C-D)	RXDi input hold time	90	_	ns

i = 0 to 2




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.18 External Interrupt $\overline{\text{INTi}}$ (i = 0 to 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter	Stan	Unit	
Symbol	Faidilletei	Min.	Max.	Oill
tW(INH)	INTi input "H" width, Kli input "H" width	250 ⁽¹⁾	_	ns
tW(INL)	INTi input "L" width, Kli input "L" width	250 (2)	-	ns

Notes:

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.19 Electrical Characteristics (3) [2.7 V \leq Vcc < 4.2 V]

Symbol		Parameter	Condition		Standard			Unit
Symbol		raiailletei			Min.	Тур.	Max.	Offic
Vон	Output "H"	Other than XOUT	Drive capacity High	Iон = −5 mA	Vcc - 0.5	_	Vcc	V
	voltage		Drive capacity Low	IOH = −1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High	IoL = 5 mA	_	_	0.5	V
	voltage		Drive capacity Low	IoL = 1 mA	_	_	0.5	V
		XOUT		IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SCL2, SDA2	Vcc = 3.0 V		0.1	0.4	_	V
		RESET	Vcc = 3.0 V		0.1	0.5	_	V
Iн	Input "H" cu	rrent	$V_1 = 3 V, V_{CC} = 3.0 V$		_	_	4.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V		_	_	-4.0	μΑ
RPULLUP	Pull-up resis	ull-up resistance VI = 0 V, Vcc = 3.0 V		42	84	168	kΩ	
RfXIN	Feedback resistance	XIN			_	0.3	_	МΩ
VRAM	RAM hold v	oltage	During stop mode		1.8	_	_	V

Note:

^{1. 2.7} V ≤ Vcc < 4.2 V at Topr = −20°C to 85°C (N version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.20 Electrical Characteristics (4) [2.7 V \leq Vcc < 3.3 V] (Topr = -20° C to 85°C (N version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			
				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 2.7 V to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		3.5	10	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	7.5	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8		1.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0		90	390	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5	_	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C)

Table 5.21 External Clock Input (XOUT)

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei	Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	50	_	ns
twh(xout)	XOUT input "H" width	24	_	ns
twl(xout)	XOUT input "L" width	24	_	ns




Figure 5.8 External Clock Input Timing Diagram when Vcc = 3 V

Table 5.22 TRAIO Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Unit
tc(TRAIO)	TRAIO input cycle time	300	_	ns
twh(traio)	TRAIO input "H" width	120	_	ns
tWL(TRAIO)	TRAIO input "L" width	120	_	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.23 Senai Interrace	Table	5.23	Serial	Interface
----------------------------	--------------	------	--------	-----------

Symbol	Parameter	Stan	Unit	
	Farameter	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	300	_	ns
tW(CKH)	CLKi input "H" width	150	_	ns
tW(CKL)	CLKi Input "L" width	150	_	ns
td(C-Q)	TXDi output delay time	_	80	ns
th(C-Q)	TXDi hold time	0	_	ns
tsu(D-C)	RXDi input setup time	70	_	ns
th(C-D)	RXDi input hold time	90	_	ns

i = 0 to 2




Figure 5.10 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.24 External Interrupt $\overline{\text{INTi}}$ (i = 0 to 3) Input, Key Input Interrupt $\overline{\text{Kli}}$ (i = 0 to 3)

Symbol	Parameter	Stan	Unit	
Symbol	Faidilletei	Min.	Max.	Oill
tW(INH)	INTi input "H" width, Kli input "H" width	380 (1)	_	ns
tW(INL)	INTi input "L" width, Kli input "L" width	380 (2)	-	ns

Notes:

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.11 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 5.25 Electrical Characteristics (5) [1.8 $V \le Vcc < 2.7 V$]

Symbol	Parameter		Condition		Standard			Unit
Symbol		Parameter	Condition		Min. Typ. Max.		Max.	Offic
Vон	Output "H"	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	_	Vcc	V
	voltage		Drive capacity Low	Iон = −1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High	IoL = 2 mA	_	_	0.5	V
voltage	voltage		Drive capacity Low	IoL = 1 mA	_	_	0.5	V
		XOUT		IOL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SCL2, SDA2			0.05	0.20	_	V
Iн	Input "Ll" ou		V _I = 2.2 V, V _{CC} = 2.2 V		0.00	0.20	4.0	ļ .
	Input "H" current		, , , , , , , , , , , , , , , , , , ,		_			μA
lıL	Input "L" current		$V_1 = 0 \text{ V}, \text{ Vcc} = 2.2 \text{ V}$		_		-4.0	μА
RPULLUP	Pull-up resistance		$V_1 = 0 V, V_{CC} = 2.2 V$		70	140	300	kΩ
RfXIN	Feedback resistance	XIN				0.3	_	ΜΩ
VRAM	RAM hold v	oltage	During stop mode		1.8	_	_	V

Note:

^{1. 1.8} V ≤ Vcc < 2.7 V at Topr = −20°C to 85°C (N version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.26 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20° C to 85°C (N version), unless otherwise specified.)

Symbol	Parameter	Condition			Standar		Unit
- Jynnbol	i didiliotoi			Min. Typ.		Max.	Oint
(Vc Sing out	Power supply current (Vcc = 1.8 V to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2		mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7	_	mA		
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μΑ
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2	5	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	5		μА

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C)

Table 5.27 External Clock Input (XOUT)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(XOUT)	XOUT input cycle time	200	_	ns
twh(xout)	XOUT input "H" width	90	_	ns
twl(xout)	XOUT input "L" width	90	_	ns




Figure 5.12 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 5.28 TRAIO Input

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	500	_	ns
tWH(TRAIO)	TRAIO input "H" width	200	_	ns
tWL(TRAIO)	TRAIO input "L" width	200	_	ns




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.29 Serial Interface	Table	5.29	Serial	Interface
-----------------------------	--------------	------	--------	-----------

Symbol	Parameter Sta		dard	Unit	
	Farameter	Min.	Max.	Offic	
tc(CK)	CLKi input cycle time	800	_	ns	
tW(CKH)	CLKi input "H" width	400	_	ns	
tW(CKL)	CLKi input "L" width	400	_	ns	
td(C-Q)	TXDi output delay time	_	200	ns	
th(C-Q)	TXDi hold time	0	_	ns	
tsu(D-C)	RXDi input setup time	150	_	ns	
th(C-D)	RXDi input hold time	90	_	ns	

i = 0 to 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.30 External Interrupt INTi (i = 0 to 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
Symbol	Faidilletei	Min.	Max.	Offic
tW(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	_	ns
tW(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	-	ns

Notes:

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.15 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

R8C/33T Group Package Dimensions

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



RF\	/ISI	ON	HIST	TORY
	/ IOI	OIN	ПІО	

R8C/33T Group Datasheet

Rev.	Date		Description
Nev.	Date	Page	Summary
1.00	Mar 16, 2010	_	First Edition issued
1.10	Apr 26, 2011	All pages	"UART1" deleted
		3	Table 1.2 revised, Note 1 deleted
		4	Table 1.3, Note 1, Figure 1.1 revised
		5	Figure 1.2 revised
		6	Figure 1.3 revised
		7	Table 1.4 revised
		8	Table 1.5 revised
		12	3.1 "The internal ROM with address 0FFFFh." deleted
		14	Table 4.2 revised
		18	Table 4.6 revised
		19	Table 4.7 revised
		26	Table 5.1 revised
		27	Note 1 revised
		29	Table 5.3, Note 1 revised
		31	Table 5.5, Note 1, Note 7 revised, and Note 8 added
		32	Note 1 of Table 5.6 and Table 5.7 revised
		33	Note 1 of Table 5.8 and Table 5.9 revised
		34	Table 5.10, Note 1 of Table 5.10 and Table 5.11 revised
		35	Table 5.13, Note 1 revised
		36	Table 5.14 revised
		39	Table 5.19, Note 1 revised
		40	Table 5.20 revised
		43	Table 5.25, Note 1 revised
		44	Table 5.26 revised

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

— The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of register settings and pins are undefined at the reset signal is applied to the external reset pin, the states of register settings.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-565-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel: +86-21-8577-1818, Fax: +86-21-6887-7589 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2886-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea 7ei: 482-2-588-3737, Fax: +82-2-588-5141

© 2011 Renesas Electronics Corporation. All rights reserved.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MB90F346APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1 MB90F462APMC-GS-NE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1 MB96F346RSBPMC-GS-N2E2 MB96F683RBPMC-GSAE1 R5F11BGEAFB#30 DF3026XBL25V S912ZVFP64F1VLL R4F24268NVRFQV R5F107DEGSP#X0 R5F11B7EANA#U0 R5F21172DSP#U0 M30622F8PGP#U3C MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMC-GE1 MB96F346RSAPQCR-GS-N2E2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GSE1 MB96F646RBPMC-GSE1 XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB96F018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1 MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP#U3A DF2239FA20IV HD64F3672FPV R5F104AEASP#V0 R5F100BCANA#U0 R5F100BFANA#U0 S9S12H256J2VFVER R5F100ACASP#V0