General Description
The MAX1775 dual, step-down DC-DC converter generates both the main ( +3.3 V at over 2 A ) and core $(+1.8 \mathrm{~V}$ at up to 1.5 A$)$ supplies for a complete power solution for PDAs, subnotebooks, and other hand-held devices. The main output is adjustable from +1.25 V to +5.5 V . The core output is adjustable from 1 V to 5 V . Both switching converters operate at up to 1.25 MHz for small external components and use synchronous rectifiers to achieve efficiencies up to $95 \%$. Operation with up to $100 \%$ duty cycle provides the lowest possible dropout voltage to extend useful battery life.
The MAX1775 accepts inputs from +2.7 V up to +28 V , allowing use with many popular battery configurations as well as AC-DC wall adapters. Digital soft-start reduces battery current surges at power-up. Both the main and core converters have separate shutdown inputs. The MAX1775 comes in a small 16-pin QSOP package.
The MAX1775 evaluation kit is available to help reduce design time.

- Dual, High-Efficiency, Synchronous Rectified Step-Down Converter
- Main Power

Adjustable from +1.25 V to +5.5 V
Over 2A Load Current
Up to 95\% Efficiency

- Core Power

Adjustable from 1V to 5V
Internal Switches
Up to 1.5A Load Current
Up to 92\% Efficiency

- 100\% (max) Duty Cycle
- Up to 1.25MHz Switching Frequency
- Input Voltage Range from +2.7V to +28V
- 170 1 A Quiescent Current
- $5 \mu \mathrm{~A}$ Shutdown Current
- Digital Soft-Start
- Independent Shutdown Inputs

Applications
Hand-Held Computers
PDAs
Internet Access Tablets
POS Terminals
Subnotebooks

Pin Configuration

|  |  |  |
| :---: | :---: | :---: |
|  |  | 16 LXC |
|  |  | 15 INC |
|  | MAXINV | 14 GND |
|  | MAX1775 | 13 FBC |
|  |  | 12 CS - |
|  |  | $11 \mathrm{CS}+$ |
|  |  | 10 FBM |
|  |  | 9 REF |
|  | 16 QSOP |  |

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX 1775 EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |

Typical Operating Circuit


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# Dual-Output Step-Down <br> DC-DC Converter for PDA/Palmtop Computers 

## ABSOLUTE MAXIMUM RATINGS

| IN, SHDNM, CVH to GN | 0.3V to +30V |
| :---: | :---: |
| IN to CVH, PDRV ........... | -0.3V to +6V |
| PDRV to GND.. | . $\left(\mathrm{V}_{\text {CVH }}-0.3 \mathrm{~V}\right)$ to ( $\left.\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}\right)$ |
| PGND to GND | ..............-0.3V to +0.3V |
| All Other Pins to GND | .-0.3V to +6V |
| Core Output Short Circu | Continuous |

Continuous Power Dissipation
16-Pin QSOP (derate $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).......... 571 mW
Operating Temperature
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature ........................................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VIN}=+12 \mathrm{~V}, \mathrm{~V}_{\text {MAIN }}=\mathrm{V}\right.$ INC $=\mathrm{V}_{\mathrm{CS}}-=\mathrm{V}_{\mathrm{CS}}+=+3.3 \mathrm{~V}, \mathrm{~V}$ CORE $=+1.8 \mathrm{~V}$, Circuit of Figure $4, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | VIN |  | 2.7 |  | 28 | V |
| Input Quiescent Supply Current | IIN | $\begin{aligned} & V_{F B M}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V}, \\ & \mathrm{~V} \overline{\mathrm{SHDNM}}=\mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V} \end{aligned}$ |  | 15 | 30 | $\mu \mathrm{A}$ |
| CS- Quiescent Supply Current | ICs- | $\begin{aligned} & V_{F B M}=+1.5 \mathrm{~V}, V_{F B C}=+1.5 \mathrm{~V}, \\ & \mathrm{~V} \overline{\mathrm{SHDNM}}=\mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V} \end{aligned}$ |  | 110 | 220 | $\mu \mathrm{A}$ |
| Core Regulator Quiescent Supply Current | IINC | $V_{F B M}=+1.5 \mathrm{~V}, V_{F B C}=+1.5 \mathrm{~V}$, <br> $V \overline{\text { SHDNM }}=V \overline{\text { SHDNC }}=+3.3 \mathrm{~V}$ |  | 60 | 120 | $\mu \mathrm{A}$ |
| IN Shutdown Supply Current |  | $\overline{\text { SHDNM }}=\overline{\text { SHDNC }}=$ GND |  | 5 | 30 | $\mu \mathrm{A}$ |
| MAIN REGULATOR |  |  |  |  |  |  |
| Main Output Voltage Adjust Range |  |  | 1.25 |  | 5.5 | V |
| FBM Regulation Threshold | $V_{\text {FBM }}$ | $\left.\mathrm{V}_{( } \mathrm{CS}+-\mathrm{CS}-\right)=0$ to $+60 \mathrm{mV}, \mathrm{V}$ IN $=+2.7 \mathrm{~V}$ to +28 V | 1.21 | 1.25 | 1.29 | V |
| FBM Input Current | IFBM | $\mathrm{V}_{\text {FBM }}=+1.3 \mathrm{~V}$ | -0.1 |  | 0.1 | $\mu \mathrm{A}$ |
| Current-Limit Threshold | VCLM | $\mathrm{VCS}_{+}$- $\mathrm{V}_{\text {CS }}$ | 60 | 80 | 100 | mV |
| Minimum Current-Limit Threshold | $\mathrm{V}_{\mathrm{MIN}}$ | VCS+- - ${ }_{\text {cs- }}$ | 6 | 15 | 24 | mV |
| Valley Current Threshold | VVaLLeY | VCS+ - VCS- | 40 | 50 | 60 | mV |
| Zero Current Threshold | VZERO | VCS+- VCS- | 0 |  | 15 | mV |
| PDRV, NDRV Gate Drive Resistance |  | $\mathrm{V}_{\text {CS- }}=+3.3 \mathrm{~V}, \mathrm{LLOAD}=50 \mathrm{~mA}$ |  | 2 | 4.4 | $\Omega$ |
| CS- to CVL Switch Resistance |  | $\mathrm{I} \mathrm{CVL}=50 \mathrm{~mA}$ |  | 4.5 | 8 | $\Omega$ |
| PDRV, NDRV Dead Time |  |  |  | 50 |  | ns |
| Maximum Duty Cycle |  |  | 100 |  |  | \% |
| Minimum On-Time |  |  | 200 | 400 | 650 | ns |
| Minimum Off-Time |  |  | 200 | 400 | 650 | ns |

## Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {MAIN }}=\mathrm{V}_{\text {INC }}=\mathrm{V}_{\text {CS- }}=\mathrm{V}_{\text {CS }}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}\right.$, Circuit of Figure $4, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Duty Cycle |  |  | 100 |  | \% |
| Minimum On-Time |  |  | 200 | 650 | ns |
| Minimum Off-Time |  |  | 200 | 650 | ns |
| CORE REGULATOR |  |  |  |  |  |
| Input Voltage Range | VINC |  | 2.6 | 5.5 | V |
| INC Undervoltage Lockout |  | VINC rising | 2.39 | 2.55 | V |
|  |  | VINC falling | 2.29 | 2.45 |  |
| Core Output Voltage Adjust Range |  |  | 1.0 | 5.0 | V |
| Maximum Core Load Current |  | (Note 1) | 1 |  | A |
| FBC Regulation Threshold | VFBC | VINC $=+2.5 \mathrm{~V}$ to +5.5 V , IOUTC $=0$ to 200 mA | 0.97 | 1.03 | V |
| FBC Input Current | IFBC | $\mathrm{V}_{\mathrm{FBC}}=+1.3 \mathrm{~V}$ | -0.1 | 0.1 | $\mu \mathrm{A}$ |
| Dropout Voltage (INC to LXC) |  | IOUTC $=400 \mathrm{~mA}$ |  | 0.2 | V |
| LXC Leakage Current | ILXC | $\mathrm{V}_{\text {INC }}=+5.5 \mathrm{~V}, \mathrm{~V}_{\text {LXC }}=0$ to +5.5 V | -10 | 10 | $\mu \mathrm{A}$ |
| LXC P-Channel, N-Channel On-Resistance |  |  |  | 0.5 | $\Omega$ |
| LXC P-Channel Current Limit |  |  | 1200 | 3050 | mA |
| LXC P-Channel Minimum Current |  |  | 100 | 400 | mA |
| LXC N-Channel Valley Current |  |  | 880 | 2450 | mA |
| LXC N-Channel Zero-Crossing Current |  |  | 35 | 175 | mA |
| Maximum Duty Cycle |  |  | 100 |  | \% |
| Minimum On-Time |  |  | 150 | 670 | ns |
| Minimum Off-Time |  |  | 150 | 670 | ns |
| REFERENCE |  |  |  |  |  |
| Reference Voltage | VREF |  | 1.22 | 1.27 | V |
| Reference Load Regulation |  | IREF $=0$ to $50 \mu \mathrm{~A}$ |  | 10 | mV |
| Reference Line Regulation |  | $\begin{aligned} & \mathrm{V}_{\text {CS }}=+2.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}, \\ & \text { REF }^{2}=50 \mu \mathrm{~A} \end{aligned}$ |  | 5 | mV |
| Reference Sink Current | IREF |  | 10 |  | $\mu \mathrm{A}$ |
| CVL, CVH REGULATORS |  |  |  |  |  |
| CVL Output Voltage | VCVL | $\mathrm{ICVL}=50 \mathrm{~mA}, \mathrm{~V}$ IN $=+2.7 \mathrm{~V}, \mathrm{~V}$ CS- $=0 \mathrm{~V}$ | 2.6 | 3.1 | V |
| CVH Output Voltage | VCVH | $\mathrm{V}_{\mathrm{IN}}=+4 \mathrm{~V}, \mathrm{I} \mathrm{ICVH}=25 \mathrm{~mA}$ |  | VIN-2.8 | V |
|  |  | $\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}, \mathrm{I} \mathrm{CVH}=50 \mathrm{~mA}$ |  | VIN-3.7 |  |
| CVL Undervoltage Lockout |  | $V_{\text {CVL }}$ rising | 2.40 | 2.55 | V |
|  |  | VCVL falling | 2.30 | 2.45 |  |

## Dual-Output Step-Down <br> DC-DC Converter for PDA/Palmtop Computers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {MAIN }}=\mathrm{V}_{\text {INC }}=\mathrm{V}_{\text {CS- }}=\mathrm{V}_{\text {CS }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}\right.$, Circuit of Figure $4, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |  |
| SHDNM, $\overline{\text { SHDNC }}$ Input Low Voltage |  |  |  |  | 0.4 | V |
| $\overline{\text { SHDNM, }} \overline{\text { SHDNC }}$ Input High Voltage |  |  | 2.0 |  |  | V |
| SHDNM, $\overline{\text { SHDNC Input Low }}$ Current |  | $\overline{\text { SHDNM }}=\overline{\text { SHDNC }}=$ GND | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDNC Input High Current }}$ |  | V SHDNC $=+5.5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\overline{\text { SHDNM }}$ Input High Current |  | V $\overline{\text { SHDNM }}=+5 \mathrm{~V}$ |  | 2 |  | $\mu \mathrm{A}$ |
|  |  | V $\overline{\text { SHDNM }}=+28 \mathrm{~V}$ |  | 15 | 30 |  |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {IN }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {MAIN }}=\mathrm{V}_{\text {INC }}=\mathrm{V}_{\mathrm{CS}}-\mathrm{V}_{\mathrm{CS}}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}\right.$, Circuit of Figure $4, \mathbf{T}_{\mathbf{A}}-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$ (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | VIN |  | 2.7 | 28 | V |
| Input Quiescent Supply Current | In | $\mathrm{V}_{\mathrm{FBM}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V},$ <br> $\overline{\mathrm{SHDNM}}=\mathrm{V} \overline{\text { SHDNC }}=+3.3 \mathrm{~V}$ |  | 30 | $\mu \mathrm{A}$ |
| CS- Quiescent Supply Current | Ics- | $\begin{aligned} & V_{\mathrm{FBM}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V}, \\ & \mathrm{~V} \overline{\mathrm{SHDNM}}=\mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V} \end{aligned}$ |  | 220 | $\mu \mathrm{A}$ |
| Core Regulator Quiescent Supply Current | IINC | $\begin{aligned} & \mathrm{V}_{\mathrm{FBM}}=+1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FBC}}=+1.5 \mathrm{~V}, \\ & \mathrm{~V} \overline{\mathrm{SHDNM}}=\mathrm{V} \overline{\mathrm{SHDNC}}=+3.3 \mathrm{~V} \end{aligned}$ |  | 120 | $\mu \mathrm{A}$ |
| IN Shutdown Supply Current |  | $\overline{\text { SHDNM }}=\overline{\text { SHDNC }}=$ GND |  | 30 | $\mu \mathrm{A}$ |
| MAIN REGULATOR |  |  |  |  |  |
| Main Output Voltage Adjust Range |  |  | 1.25 | 5.5 | V |
| FBM Regulation Threshold | $\mathrm{V}_{\text {FBM }}$ | $\mathrm{V}(\mathrm{CS}+-\mathrm{CS}-)=0$ to $+60 \mathrm{mV}, \mathrm{V}_{\text {IN }}=+2.7 \mathrm{~V}$ to +28 V | 1.21 | 1.29 | V |
| FBM Input Current | IFBM | $\mathrm{V}_{\mathrm{FBM}}=+1.3 \mathrm{~V}$ | -0.1 | 0.1 | $\mu \mathrm{A}$ |
| Current-Limit Threshold | $\mathrm{V}_{\text {CL }}$ | $\mathrm{V}_{\text {CS }}+\mathrm{V}_{\text {CS }}$ | 60 | 100 | mV |
| Minimum Current-Limit Threshold |  | $V_{C S}^{+}+V_{\text {CS }}$ | 6 | 24 | mV |
| Valley Current Threshold |  | $\mathrm{V}_{\text {CS }}+$ - $\mathrm{VCS}_{\text {- }}$ | 40 | 60 | mV |
| Zero Current Threshold |  | $\mathrm{V}_{\mathrm{CS}}+$ - $\mathrm{V}_{\text {CS }}$ | 0 | 15 | mV |
| PDRV, NDRV Gate Drive Resistance |  | $V_{\text {CS- }}=+3.3 \mathrm{~V}$ |  | 4.4 | $\Omega$ |
| CS- to CVL Switch Resistance |  | $\mathrm{ICVL}=50 \mathrm{~mA}$ |  | 8 | $\Omega$ |

## Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN }}=+12 \mathrm{~V}, \mathrm{~V}_{\text {MAIN }}=\mathrm{V}_{\text {INC }}=\mathrm{V}_{\text {CS }}=\mathrm{V}_{\text {CS }}+=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}\right.$, Circuit of Figure $4, \mathbf{T}_{\mathbf{A}}-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$ (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Duty Cycle |  |  | 100 |  | \% |
| Minimum On-Time |  |  | 200 | 650 | ns |
| Minimum Off-Time |  |  | 200 | 650 | ns |
| CORE REGULATOR |  |  |  |  |  |
| Input Voltage Range | VINC |  | 2.6 | 5.5 | V |
| INC Undervoltage Lockout |  | VINC rising | 2.39 | 2.55 | V |
|  |  | VINC falling | 2.29 | 2.45 |  |
| Core Output Voltage Adjust Range |  |  | 1.0 | 5.0 | V |
| Maximum Core Load Current |  | (Note 1) | 1 |  | A |
| FBC Regulation Threshold | VFBC | $\mathrm{V}_{\text {INC }}=+2.5 \mathrm{~V}$ to +5.5 V , IOUTC $=0$ to 200 mA | 0.97 | 1.03 | V |
| FBC Input Current | IFBC | $\mathrm{V}_{\mathrm{FBC}}=+1.3 \mathrm{~V}$ | -0.1 | 0.1 | $\mu \mathrm{A}$ |
| Dropout Voltage (INC to LXC) |  | IOUTC $=400 \mathrm{~mA}$ |  | 0.2 | V |
| LXC Leakage Current | ILXC | $\mathrm{V}_{\text {INC }}=+5.5 \mathrm{~V}, \mathrm{~V}_{\text {LXC }}=0$ to +5.5 V | -10 | 10 | $\mu \mathrm{A}$ |
| LXC P-Channel, N-Channel On-Resistance |  |  |  | 0.5 | $\Omega$ |
| LXC P-Channel Current Limit |  |  | 1200 | 3050 | mA |
| LXC P-Channel Minimum Current |  |  | 100 | 400 | mA |
| LXC N-Channel Valley Current |  |  | 880 | 2450 | mA |
| LXC N-Channel Zero-Crossing Current |  |  | 35 | 175 | mA |
| Maximum Duty Cycle |  |  | 100 |  | \% |
| Minimum On-Time |  |  | 150 | 670 | ns |
| Minimum Off-Time |  |  | 150 | 670 | ns |
| REFERENCE |  |  |  |  |  |
| Reference Voltage | VREF |  | 1.22 | 1.27 | V |
| Reference Load Regulation |  | IREF $=0$ to $50 \mu \mathrm{~A}$ |  | 10 | mV |
| Reference Line Regulation |  | $\begin{aligned} & V_{\text {CS- }}=+2.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}, \\ & I_{\text {REF }}=50 \mu \mathrm{~A} \end{aligned}$ |  | 5 | mV |
| Reference Sink Current | IREF |  | 10 |  | $\mu \mathrm{A}$ |
| CVL, CVH REGULATORS |  |  |  |  |  |
| CVL Output Voltage | VCVL | $\mathrm{ICVL}=50 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=+2.7 \mathrm{~V}, \mathrm{~V}_{\text {CS }}-=0 \mathrm{~V}$ | 2.6 | 3.1 | V |
| CVH Output Voltage | VCVH | $\mathrm{V}_{\mathrm{IN}}=+4 \mathrm{~V}, \mathrm{I}_{\mathrm{CVH}}=25 \mathrm{~mA}$ |  | VIN - 2.8 | V |
|  |  | $\mathrm{VIN}^{\mathrm{IN}}=+12 \mathrm{~V}, \mathrm{I} \mathrm{CVH}=50 \mathrm{~mA}$ |  | VIN - 3.7 |  |
| CVL Undervoltage Lockout |  | $V_{\text {CVL }}$ rising | 2.40 | 2.55 | V |
|  |  | VCVL falling | 2.30 | 2.45 |  |

## Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}_{\mathrm{IN}}=+12 \mathrm{~V}, \mathrm{~V}_{\text {MAIN }}=\mathrm{V}\right.$ INC $=\mathrm{V}_{\text {CS }}-=\mathrm{V}_{\mathrm{CS}}+=+3.3 \mathrm{~V}, \mathrm{~V}$ CORE $=+1.8 \mathrm{~V}$, Circuit of Figure $4, \mathbf{T}_{\mathrm{A}}-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. $)$ (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |
| $\overline{\text { SHDNM, }}$, $\overline{\text { SHDNC }}$ Input Low Voltage |  |  |  | 0.4 | V |
| SHDNM, $\overline{\text { SHDNC }}$ Input High Voltage |  |  | 2.0 |  | V |
| SHDNM, $\overline{\text { SHDNC }}$ Input Low Current |  | $\overline{\text { SHDNM }}=\overline{\text { SHDNC }}=$ GND | -1 | 1 | $\mu \mathrm{A}$ |
| SHDNC Input High Current |  | V SHDNC $=+5.5 \mathrm{~V}$ |  | 5 | $\mu \mathrm{A}$ |
| SHDNM Input High Current |  | V SHDNM $=+28 \mathrm{~V}$ |  | 30 | $\mu \mathrm{A}$ |

Note 1: This parameter is guaranteed based on the LXC P-channel current limit and the LXC N-channel valley current.
Note 2: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design and not production tested.

## Typical Operating Characteristics

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{MAIN}}=+3.3 \mathrm{~V}, \mathrm{~V}$ CORE $=+1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers 

## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{V}_{\text {MAIN }}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


MAIN SWITCHING WAVEFORMS,


CORE SWITCHING WAVEFORMS,


MAIN SWITCHING WAVEFORMS, LIGHT LOAD (100mA)


CORE SWITCHING WAVEFORMS,


MAIN LINE-TRANSIENT RESPONSE

$100 \mu \mathrm{~s} / \mathrm{div}$

## Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers

___Typical Operating Characteristics (continued)
(Circuit of Figure 1, $\mathrm{V}_{\mathrm{MAIN}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {CORE }}=+1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

$100 \mu \mathrm{~s} / \mathrm{div}$

MAIN LOAD TRANSIENT (IN DROPOUT LOAD FROM 50mA TO 500mA)

$200 \mu \mathrm{~s} / \mathrm{div}$

TURN-ON RESPONSE
(CIRCUIT OF FIGURE 4), NO LOAD


# Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | $\overline{\text { SHDNM }}$ | Shutdown for Main Regulator. A low voltage on SHDNM shuts off the main output. For normal operation, connect $\overline{\text { SHDNM }}$ to IN. |
| 2 | $\overline{\text { SHDNC }}$ | Shutdown for Core Regulator. A low voltage on $\overline{\text { SHDNC }}$ shuts off the core output. For normal operation, connect $\overline{\text { SHDNC }}$ to CVL. |
| 3 | PGND | Power Ground. Ground for NDRV and core output synchronous rectifier. Connect all grounds together close to the IC. |
| 4 | NDRV | N-Channel Drive Output. Drives the main output synchronous rectifier MOSFET. NDRV swings between CVL and PGND. |
| 5 | CVL | Low-Side Regulator Bypass. CVL is the output of an internal LDO regulator. This is the internal power supply for the device control circuitry as well as the N-channel driver. Bypass CVL with a $1.0 \mu \mathrm{~F}$ or greater capacitor to GND. When CS- is above the CVL switchover threshold (2.47V), CVL is powered from the main output. |
| 6 | IN | Power Supply Input |
| 7 | PDRV | P-Channel Drive Output. Drives the main output high-side MOSFET switch. PDRV swings between IN and CVH . The voltage at CVH is regulated at $\mathrm{V}_{\mathrm{IN}}-4.3 \mathrm{~V}$ unless the input voltage is less than 5.5 V . |
| 8 | CVH | High-Side Drive Bypass. CVH is the output of an internal LDO regulator with respect to VIN. This is the low-side of the P-channel driver output. Bypass with a $1.0 \mu \mathrm{~F}$ capacitor or greater to IN . When the input voltage is less than +5.5 V , CVH is switched to PGND. |
| 9 | REF | Reference Voltage Output. Bypass REF to GND with a $0.22 \mu \mathrm{~F}$ or greater capacitor. |
| 10 | FBM | Main Output Feedback. Connect FBM to a resistive voltage-divider to set main output voltage between +1.25 V to +5.5 V . |
| 11 | CS+ | Main Regulator High-Side Current-Sense Input. Connect the sense resistor between CS+ and CS-. This voltage is used to set the current limit and to turn off the synchronous rectifier when the inductor current approaches zero. |
| 12 | CS- | Main Regulator Low-Side Current-Sense Input. Connect CS- to the main output. |
| 13 | FBC | Core Output Feedback. Connect FBC to a resistive voltage-divider to set core output between +1.0 V to +5.0 V . |
| 14 | GND | Analog Ground |
| 15 | INC | Core Supply Input |
| 16 | LXC | Core Converter Switching Node |

# Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers 



Figure 1. Typical Application Circuit (Low Input Voltage)

## Detailed Description

The MAX1775 dual step-down DC-DC converter is designed to power PDA, palmtop, and subnotebook computers. Normally, these devices need two separate power supplies-one for the processor and another higher voltage supply for the peripheral circuitry. The MAX1775 provides an adjustable +1.25 V to +5.5 V main output designed to power the peripheral circuitry of PDAs and similar devices. The main output delivers over 2A output current. The lower voltage core converter has an adjustable +1.0 V to +5.0 V output, providing up to 1.5A output current. Both regulators utilize a proprietary regulation scheme, allowing PWM operation at medium to heavy loads, and automatically switch to pulse skipping at light loads for improved efficiency. Figure 1 is the typical application circuit.

## Operating Modes for the Step-Down Converters

When delivering low output currents, the MAX1775 operates in discontinuous conduction mode. Current through the inductor starts at zero, rises above the minimum current limit, then ramps down to zero during each cycle (see Typical Operating Characteristics). The switch waveform may exhibit ringing, which occurs at the resonant frequency of the inductor and stray
capacitance, due to the residual energy trapped in the core when the rectifier MOSFET turns off. This does not degrade the circuit performance.
When delivering medium-to-high output currents, the MAX1775 operates in PWM continuous-conduction mode. In this mode, current always flows through the inductor and never ramps to zero. The control circuit adjusts the switch duty cycle to maintain regulation without exceeding the peak switching current set by the current-sense resistor.

100\% Duty Cycle and Dropout
The MAX1775 operates with a duty cycle up to $100 \%$. This feature extends the input voltage range by turning the MOSFET on continuously when the supply voltage approaches the output voltage. This services the load when conventional switching regulators with less than $100 \%$ duty cycle would fail. Dropout voltage is defined as the difference between the input and output voltages when the input is low enough for the output to drop out of regulation. Dropout depends on the MOSFET drain-to-source on-resistance, current-sense resistor, and inductor series resistance, and is proportional to the load current:

> Dropout voltage $=$
> IOUT $\times[$ RSS(ON $)+$ RSENSE + RINDUCTOR $]$

# Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers 



Figure 2. Simplified Control System Block Diagram

## Regulation Control Scheme

The MAX1775 has a unique operating scheme that allows PWM operation at medium and high current, with automatic switching to pulse-skipping mode at lower currents to improve light-load efficiency. Figure 2 shows a simplified block diagram.
Under medium- and heavy-load operation, the inductor current is continuous and the part operates in PWM mode. In this mode, the switching frequency is set by either the minimum on-time or the minimum off-time, depending on the duty cycle. The duty cycle is approximately the output voltage divided by the input voltage. If the duty cycle is less than $50 \%$, the minimum on-time controls the frequency; and the frequency is approximately $f \approx 2.5 \mathrm{MHz} \times \mathrm{D}$, where D is the duty cycle. If the duty cycle is greater than $50 \%$, the minimum off-time sets the frequency; and the frequency is approximately $f \approx 2.5 \mathrm{MHz} \times(1-\mathrm{D})$.
In both cases, the voltage is regulated by the error comparator. For low duty cycles ( $<50 \%$ ), the P-channel MOSFET turns on for the minimum on-time, causing fixed-on-time operation. During the P-channel MOSFET on-time, the output voltage rises. Once the P-channel MOSFET turns off, the voltage drops to the regulation threshold, at which time another cycle is initiated. For high duty cycles ( $>50 \%$ ), the P-channel MOSFET remains off for the minimum off-time, causing fixed offtime operation. In this case, the P-channel MOSFET remains on until the output voltage rises to the regulation threshold. Then the P-channel MOSFET turns off for the minimum off-time, initiating another cycle.

By switching between fixed on-time and fixed off-time operation, the MAX1775 can operate at high input-output ratios, yet still operate up to $100 \%$ duty cycle for low dropout. Note that when operating in fixed on-time, the minimum output voltage is regulated; but in fixed off-time operation, the maximum output voltage is regulated. Thus, as the input voltage drops below approximately twice the output voltage, a decrease in line regulation can be expected. The drop in voltage is approximately VDROP $\approx$ VRIPPLE. At light output loads, the inductor current is discontinuous, causing the MAX1775 to operate at lower frequencies, reducing the MOSFET gate drive and switching losses. In discontinuous mode, under most circumstances, the on-time will be a fixed minimum of 400 ns .
The MAX1775 features four separate current-limit threshold detectors and a watchdog timer for each of its step-down converters. In addition to the more common peak current detector and zero crossing detector, each converter also provides a valley current detector (IVALLEY) and a minimum current detector (IMIN). IVALLEY is used to force the inductor current to drop to a lower level after hitting peak current before allowing the Pchannel MOSFET to turn on. This is a safeguard against inductor current significantly overshooting above the peak current when the inductor discharges too slowly when VOUT/L is small. IMIN is useful in ensuring that a minimum current is built up in the inductor before turning off the P-channel MOSFET. This helps the inductor to charge the output near dropout when $\mathrm{dl} / \mathrm{dt}$ is small (because (VIN - VoUT) / $L$ is small) to avoid multiple

## Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers



Figure 3. Simplified Block Diagram
pulses and low efficiency. This feature, however, is disabled during dropout and light-load conditions where the inductor current may take too long to reach the IMIN value. A watchdog timer overrides IMIN after the Pchannel MOSFET has been on for longer than about $10 \mu \mathrm{~s}$.

Main Step-Down Converter
The main step-down converter features adjustable +1.25 V to +5.5 V output, delivering over 2 A from a +2.7 V to +28 V input (see Setting the Output Voltages). The use of external MOSFETs and a current-sense resistor maximizes design flexibility. The MAX1775 offers a synchronous rectifier MOSFET driver that improves efficiency by eliminating losses through a diode. The two MOSFET drive outputs, PDRV and NDRV, control these external MOSFETs. The output swing of these outputs is limited to reduce power con-
sumption by limiting the amount of injected gate charge (see Internal Linear Regulators). The main current limit is sensed through a small sense resistor at the converter output (see Setting the Current Limit). Driving SHDNM low puts the main converter in a low-power shutdown mode. The core regulator is still functional when the main converter is in shutdown.

## Core Step-Down Converter

The core step-down converter produces $\mathrm{a}+1.0 \mathrm{~V}$ to +5.0 V output from $\mathrm{a}+2.6 \mathrm{~V}$ to +5.5 V input. The low-voltage input allows the use of internal power MOSFETs, taking advantage of their low $\operatorname{RDS}(O N)$, improving efficiency and reducing board space. Like the main converter, the core regulator makes use of an N-channel MOSFET synchronous rectifier, improving efficiency and eliminating the need for an external Schottky diode. Current sensing is internal to the device, eliminating the need for an external sense resistor. The maximum and minimum current limits are sensed through the P-channel MOSFET, while the valley current and zero crossing current are sensed through the N -channel MOSFET. The core output voltage is measured at FBC through a resistive voltagedivider. This divider can be adjusted to set the output voltage level (see Setting the Output Voltages). The core input can be supplied from the main regulator or an external supply that does not exceed +5.5 V (see HighVoltage Configuration and Low-Voltage Configuration). The core converter can be shut down independent of the main converter by driving SHDNC low. If the main converter output is supplying power to the core and is shut down, $\overline{\text { SHDNM }}$ controls both outputs. Figure 3 is a simplified block diagram.

## Internal Linear Regulators

There are two linear regulators internal to the MAX1775. A high-voltage linear regulator accepts inputs up to +28 V , reducing it to +2.8 V at CVL to provide power to the MAX1775. Once the voltage at CS- reaches $+2.47 \mathrm{~V}, \mathrm{CVL}$ is switched to CS, allowing it to be driven from the main converter, improving efficiency. CVL supplies the internal bias to the IC and power for the NDRV gate driver.
The CVH regulator provides the low-side voltage for the main regulator's PDRV output. The voltage at CVH is regulated at 4.3 V below $\mathrm{V}_{\mathrm{IN}}$ to limit the voltage swing on PDRV, reducing gate charge and improving efficiency (Figure 3).

Reference
The MAX1775 has an accurate internally trimmed +1.25 V reference at REF. REF can source no more than $50 \mu \mathrm{~A}$. Bypass REF to GND with a $0.22 \mu \mathrm{~F}$ capacitor.

# Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers 



Figure 4. High Input Voltage Cascaded Configuration

## Design Procedure

## Low-Voltage Configuration

To improve efficiency and conserve board space, the core regulator operates from low input voltages, taking advantage of internal low-voltage, low-on-resistance MOSFETs. When the input voltage remains below 5.5 V , run the core converter directly from the input by connecting INC to IN (Figure 1). This configuration takes advantage of the core's low-voltage design and improves efficiency.

High-Voltage Configuration
For input voltages greater than 5.5 V , cascade the main and core converters by connecting INC to the main output voltage. In this configuration (Figure 4), the core converter is powered from the main output. Ensure that the main output can simultaneously supply its load and the core input current. In this configuration, the main output voltage must be set above the 2.6 V minimum input voltage of the core converter.

## Setting the Output Voltages

The main output voltage may be set from +1.25 V and +5.5 V with two external resistors connected as a volt-
age-divider to FBM (Figure 1). Resistor values can be calculated by the following equation:

$$
R 2=R 3 \times\left[\left(V_{\text {OUTM }} / V_{\text {FBM }}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FBM}}=+1.25 \mathrm{~V}$. Choose R 3 to be $40 \mathrm{k} \Omega$ or less.
The core regulator output is adjustable from +1.0 V to +5.0 V through two external resistors connected as a voltage-divider to FBC (Figure 1). Resistor values can be calculated through the following equation:

$$
R 4=R 5 \times\left[\left(V_{\text {OUTC }} / V_{\text {FBC }}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FBC}}=+1.0 \mathrm{~V}$. Choose R 5 to be $30 \mathrm{k} \Omega$ or less.
Setting the Current Limit
The main regulator current limit is set externally through a small current-sense resistor, R1 (Figure 1). The value of R1 can be calculated by the following equation:

$$
\mathrm{R} 1=\frac{V_{\text {CLM }}}{\left(1.3 \mathrm{I}_{\text {OUT }}\right)}
$$

where VCLM $=80 \mathrm{mV}$ is the current-sense threshold, and Iout is the current delivered to the output. The core converter current limit is set internally and cannot be modified.

# Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers 

Careful layout of the current-sense signal traces is imperative. Place R1 as close to the MAX1775 as possible. The two traces should have matching length and width, be as far as possible from noisy switching signals, and be close together to improve noise rejection. These traces should be used for current-sense signal routing only and should not carry any load current. Refer to the MAX1775 Evaluation Kit for layout examples.

## Inductor Selection

The essential parameters for inductor selection are inductance and current rating. The MAX1775 operates with a wide range of inductance values.
Calculate the inductance value for either core or main, LMIN:

$$
\text { LMIN }=(\text { VIN }- \text { VOUT }) \times \text { TONMIN } / \text { IRIPPLE }
$$

where TONMIN is typically 400ns, and IRIPPLE is the continuous conduction ripple current. In continuous conduction, IRIPPLE should be chosen to be $30 \%$ of the maximum load current. With high inductor values, the MAX1775 begins continuous-conduction operation at a lower fraction of full load (see Detailed Description).
The inductor's saturation current must be greater than the peak switching current to prevent core saturation. Saturation occurs when the inductor's magnetic flux density reaches the maximum level the core can support, and inductance starts to fall. The inductor heating current rating must be greater than the maximum load current to prevent overheating. For optimum efficiency, the inductor series resistance should be less than the current-sense resistance.

## Capacitor Selection

Choose output filter capacitors to service the output ripple current with acceptable voltage ripple. ESR in the output capacitor is a major contributor to output ripple. For the main converter, low-ESR capacitors such as polymer, ceramic, or even tantalum are recommended. For the core converter, choosing a low-ESR tantalum capacitor with enough ESR to generate about 1\% ripple voltage across the output is helpful in ensuring stability.
Voltage ripple is the sum of contributions from ESR and the capacitor value:

$$
V_{\text {RIPPLE }} \approx V_{\text {RIPPLE,ESR }}+V_{\text {RIPPLE,C }}
$$

For tantalum capacitors, the ripple is determined mostly by the ESR. Voltage ripple due to ESR is:

VRIPPLE,ESR $\approx$ RESR $\times I$ IIPPLE

For ceramic capacitors, the ripple is mostly due to the capacitance. The ripple due to the capacitance is approximately:

$$
\text { VRIPPLE,C } \approx \text { L IRIPPLE } 2 \text { / 2COUTVOUT }
$$

where VOUT is the average output voltage. From this equation, estimate the output capacitor values for given voltage ripple as follows:

$$
\text { COUT }=1 / 2 \times L_{\text {IRIPPLE }}{ }^{2} /\left(\text { VRIPPLE }^{\text {R COUT }} \times \text { VOUT }\right)
$$

This equation is suitable for initial capacitor selection. Final values should be set by testing a prototype or evaluation kit. When using tantalum capacitors, use good soldering practices to prevent excessive heat from damaging the devices and increasing their ESR. Also, ensure that the tantalum capacitors' surge-current ratings exceed the startup inrush and peak switching currents.
The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple at IN, caused by the circuit's switching. Use a low-ESR capacitor. Two smaller-value low-ESR capacitors can be connected in parallel if necessary. Choose input capacitors with working voltage ratings higher than the maximum input voltage. Typically $4 \mu \mathrm{~F}$ of input capacitance for every 1 A of load current is sufficient. More capacitance may improve battery life and noise immunity.
Place a surface-mount ceramic capacitor at IN very close to the source of the high-side P-channel MOSFET. This capacitor bypasses the MAX1775, minimizing the effects of spikes and ringing on the MAX1775's operation.
Bypass REF with $0.22 \mu$ F or greater. Place this capacitor within $0.2 \mathrm{in}(5 \mathrm{~mm})$ of the IC, next to REF, with a direct trace to GND.

MOSFET Selection
The MAX1775 drives an external enhancement-mode P-channel MOSFET and a synchronous-rectifier Nchannel MOSFET. When selecting the MOSFETs, important parameters to consider are on-resistance (RDS(ON)), maximum drain-to-source voltage (VDS(MAX)), maximum gate-to-source voltage (VGS(MAX)), and minimum threshold voltage (VTH(MIN)).

# Dual-Output Step-Down DC-DC Converter for PDA/Palmtop Computers 

## Chip Information

| Package Information |
| :--- |
| For the latest package outline information and land patterns, go |
| to www.maxim-ic.com/packages. |
| PACKAGE TYPE PACKAGE CODE DOCUMENT NO. <br> 16 QSOP E16-5 $\underline{\mathbf{2 1 - 0 0 5 5}}$ |

## Dual-Output Step-Down <br> DC-DC Converter for PDA/Palmtop Computers

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :--- |
| 2 | $4 / 09$ | Corrected R1 resistor value in Figure 4 and other style errors | $1,3,5,13,14$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
TLF30682QVS01XUMA1 TPSM84209RKHR FAN53526UC106X FAN53526UC128X MP1587EN-LF FAN48610BUC33X FAN48617UC50X FAN53526UC89X MIC45116-1YMP-T1 NCV891234MW50R2G EN2342QI AST1S31PUR 16017 A6986FTR NCP81103MNTXG NCP81203PMNTXG MAX17242ETPA+ MAX16935RATEB/V+ MP2313GJ-Z NCP81208MNTXG MP8759GD-Z FAN53526UC100X FAN53526UC84X PCA9412AUKZ MP2314SGJ-Z AS1340A-BTDM-10 MP3421GG-P NCP81109GMNTXG MP6003DN-LF-Z MAX16935BAUES/V+ LT8315IFE\#PBF SCY1751FCCT1G NCP81109JMNTXG MAX16956AUBA/V+ AP3409ADNTR-G1 FAN48623UC36FX MPQ2454GH MPQ2454GH-AEC1 MP21148GQD-P AS3701B-BWLM-68 MPQ2143DJ-P MP9942AGJ-P MP8759GD-P MP5610GQG-P MP28200GG-P MP2451DJ-LF-Z MP2326GD-P MP2314SGJ-P MP2158AGQH-P MP2148GQD-18-P

