





#### 4-Bit Bi-directional Level Shifter with Automatic Direction Controller

### **Features**

- 1.2V to 3.6V on A Port and 1.65V to 5.5V on B Port ( $V_{CCA} \le V_{CCB}$ )
- $V_{\rm CC}$  Isolation Feature If Either  $V_{\rm CC}$  Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V<sub>CCA</sub>
- Low Power Consumption, 5-μA Max I<sub>CC</sub>
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

#### A Port

- ♦2500-V Human-Body Model (A114-F)
- ◆200-V Machine Model (A115-A)
- ◆1500-V Charged-Device Model (C101D)

#### **B** Port

- ♦15-kV Human-Body Model (A114-F)
- ◆200-V Machine Model (A115-A)
- ◆1500-V Charged-Device Model (C101D)

### **Description**

This 4-bit non-inverting translator uses two separate configurable power-supply rails. The A port is designed to track  $V_{\rm CCA}.$   $V_{\rm CCA}$  accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track  $V_{\rm CCB}.$   $V_{\rm CCB}$  accepts any supply voltage from 1.65V to 5.5V. This allows for universal low-voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and 5V voltage nodes.  $V_{\rm CCA}$  should not exceed  $V_{\rm CCB}.$ 


When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The PI4ULS5V104 is designed so that the OE input circuit is supplied by  $V_{\text{\tiny CCA}}.$ 

This device is fully specified for partial-power-down applications using  $I_{\rm off}$ . The  $I_{\rm off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

# **Pin Configuration**







**Pin Description** 

Pin Name	Description
V <sub>CCA</sub>	A-port supply voltage 1.2 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V and V <sub>CCA</sub> $\leq$ V <sub>CCB</sub> .
A1	Input/output 1. Referenced to V <sub>CCA</sub> .
A2	Input/output 2. Referenced to V <sub>CCA</sub> .
A3	Input/output 3. Referenced to V <sub>CCA</sub> .
A4	Input/output 4. Referenced to V <sub>CCA</sub> .
GND	Ground
OE	3-State output. Pull OE low to place all outputs in 3-state mode. Referenced to V <sub>CCA</sub> .
B4	Input/output 4. Referenced to V <sub>CCB</sub> .
В3	Input/output 3. Referenced to V <sub>CCB</sub> .
B2	Input/output 2. Referenced to V <sub>CCB</sub> .
B1	Input/output 1. Referenced to V <sub>CCB</sub> .
$V_{CCB}$	B-port supply voltage 1.65 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5 V.

# Maximum Ratings\*1

	3		Min.	Max.	Unit
$V_{CCA}$	Supply voltage range		-0.5	4.6	V
$V_{CCB}$	Suppry voltage range		-0.5	6.5	V
$V_{\rm I}$	Input valtaga ranga	A port	-0.5	4.6	V
v <sub>I</sub>	Input voltage range	B port	-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	V
v <sub>O</sub>	power-off state	B port	-0.5	6.5	V
17	Voltage range applied to any output in the high or low state *2	A port	-0.5	$V_{CCA} + 0.5$	V
$V_{O}$	Voltage range applied to any output in the high of low state	B port	-0.5	$V_{CCB} + 0.5$	V
$I_{IK}$	Input clamp current, V <sub>I</sub> < 0		-	-50	mA
$I_{OK}$	Output clamp current, V <sub>O</sub> < 0		-	-50	mA
$I_{O}$	Continuous output current		-	±50	mA
$I_{O}$	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND		-	±100	mA
$T_{stg}$	Storage temperature range		-65	150	$^{\circ}$ C

<sup>\*1</sup> Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>\*2</sup> The value of  $V_{\text{CCA}}$  and  $V_{\text{CCB}}$  are provided in the recommended operating conditions table.






# **Recommend Operation Conditions** (1)(2)

Parameter	Description		V <sub>CCA</sub>	$V_{CCB}$	Min.	Max.	Unit
$V_{CCA}$	Supply voltage		1	-	1.2	3.6	V
$V_{CCB}$	Supply voltage		1	-	1.65	5.5	v
		Data	1.2V to	1.65V to	$V_{\rm CCI}$ *	$V_{CCI}$	
$V_{ m IH}$	High level input voltage	inputs	3.6V	5.5V	$0.65^{(3)}$	▼ CCI	V
V IH	High-level input voltage	OE input	1.2V to	1.65V to	$V_{CCA}$ *	5.5	· •
		OE IIIput	3.6V	5.5V	0.7	3.3	
		Data	1.2V to	1.65V to	0	$V_{\rm CCI}$ *	
V	Low-level input voltage		3.6V	5.5V	U	$0.35^{(3)}$	V
$ m V_{IL}$	Low-level input voltage	OE input	1.2V to	1.65V to	0	$V_{CCA}*$	·
		OE IIIput	3.6V	5.5V	U	0.3	
$V_{O}$	Voltage range applied to any output in the	A port	1.2V to	1.65V to	0	3.6	V
v <sub>O</sub>	high-impedance or power-off state	B port	3.6V	5.5V	0	5.5	<b>'</b>
		A port	1.2V to	1.65V to		40	
		inputs	3.6V	5.5V	1	40	
∆t/∆v	Input transition rise or fall rate			1.65V to		40	ns/V
ΔVΔV	input transition rise of fair rate	B port	1.2V to	3.6V	-	40	11S/ V
		inputs	3.6V	4.5V to		30	
				5.5V	-	30	
$T_A$	Operating free-air temperature	·	-	-	-40	85	$^{\circ}$ C

The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V<sub>CCI</sub> or both at GND.
 V<sub>CCA</sub> must be less than or equal to V<sub>CCB</sub> and must not exceed 3.6 V.
 V<sub>CCI</sub> is the supply voltage associated with the input port.








# DC Electrical Characteristics (1)(2)

D		T	<b>T</b> 7	*7		$T_A = 25^{\circ}C$	!	-40 to	85℃	TT *4
Pai	rameter	Test Conditions	$\mathbf{V}_{\mathbf{CCA}}$	$\mathbf{V}_{\mathbf{CCB}}$	Min	Тур	Max	Min	Max	Unit
,	<b>V</b> 7	I 20A	1.2V		1.0	1.1	1.2	-	-	V
	$V_{ m OHA}$	$I_{OH} = -20 \mu A$	1.4V to 3.6V	-	-	-	-	V <sub>CCA</sub> - 0.4	-	V
,	V <sub>OLA</sub>	$I_{OL} = 20 \mu A$	1.2V 1.4V to 3.6V	-	0.0	0.09	0.4	-	0.4	V
,	$V_{OHB}$	$I_{OH} = -20 \mu A$	-	1.65V to 5.5V	-	-	-	V <sub>CCB</sub> - 0.4		V
	$V_{OLB}$	$I_{OL} = 20 \mu A$	-	1.65V to 5.5V	-	-	-	-	0.4	V
$I_{I}$	OE	$V_I = V_{CCI}$ or GND	1.2 to 3.6V	1.65V to 5.5V	-	-	±1	-	±2	μΑ
T	A port	$V_{\rm I}$ or $V_{\rm O} = 0$ to 3.6V	0V	0V to 5.5V	-	-	±1	-	±2	
$I_{\rm off}$	B port	$V_{\rm I}$ or $V_{\rm O} = 0$ to 5.5V	0 to 3.6V	0V	-	-	±1	-	±2	μA
$I_{OZ}$	A or B	OE = GND	1.2 to 3.6V	1.65V to 5.5V	-	-	±1	-	±2	μΑ
	1 1		1.2V	1.65V to 5.5V	0.0	0.06	5.0	-	-	
	T	$V_{I} = V_{CCI}$ or	1.4V to 3.6V	1.65V to 5.5V	-	-	-	-	5	A
	$I_{CCA}$	GND, $Io = 0$	3.6V	0V	-	-	-	-	2	μΑ
			0V	5.5V	ı	=	=.	=.	-2	
			1.2V	1.65V to 5.5V	0	2.3	5	-	1	
	$I_{CCB}$	$V_{I} = V_{CCI}$ or	1.4V to 3.6V	1.65V to 5.5V	-	-	-	-	5	μΑ
	1CCB	GND, Io = $0$	3.6V	0V	-	-	-	-	-2	μΑ
			0V	5.5V	-	-	-	-	2	
Lac	$_{\rm A} + { m I}_{ m CCB}$	$V_{I} = V_{CCI}$ or	1.2V	1.65V to 5.5V	0.0	2.4	10	-	-	μA
<b>-</b> CC.	A 1 CCB	GND, $Io = 0$	1.4V to 3.6V	1.65V to 5.5V	-	-	-	-	8	μ2 1
,	$I_{CCZA}$	$V_I = V_{CCI}$ or GND, Io = 0, OE	1.2V	1.65V to 5.5V	0.0	0.05	0.4	-	-	μA
-	-CCZA	= GND	1.4V to 3.6V	1.65V to 5.5V	-	-	-	-	5	M2 1
	$I_{CCZB}$	$V_I = V_{CCI}$ or GND, Io = 0, OE	1.2V	1.65V to 5.5V	0.0	2.3	5.0	-	-	μA
		= GND	1.4V to 3.6V	1.65V to 5.5V	-	-	-	-	5	•
Ci	OE - 1.2 to 3.6V		1.2 to 3.6V	1.65V to 5.5V	-	3	-	-	4	pF
Cio	A port B port	-	1.2 to 3.6V	1.65V to 5.5V	-	5 11	-	-	6 14	pF

<sup>(1)</sup>  $V_{\text{CCI}}$  is the supply voltage associated with the input port.

<sup>(2)</sup>  $V_{\text{CCO}}$  is the supply voltage associated with the output port.







### **AC Electrical Characteristics**

## **Timing requirements**

a.  $T_A = 25^{\circ}C$ ,  $V_{CCA} = 1.2V$ 

			$V_{CCB} = 1.8V$	$V_{CCB} = 2.5V$	$V_{CCB} = 3.3V$	$V_{CCB} = 5V$	Unit
			TYP	TYP	TYP	TYP	Umt
Data rate		20	20	20	20	Mbps	
$t_{\mathrm{W}}$	Pulse duration Data inputs		50	50	50	50	ns

b.  $T_A = 25 \,^{\circ}\text{C}$ ,  $V_{CCA} = 1.5 \pm 0.1 \text{V}$ 

			$V_{CCB}=1$	$V_{CCB}=1.8\pm0.15V$ $V_{CCB}=2.5\pm0.2V$		$V_{CCB}=3.3\pm0.3V$		$V_{CCB}=5\pm0.5V$		Unit	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Unit
	Data rate		-	40	-	40	-	40	-	40	Mbps
$t_{\mathrm{W}}$	t <sub>W</sub> Pulse duration Data inputs		25	-	25	-	25	-	25	-	ns

c.  $T_A = 25$  °C,  $V_{CCA} = 1.8 \pm 0.15$ V

			$V_{CCB}=1.8\pm0.15V$ $V_{CCB}=2.5\pm0.2V$		$V_{CCB}=3.3\pm0.3V$		$V_{CCB}=5\pm0.5V$		Unit		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Omt
	Data rate		-	60	-	60	-	60	-	60	Mbps
$t_{\mathrm{W}}$	Pulse duration	Data inputs	17	-	17	-	17	-	17	-	ns

d.  $T_A = 25$ °C,  $V_{CCA} = 2.5 \pm 0.2$ V

			$V_{CCB}$ =2.5±0.2 $V$		$V_{CCB}=3$	.3±0.3V	V <sub>CCB</sub> =	Unit	
			MIN	MAX	MIN	MAX	MIN	MAX	UIII
	Data rate		-	100	-	100	-	100	Mbps
$t_{\mathrm{W}}$	t <sub>w</sub> Pulse duration Data inputs		10	-	10	-	10	-	ns

e.  $T_A = 25 \,^{\circ}\text{C}$ ,  $V_{CCA} = 3.3 \pm 0.3 \,^{\circ}\text{V}$ 

	V <sub>CCB</sub> =3.3	3±0.3V	V <sub>CCB</sub> =	5±0.5V	Unit
	MIN	MAX	MIN	MAX	Unit
Data rate	-	100	-	100	Mbps
t <sub>W</sub> 10 -	10	-	10	-	ns

## **Switching characteristics**

a.  $T_A = 25 \,^{\circ}\text{C}$ ,  $V_{CCA} = 1.2 \text{V}$ 

Parameter Parameter	From (INPUT)	To (OUTPUT)	V <sub>CCB</sub> =1.8V TYP	V <sub>CCB</sub> =2.5V TYP	V <sub>CCB</sub> =3.3V TYP	V <sub>CCB</sub> =5V TYP	Unit
4	A	В	6.9	5.7	5.3	5.5	
$t_{ m pd}$	В	A	7.4	6.4	6	5.8	ns
4	OE	A	0.2	0.2	0.2	0.2	
t <sub>en</sub>	OE	В	0.2	0.2	0.2	0.2	μs
4	OE	A	0.4	0.4	0.4	0.4	
$t_{ m dis}$	OE	В	0.2	0.2	0.2	0.2	μs
$t_{rA}, t_{fA}$	_	ise and fall mes	4.2	4.2	4.2	4.2	ns
$t_{rB},t_{fB}$	-	ise and fall mes	2.1	1.5	1.2	1.1	ns
t <sub>SK(O)</sub>	Channel-to-channel skew		0.5	0.5	0.5	1.4	ns
Max data rate		-	20	20	20	20	Mbps





b.  $T_A = 25 \,^{\circ}\text{C}$ ,  $V_{CCA} = 1.5 \pm 0.1 \text{V}$ 

Parameter	From	To	$V_{CCB}=1$ .	8±0.15V	$V_{CCB} = 2$	2.5±0.2V	$V_{CCB}=3.3\pm0.3V$		$V_{CCB} = 5 \pm 0.5 V$		Unit
rarameter	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Omt
4	A	В	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	ng
$t_{pd}$	В	A	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
4	OE	A	-	0.5	-	0.5	-	0.5	-	0.5	
t <sub>en</sub>	OE	В	-	0.5	-	0.5	-	0.5	-	0.5	μs
4	OE	A	-	0.5	-	0.5	-	0.5	-	0.5	
$t_{ m dis}$	OL	В -	-	0.5	-	0.5	-	0.5	-	0.5	μs
$t_{rA}, t_{fA}$		ise and fall mes	1.4	5.1	1.4	5.1	1.4	5.1	1.4	5.1	ns
$t_{rB},t_{fB}$	-	ise and fall mes	0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
t <sub>SK(O)</sub>		-to-channel kew	-	0.5	-	0.5	-	0.5	-	0.5	ns
Max data rate			40	-	40	-	40	-	40	-	Mbps

## c. $T_A = 25$ °C, $V_{CCA} = 1.8 \pm 0.15 V$

Davamatan	From	To	$V_{CCB}=1$ .	8±0.15V	$V_{CCB}=2$	.5±0.2V	$V_{CCB}=3$	.3±0.3V	V <sub>CCB</sub> =	5±0.5V	Unit	
Parameter	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Unit	
+	A	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	na	
$t_{ m pd}$	В	A	1.5	12	1.3	8.4	1	7.6	0.9	7.1	ns	
	OE	A	-	0.3	-	0.25		0.25	-	0.25		
t <sub>en</sub>	OE	В	-	0.3	-	0.25		0.25	=	0.25	μs	
4	OE	A	=	0.5	=-	0.5		0.5	-	0.5	110	
$t_{ m dis}$		В	В	-	0.5	-	0.5		0.5	=	0.5	μs
$t_{rA}, t_{fA}$		ise and fall mes	1	4.2	1	4.1	1	4.1	1	4.1	ns	
$t_{rB}, t_{fB}$		ise and fall mes	0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns	
t <sub>SK(O)</sub>		-to-channel kew	-	0.5	-	0.5	-	0.5	-	0.5	ns	
Max data rate			60	-	60	-	60	-	60	-	Mbps	

# d. $T_A = 25$ °C, $V_{CCA} = 2.5 \pm 0.2 V$

Donomoton	From	From To		$V_{CCB} = 2.5 \pm 0.2 V$		$V_{CCB} = 3.3 \pm 0.3 V$		$V_{CCB}=5\pm0.5V$		
Parameter	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	Unit	
+	A	В	1.1	6.3	1.0	5.2	0.9	4.7	<b>n</b> c	
$t_{pd}$	В	A	1.2	6.6	1.1	5.1	0.9	4.4	ns	
+	OE	A	-	0.25	-	0.2	=	0.2	шс	
t <sub>en</sub>		В	-	0.25	-	0.2	=	0.2	μs	
+	OE	A	-	0.5	-	0.4	=	035	110	
$t_{ m dis}$		В	-	0.5	-	0.4	=	0.35	μs	
$t_{rA}, t_{fA}$	A-port rise and fall times		0.8	3.0	0.8	3.0	0.8	3.0	ns	
$t_{rB}, t_{fB}$	-	ise and fall mes	0.7	3.0	0.5	2.8	0.4	2.7	ns	
t <sub>SK(O)</sub>		-to-channel kew	-	0.5	-	0.5	-	0.5	ns	
Max data rate		·	100	ı	100	-	100	-	Mbps	





e.  $T_A = 25 \,^{\circ}\text{C}$ ,  $V_{CCA} = 3.3 \pm 0.3 \,^{\circ}\text{V}$ 


Domomotom	From	To	$V_{CCB}=3$	.3±0.3V	$V_{CCB}=$	Unit									
Parameter	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	Umt								
+	A	В	0.9	4.7	0.8	4.0	no								
$t_{pd}$	В	A	1.0	4.9	0.9	3.8	ns								
4	OE	A	-	0.2	-	0.2									
t <sub>en</sub>	OE	В	=	0.2	-	0.2	μs								
4	OE	OE	OE	OE	OE	OE	OE	OF	OF	A	-	0.3	=	0.3	
$t_{ m dis}$							В	=	0.3	-	0.3	μs			
$t_{rA}, t_{fA}$	A-port rise and fall times		0.7	2.8	0.7	2.8	ns								
$t_{rB}, t_{fB}$	B-port rise and fall times		0.5	2.7	0.4	2.7	ns								
t <sub>SK(O)</sub>	Channel-to-channel skew		=	0.5	-	0.5	ns								
Max data rate	-		100	-	100	-	Mbps								

**Operating Characteristics** 


Operating Characteristics														
			V <sub>CCA</sub>											
			1.2V			2.5V	2.5V	3.3V	1					
						V <sub>CCB</sub>								
Parameter		Test Conditions							3.3V	Unit				
			5V	1.8V	1.8V	1.8V 1.8V	2.5V	5V	to					
									5.5V					
			TYP TYP		TYP	TYP	P TYP	TYP	TYP					
$C_{pdA}$	A-port input, B-port output.	$C_L=0$ , f=10 MHz,	7.8	10	9	8	8	8	9					
$C_{pdA}$	B-port input, A-port output.	$tr = t_f = 1ns,$	12	11	11	11	11	11	11					
C	A-port input, B-port output.	$OE=V_{CCA}$	38.1	28	28	28	29	30	30					
$C_{pdB}$	B-port input, A-port output.	(outputs enabled)	25.4	18	18	18	18	21	21	nE				
$C_{pdA}$ $C_{pdB}$	A-port input, B-port output.	$C_L = 0$ , f = 10 MHz,	0.01	0.01	0.01	0.01	0.01	0.01	0.01	pF				
	B-port input, A-port output.	$tr = t_f = 1ns,$	0.01	0.01	0.01	0.01	0.01	0.01	0.01					
	A-port input, B-port output.	OE=GND	0.01	0.01	0.01	0.01	0.01	0.01	0.03	.03				
	B-port input, A-port output.	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.02	0.04					

## **Test Circuit**

1> Load circuit for Max data rate, pulse duration propagation delay output rise and fall time measurement




2> Load circuit for enable/disable time measurement




3> Timing Definitions for Propagation Delays and Enable/Disable Measurement








4> Voltage waveforms pulse duration



- 5> Notes
- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR\_10 MHz,  $Z_0 = 50$  W,  $dv/dt \ge 1$  V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as tpd.
- E.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- F.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

### **Block Diagram**







### **Principles of operation**

### **Applications**

The PI4ULS5V104 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another.

#### Architecture

The PI4ULS5V104 architecture(see Figure 1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the PI4ULS5V104 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

The output one shots detect rising or falling edges on the A or B ports. During a rising edge, the one shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70  $\Omega$  at  $V_{\rm CCO}{=}1.2~V$  to 1.8 V, 50  $\Omega$  at  $V_{\rm CCO}{=}1.8~V$  to 3.3 V, and 40  $\Omega$  at  $V_{\rm CCO}{=}3.3~V$  to 5 V.

#### **Input Driver Requirements**

Typical  $I_{\rm IN}$  vs  $V_{\rm IN}$  characteristics of the PI4ULS5V104 are shown in *Figure 2*. For proper operation, the device driving the data I/Os of the PI4ULS5V104 must have drive strength of at least  $\pm 2$ mA.

### Power Up

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. During power-up sequencing, VCCA  $\ge$  VCCB does not damage the device, so any power supply can be ramped up first. The PI4ULS5V104 has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA/B} = 0$  V).

#### **Enable and Disable**

The PI4ULS5V104 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time ( $t_{\rm dis}$ ) indicates the delay between when OE goes low and when the outputs acutally get disabled (Hi-Z). The enable time (ten) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

### Pull-up or Pull-down Resistors on I/O Lines

The PI4ULS5V104 is designed to drive capacitive loads of up to 70 pF. The output drivers of the PI4ULS5V104 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k $\Omega$  to ensure that they do not contend with the output drivers of the PI4ULS5V104.

For the same reason, the PI4ULS5V104 should not be used in applications such as I<sup>2</sup>C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O.






Figure 1. Architecture of PI4ULS5V104 I/O Cell




Figure 2. Typical  $I_{IN}$  vs.  $V_{IN}$  Curve

### Note:

A. VT is the input threshold voltage of the PI4ULS5V104 (typically  $V_{\text{CCI}}/2$ ).


B. VD is the supply voltage of the external driver.






## **Mechanical Information**

### TOFN3.5x3.5-14




13-0193







CSP-12



#### For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

# **Ordering Information**

Part Number	Package Code	Package			
PI4ULS5V104ZBEX	ZB	14-pin, 3.5X3.5 (TQFN)			
PI4ULS5V104GAEX	GA	12-pin, 1.37X1.87 Wafer Level (CSP)			

### Notes:

- Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/
- E = Pb-free and Green
- X suffix = Tape/Reel





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
- 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by Diodes Incorporated manufacturer:

Other Similar products are found below:

NLSX4302EBMUTCG NLVSX4373DR2G PCA9306FMUTAG HV583GA-G NLSX0102FCT1G NLSX0102FCT2G
NLSX4302EBMUTCG NLVSX4373DR2G PCA9306FMUTAG SY10H351JZ MC100EPT622MNG MAX9374AEKA+T MAX3378EETD+
MAX34405BEZT+ NLSX3014MUTAG NVT4556BUKZ NLSV4T244EMUTAG NLSX5011MUTCG NLV9306USG
NLVSX4014MUTAG MAX34405BEZT+T NLSV4T3144MUTAG NSV12200LT1G NLVSX4373MUTAG NB3U23CMNTAG
MAX3371ELT+T MAX3008EUP+T NLVPCA9306AMUTCG NLSX3013BFCT1G MAX9378EUA+T NLV7WBD3125USG
NLV14504BDTG NLSX3012DMR2G NLSX5012DR2G MAX3391EEUD+T MAX3379EETD+ PI4ULS3V4857GEAEX
MAX3391EEBC+T MAX14842ATE+T 74AVCH1T45FZ4-7 CLVC16T245MDGGREP HEF4104BT TC74LCX16245(EL,F)
MC10H124FNG CAVCB164245MDGGREP 7WBD383USG NVT2001GM,115 CLVC8T245MRHLTEP 74LVC1G175GS,132
FXLA104UM12X