The documentation and process conversion measures necessary to comply with this revision shall be completed by 1 June 2013.

INCH-POUND

MIL-PRF-19500/596K <u>17 April 2013</u> SUPERSEDING MIL-PRF-19500/596J 14 April 2009

## PERFORMANCE SPECIFICATION SHEET

## SEMICONDUCTOR DEVICE, REPETITIVE AVALANCHE, FIELD EFFECT, TRANSISTOR, N-CHANNEL, SILICON, TYPES 2N7218, 2N7219, 2N7221, 2N7222, 2N7218U, 2N7219U, 2N7221U, AND 2N7222U, JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

## 1. SCOPE

1.1 <u>Scope</u>. This specification covers the performance requirements for a N-channel, enhancement mode, MOSFET, power transistor intended for use in high density power switching applications. Four levels of product assurance are provided for each device type as specified in MIL-PRF-19500, with avalanche energy maximum ratings ( $E_{AR}$  and  $E_{AS}$ ) and maximum avalanche current  $I_{AR}$ . Two levels of product assurance are provided for die (element evaluation).

1.2 <u>Physical dimensions</u>. See figure 1 (TO-254AA), figure 2 for JANHC and JANKC (die) dimensions, and figure 3 for surface mount (TO-267AB).

Туре	P <sub>T</sub> (1) T <sub>C</sub> = +25°C	P <sub>T</sub> T <sub>A</sub> = +25°C	R <sub>θJC</sub> (2)	$V_{(BR)DSS}$ min $V_{GS} = 0$ $I_D = 1.0$ mA dc	I <sub>D1</sub> (3) (4) T <sub>C</sub> = +25°C	I <sub>D2</sub> (3) (4) T <sub>C</sub> = +100°C	Is	I <sub>DM</sub> (5)	TJ and T <sub>STG</sub>
	W	W	°C/W	<u>V dc</u>	<u>A dc</u>	<u>A dc</u>	<u>A dc</u>	<u>A (pk)</u>	<u>°C</u>
2N7218, 2N7218U	125	4	1.0	100	28	20	28	112	-55 to +150
2N7219, 2N7219U	125	4	1.0	200	18	11	18	72	-55 to +150
2N7221, 2N7221U	125	4	1.0	400	10	6	10	40	-55 to +150
2N7222, 2N7222U	125	4	1.0	500	8	5	8	32	-55 to +150

1.3 <u>Maximum ratings</u>. Unless otherwise specified,  $T_c = +25^{\circ}C$ .

See notes next page.

Comments, suggestions, or questions on this document should be addressed to Defense Supply Center, Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to <u>Semiconductor@dla.mil</u>. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil/.

AMSC N/A

FSC 5961

1.3	Maximum	ratings	- continued.
-----	---------	---------	--------------

Туре	I <sub>AR</sub>	E <sub>AS</sub>	E <sub>AR</sub>	V <sub>(ISO)</sub> at 70,000	V <sub>GS</sub>	V <sub>GS</sub> =	max (6) 10 V dc = I <sub>D2</sub>
				feet		$T_J = +25^{\circ}C$	$T_J = +150^{\circ}C$
	<u>A</u>	<u>mj</u>	<u>mj</u>		<u>V dc</u>	Ω	Ω
2N7218, 2N7218U	28	250	12.5		±20	0.077	0.154
2N7219, 2N7219U	18	450	12.5		±20	0.18	0.387
2N7221, 2N7221U	10	650	12.5	400	±20	0.55	1.32
2N7222, 2N7222U	8	700	12.5	500	±20	0.85	2.04

Derate linearly 1.0 W/°C for  $T_C > +25$ °C. See figure 4, thermal impedance curves. The following formula derives the maximum theoretical I<sub>D</sub> limit. I<sub>D</sub> is limited by package and internal wires (1) (2) (3) and may be limited by pin diameter:

$$I_D = \sqrt{\frac{T_J \max T_C}{(R_{\Theta JC})x(R_{DS(ON)} at T_{Jmax})}}$$

See figure 5, maximum drain current graph. (4)


 $I_{DM} = 4 \times I_{D1}$  as calculated in note 3. (5)

(6) Pulsed (see 4.5.1).

1.4 <u>Primary electrical characteristics</u>.  $T_C = +25^{\circ}C$  (unless otherwise specified).

Туре	$\begin{array}{l} \text{Min } V_{(\text{BR})\text{DSS}} \\ V_{\text{GS}} = 0 \\ I_{\text{D}} = 1.0 \text{ mA dc} \end{array}$	$V_{GS(th)1} \\ V_{DS} \ge V_{GS} \\ I_D = 0.25 \text{ mA dc}$		$\begin{array}{c} \text{Max } I_{\text{DSS1}} \\ V_{\text{GS}} = 0 \\ V_{\text{DS}} = 80 \text{ percent} \\ \text{of rated } V_{\text{DS}} \end{array}$	$\begin{array}{c} \text{Max } r_{\text{DS(on)1}} \\ (1) \\ I_{\text{D}} = I_{\text{D2}} \\ V_{\text{GS}} = 10 \text{ V} \end{array}$
	<u>V dc</u>	<u>V dc</u> <u>Min Max</u>		<u>μA dc</u>	<u>Ohms</u>
2N7218, 2N7218U	100	2.0	4.0	25	0.077
2N7219, 2N7219U	200	2.0	4.0	25	0.18
2N7221, 2N7221U	400	2.0 4.0		25	0.55
2N7222, 2N7222U	500	2.0	4.0	25	0.85

(1) Pulsed (see 4.5.1).




		Notes				
Ltr	Inc	hes	Millin	Millimeters		
	Min	Max	Min	Max		
BL	.535	.545	13.59	13.84		
СН	.249	.260	6.32	6.60		
LD	.035	.045	0.89	1.14		
LL	.510	.570	12.95	14.48	3	
LO	.150	BSC	3.81			
LS	.150 BSC		3.81			
MHD	.139	.149	3.53	3.78		
мно	.665	.685	16.89	17.40		
TL	.790	.800	20.07	20.32	3, 4	
TT	.040	.050	1.02	1.27		
TW	.535	.545	13.59	13.84	3, 4	
Term 1						
Term 2						
Term 3		G	ate			

#### NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. Protrusion thickness of ceramic eyelets included in dimension LL.
- 4. All terminals are isolated from case.
- 5. In accordance with ASME Y14.5M, diameters are equivalent to  $\phi x$  symbology.

FIGURE 1. Physical dimensions for TO-254AA (2N7218, 2N7219, 2N7221, and 2N7222).



	Dimensions							
Symbol	Inc	hes	Millimeters					
	Min	Max	Min	Max				
BL	.620	.630	15.75	16.00				
BW	.445	.455	11.30	11.56				
CH		.142		3.60				
LH	.010	.020	0.26	0.50				
LL <sub>1</sub>	.410	.420	10.41	10.67				
LL <sub>2</sub>	.152	.162	3.86	4.11				
LS <sub>1</sub>	.210	BSC	5.33 BSC					
LS <sub>2</sub>	.105	BSC	2.67 BSC					
LW <sub>1</sub>	.370	.380	9.40	9.65				
LW <sub>2</sub>	.135	.145	3.43	3.68				
Q <sub>1</sub>	.030		0.76					
Q <sub>2</sub>	.035		0.89					
Term 1	Drain							
Term 2	Gate							
Term 3		9	Source					

NOTES:


1. Dimensions are in inches.

2. Millimeters are given for information only.

3. The lid shall be electrically isolated from the drain, gate and source.

4. In accordance with ASME Y14.5M, diameters are equivalent to  $\phi x$  symbology.

FIGURE 2. Dimensions and configuration of surface mount package outline (TO-267AB), 2N7218U, 2N7219U, 2N7221U, and 2N7222U.



NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. Unless otherwise specified, tolerance is  $\pm$ .005 inch (0.13 mm).
- 4. The physical characteristics of the die thickness are .0187 inch (0.475 mm). The back metals are chromium, nickel, and silver. The top metal is aluminum and the back contact is the drain.
- 5. In accordance with ASME Y14.5M, diameters are equivalent to  $\phi x$  symbology.
- 6. See 6.4 for ordering information.

#### FIGURE 3. JANHC and JANKC (A-version) die dimensions.

#### 2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

## 2.2 Government documents.

2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

(Copies of these documents are available online at <u>https://assist.dla.mil/quicksearch/</u> or <u>https://assist.dla.mil/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence</u>. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list before contract award (see 4.2 and 6.3).

3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.

3.4 <u>Interface and physical dimensions</u>. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figures 1 (TO-254AA), 2 (TO-267AB, surface mount), and 3 (die) herein. Methods used for electrical isolation of the terminal feedthroughs shall employ materials that contain a minimum of 90 percent AL<sub>2</sub>O<sub>3</sub> (ceramic). Examples of such construction techniques are metallized ceramic eyelets or ceramic walled packages.

3.4.1 Lead formation and finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead formation or finish is desired, it shall be specified in the acquisition document (see 6.2). When lead formation is performed, as a minimum, the vendor shall perform 100 percent hermetic seal in accordance with screen 14 of table E-IV of MIL-PRF-19500 and 100 percent dc testing in accordance with table I, subgroup 2 herein.

3.4.2 Internal construction. Multiple chip construction shall not be permitted.

3.5 Electrostatic discharge protection. The devices covered by this specification require electrostatic protection.

3.5.1 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. The following handling procedures shall be followed:

- a. Devices shall be handled on benches with conductive handling devices.
- b. Ground test equipment, tools, and personnel handling devices.
- c. Do not handle devices by the leads.
- d. Store devices in conductive foam or carriers.
- e. Avoid use of plastic, rubber, or silk in MOS areas.
- f. Maintain relative humidity above 50 percent, if practical.
- g. Care shall be exercised, during test and troubleshooting, to apply not more than maximum rated voltage to any lead.
- h. Gate must be terminated to source.  $R \le 100 \text{ k}\Omega$ , whenever bias voltage is to be applied drain to source.

3.6 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.7 Electrical test requirements. The electrical test requirements shall be as specified in table I.

3.8 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-19500, except at the option of the manufacturer, the country of origin and/or the manufacturers identification may be omitted from the body of the transistor.

3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

#### 4. VERIFICATION

- 4.1 <u>Classification of inspections</u>. The inspection requirements specified herein are classified as follows:
  - a. Qualification inspection (see 4.2).
  - b. Screening (see 4.3).
  - c. Conformance inspection (see 4.4 and tables I and II).

4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-19500, and as specified herein.

4.2.1 <u>JANHC and JANKC qualification</u>. JANHC and JANKC qualification inspection shall be in accordance with MIL-PRF-19500.

4.2.2 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.3 <u>Screening (JANS, JANTX, and JANTXV levels)</u>. Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see	Measu	irement
table E-IV of MIL-PRF-19500) (1) (2)	JANS level	JANTX and JANTXV level
(3)	Gate stress test (see 4.3.2)	Gate stress test (see 4.3.2)
(3)	Method 3470 of MIL-STD-750. (see 4.3.3)	Method 3470 of MIL-STD-750. (see 4.3.3)
(3) 3c	Method 3161 of MIL-STD-750 (see 4.3.4)	Method 3161 of MIL-STD-750 (see 4.3.4)
9	I <sub>GSSF1</sub> , I <sub>GSSR1</sub> , I <sub>DSS1</sub> , subgroup 2 of table I herein;	Subgroup 2 of table I herein
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	IGSSF1, IGSSR1, IDSS1, IDS(on)1, VGS(th)1 Subgroup 2 of table I herein. $\Delta I_{GSSF1} = +20$ nA dc or ±100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = -20$ nA dc or ±100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 25 \ \mu A \ dc \ or \pm 100 \ percent of initialvalue, whichever is greater.$	IGSSF1, IGSSR1, IDSS1, rDS(on)1, VGS(th)1 Subgroup 2 of table I herein.
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A or $T_A = +175^{\circ}C$ and t = 48 hours
13	Subgroup 2 and 3 of table I herein. $\Delta I_{GSSF1} = +20$ nA dc or ±100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = -20$ nA dc or ±100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 25 \ \mu A$ dc or ±100 percent of initial value, whichever is greater. $\Delta r_{DS(on)1} = \pm 20$ percent of initial value. $\Delta V_{GS(th)1} = \pm 20$ percent of initial value.	Subgroup 2 of table I herein. $\Delta I_{GSSF1} = +20$ nA dc or ±100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = -20$ nA dc or ±100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 25 \ \mu A \ dc \ or \pm 100 \ percent of initial value, whichever is greater. \Delta r_{DS(on)1} = \pm 20 \ percent of initial \ value.\Delta V_{GS(th)1} = \pm 20 \ percent of initial \ value.$
17	Method 1081 of MIL-STD-750 (see 4.3.5) Endpoints: Subgroup 2 of table I herein	Method 1081 of MIL-STD-750 (see 4.3.5) Endpoints: Subgroup 2 of table I herein

(1) At the end of the test program,  $I_{GSSF1}$ ,  $I_{GSSR1}$ , and  $I_{DSS1}$  are measured.

\*

 (2) An out-of-family program to characterize I<sub>GSSF1</sub>, I<sub>GSSR1</sub>, I<sub>DSS1</sub>, and V<sub>GS(th)1</sub> shall be invoked.
 (3) Shall be performed anytime after temperature cycling, screen 3a; JANTX and JANTXV levels do not need to be repeated in screening requirements.

4.3.1 <u>Screening (JANHC and JANKC)</u>. Screening of die shall be in accordance with MIL-PRF-19500. As a minimum die, shall be 100 percent probed in accordance with table I, subgroup 2 except test current shall not exceed 20 amperes.

4.3.2 <u>Gate stress test</u>. Apply  $V_{GS}$  = 30 V minimum for t = 250 µs minimum.

4.3.3 Single pulse avalanche energy (EAS).

- a. Peak current (I<sub>AS</sub>).....I<sub>D1</sub>.
- b. Peak gate voltage (V<sub>GS</sub>).....10 V.
- c. Gate to source resistor (R\_Gs) ......25  $\leq$  R\_Gs  $\leq$  200  $\Omega$ .
- d. Initial case temperature .....+25°C +10°C, -5°C.
- e. Inductance: ......  $\left[\frac{2E_{AS}}{\left(I_{D1}\right)^{2}}\right]\left[\frac{V_{BR}-V_{DD}}{V_{BR}}\right]$  mH minimum.

f. Number of pulses to be applied ......1 pulse minimum.

g. Supply voltage (V<sub>DD</sub>).....50 V, 25 V for 100 V devices.

4.3.4 <u>Thermal impedance</u>. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining  $I_M$ ,  $I_H$ ,  $t_{H}$ ,  $t_{SW}$ , (and  $V_H$  where appropriate). Measurement delay time ( $t_{MD}$ ) = 30 - 60  $\mu$ s max. See table II, group E, subgroup 4 herein.

4.3.5 Dielectric withstanding voltage.

- a. Magnitude of test voltage......900V DC
- b. Duration of application of test voltage......15 seconds (min)
- c. Points of application of test voltage.....All leads to case (bunch connection)
- d. Method of connection......Mechanical

e. Kilovolt-ampere rating of high voltage source......1200V/1.0 mA (min)

- f. Maximum leakage current.....1.0 mA
- g. Voltage ramp up time......500V/second

4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500, and as specified herein.

4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with MIL-PRF-19500 and table I herein. Electrical measurements (end-points) shall be in accordance with the inspections of table I, subgroup 2 herein.

4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JAN, JANTX, and JANTXV) of MIL-PRF-19500 and herein. Electrical measurements (end-points) shall be in accordance with the inspections of table I, subgroup 2 herein.

\* 4.4.2.1 Group B inspection, table E-VIA (JANS) of MIL-PRF-19500.

<u>S</u>	<u>ubgroup</u>	Method	Conditions			
	B3	1051	Test condition G.			
*	B4	1042	Test condition D; the heating cycle shall be 1 minute minimum. No heat sink or forced air cooling on the device shall be permitted during the cycle.			
	B5	1042	A separate sample may be pulled for each test. Accelerated steady-state reverse bias, test condition A, $V_{DS}$ = rated, $T_A$ = +175°C, t = 120 hours, read and record $V_{(BR)DSS}$ (pre and post at 1 mA = I <sub>D</sub> . Read and record I <sub>DSS</sub> (pre and post). Deltas for $V_{(BR)DSS}$ shall not exceed 10 percent and I <sub>DSS</sub> shall not exceed 25 µA.			
			Accelerated steady-state gate bias, condition B, $V_{GS}$ = rated, $T_A$ = +175°C, t = 24 hours.			
	B5	2037	Bond strength; test condition D.			
4.4.2	.4.2.2 Group B inspection, table E-VIB (JAN, JANTX, and JANTXV) of MIL-PRF-19500.					
<u>S</u>	ubgroup	<u>Method</u>	Condition			

Subgroup	Method	Condition
B2	1051	Test condition G.
B3	1042	Test condition D, 2,000 cycles minimum. The heating cycle shall be 1 minute minimum.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows. Electrical measurements (end-points) shall be in accordance with the inspections of table I, subgroup 2 herein.

<u>Subgroup</u>	Method	Condition
C2	2036	Tension: Test condition A; weight = 10 lbs, $t = 10 s$ (not applicable to "U" suffix version).
C5	3161	See 4.3.4, $R_{\theta JC(max)}$ shall be 1.0°C/W.
* C6	1042	Test condition D. The heating cycle shall be 1 minute minimum.

4.4.4 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be as specified in appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurements shall be as specified in MIL-STD-750.

# TABLE I. Group A inspection.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Lii	Unit	
_	Method	Condition		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance 2/	3161	See 4.3.4	Z <sub>θJC</sub>			°C/W
Breakdown voltage, drain to source 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U	3407	Bias condition C, $V_{GS}$ = 0 V, $I_D$ = 1 mA dc	V (br)dss	100 200 400 500		V dc V dc V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}, \ I_D = .25 \ mA$	V <sub>GS(th)1</sub>	2.0	4.0	V dc
Gate current	3411	Bias condition C, $V_{GS}$ = 20 V dc, $V_{DS}$ = 0	$I_{GSSF1}$		100	nA dc
Gate current	3411	Bias condition C, $V_{GS}$ = -20 V dc, $V_{DS}$ = 0	I <sub>GSSR1</sub>		-100	nA dc
Drain current	3413	Bias condition C, $V_{GS}$ = 0, $V_{DS}$ = 80 percent of rated $V_{DS}$	I <sub>DSS1</sub>		25	μA dc
Static drain to source on-state resistance 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U	3421	$V_{GS}$ = 10 V dc, condition A, pulsed (see 4.5.1), I <sub>D</sub> = rated I <sub>D2</sub> (see 1.3)	r <sub>DS(on)1</sub>		0.077 0.18 0.55 0.85	Ω Ω Ω
Static drain to source on-state resistance 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U	3421	$V_{GS}$ = 10 V dc, condition A, pulsed (see 4.5.1), I <sub>D</sub> = rated I <sub>D1</sub> (see 1.3)	r <sub>DS(on)2</sub>		0.125 0.25 0.70 0.95	Ω Ω Ω

See footnotes at end of table.

## TABLE I. Group A inspection - Continued.

Inspection <u>1</u> /		MIL-STD-750	Symbol	Lir	Unit	
	Method	Condition		Min	Max	
Subgroup 2 - Continued Forward voltage (source drain diode)	4011	$V_{GS}$ = 0, $I_D$ = rated $I_{D1}$ , pulsed (see 4.5.1)	V <sub>SD</sub>		1.5	V
Subgroup 3 High temperature operation:		T <sub>C</sub> = T <sub>J</sub> = +125°C				
Gate current	3411	Bias condition C, $V_{GS} = 20 V dc, V_{DS} = 0$	I <sub>GSSF2</sub>		200	nA dc
Gate current	3411	Bias condition C, V <sub>GS</sub> = -20 V dc, V <sub>DS</sub> = 0	I <sub>GSSR2</sub>		-200	nA dc
Drain current	3413	Bias condition C, $V_{GS}$ = 0, $V_{DS}$ = 100 percent of rated $V_{DS}$	I <sub>DSS2</sub>		1.0	mA dc
Drain current	3413	Bias condition C, $V_{GS}$ = 0, $V_{DS}$ = 80 percent of rated $V_{DS}$	I <sub>DSS3</sub>		0.25	mA dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}, \ I_D = 0.25 \ mA$	$V_{GS(th)2}$	1.0		V dc
Static drain to source on-state resistance 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U	3421	$V_{GS}$ = 10 V dc, pulsed (see 4.5.1), I <sub>D</sub> = rated I <sub>D2</sub> (see 1.3)	۲ <sub>DS(on)3</sub>		0.24 0.48 1.44 2.04	Ω Ω Ω Ω
Low temperature operation:		$T_{C} = T_{J} = -55^{\circ}C$				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}, \ I_D = 0.25 \ mA$	V <sub>GS(th)3</sub>		5.0	V dc

See footnotes at end of table.

## TABLE I. Group A inspection - Continued.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Limits		Unit
	Method	Condition		Min	Max	
Subgroup 4						
Switching time test	3472	$    I_D = rated \ I_{D2} \ (see \ 1.3), \ V_{GS} = 10 \ V \\     dc, \ gate \ drive \ impedance = 9.1 \ \Omega, \\     V_{DD} = 50 \ percent \ of \ V_{BR(DSS)} $				
Turn-on delay time 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U			t <sub>d(on)</sub>		21 20 25 21	ns ns ns ns
Rise time 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U			tr		105 105 92 73	ns ns ns ns
Turn-off delay time 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U			t <sub>d(off)</sub>		64 58 79 72	ns ns ns ns
Fall time 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U			t <sub>f</sub>		65 67 58 51	ns ns ns ns
Subgroup 5						
Safe operating area test (high voltage)	3474	See figure 6; $t_p$ = 10 ms, $V_{DS}$ = 80 percent of rated $V_{BR(DSS)}$ , $V_{DS}$ = 200 V maximum				
Electrical measurements		See table I, subgroup 2				
Subgroup 6						
Not applicable						

See footnotes at end of table.

## TABLE I. Group A inspection - Continued.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Limits		Unit
	Method	Condition		Min	Max	
Subgroup 7						
Gate charge	3471	Condition B				
On-state gate charge 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U			Q <sub>g(on)</sub>		59 60 65 68.5	nC nC nC nC
Gate to source charge 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U			Q <sub>gs</sub>		16 14.6 14.0 12.5	nC nC nC nC
Gate to drain charge 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U			Q <sub>gd</sub>		30.7 37.6 40.5 42.4	nC nC nC nC
Reverse recovery time 2N7218, 2N7218U 2N7219, 2N7219U 2N7221, 2N7221U 2N7222, 2N7222U	3473	$\label{eq:linear} \begin{array}{l} d_i/d_t \ \leq 100 \ \text{A}/\mu\text{s}, \ V_{\text{DD}} \leq 30 \ \text{V}, \\ I_D = I_{D1}, \ (\text{see 1.3}) \end{array}$	trr		400 500 600 700	ns ns ns ns

1/ For sampling plan, see MIL-PRF-19500.
 2/ This test required for the following end-point measurements only: Group B, subgroups 3 and 4 (JANS). Group B, subgroups 2 and 3 (JANTXV). Group C, subgroups 2 and 6. Group E, subgroup 1.

Inspection	MIL-STD-750		Sample plan	
	Method	Method Conditions		
Subgroup 1			45 devices c = 0	
Temperature cycling	1051	-55 to 150°C, 500 cycles		
Hermetic seal Fine leak Gross leak	1071	As applicable.		
Electrical measurements		See table I, subgroup 2		
Subgroup 2 1/			45 devices c = 0	
Steady-state reverse bias	1042	Condition A, 1,000 hours	0 = 0	
Electrical measurements		See table I, subgroup 2		
Steady-state gate bias	1042	Condition B, 1,000 hours		
Electrical measurements		See table I, subgroup 2		
Subgroup 4			Sample size N/A	
Thermal impedance curves		See MIL-PRF-19500.	N/A	
Subgroup 5 2/			3 devices c = 0	
Barometric pressure test 2N7221, 2N7221U 2N7222, 2N7222U	1001	Condition C, $V_{(ISO)} = V_{DS}$ $V_{DS} = 400 V dc$ $V_{DS} = 500 V dc$	C = 0	
Subgroup 10			22 devices c = 0	
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer.	0 = 0	

# \* TABLE II. Group E inspection (all quality levels) for qualification or re-qualification only.

See footnotes at end of table.

\*

Inspection	MIL-STD-750		Sample	
	Method	Conditions	plan	
Subgroup 11 Repetitive avalanche energy	3469	Peak current $I_{AR} = I_D$ ; peak gate voltage $V_{GS} = 10 \text{ V}$ ; gate to source resistor, $R_{GS} 25 \le R_{GS} \le 200$ ohms Temperature = $T_J = +150^{\circ}\text{C} + 0, -10^{\circ}\text{C}$ Inductance = $\left[\frac{2E_{AR}}{(I_{D1})^2}\right]\left[\frac{V_{BR} - V_{DD}}{V_{BR}}\right]$ mH minimum Number of pulses to be applied = 3.6 X 10 <sup>8</sup> ; supply voltage ( $V_{DD}$ ) = 50 V, time in avalanche = 2 µs min., 20 µs max. frequency = 500 Hz minimum.	5 devices c = 0	
Electrical measurements		See table I, subgroup 2		

<b>TABLE 11</b> 0	<b>—</b> · · · ·	/ 11 11/ 1 1	\ e	
TABLE II. G	Froup E inspection	(all quality levels	s) for qualification or	re-gualification only - Continued.

 $\underline{1}$  A separate sample for each test may be pulled.  $\underline{2}$  Not required for 2N7218, 2N7218U, 2N7219, and 2N7219U.




FIGURE 4. Thermal impedance.






FIGURE 5. Maximum drain current versus case temperature graphs.



2N7218, 2N7218U

FIGURE 6. Safe operating area.







FIGURE 6. Safe operating area - Continued.



2N7221, 2N7221U

FIGURE 6. Safe operating area - Continued.




FIGURE 6. Safe operating area - Continued.

#### 5. PACKAGING

5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

## 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 <u>Intended use</u>. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

- 6.2 <u>Acquisition requirements</u>. Acquisition documents should specify the following:
- a. Title, number, and date of this specification.
- b. Packaging requirements (see 5.1).
- c. Lead formation and finish (see 3.4.1).
- d. Product assurance level and type designator.

\* 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from Defense Supply Center, Columbus, ATTN: DSCC/VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at <a href="http://assist.dla.mil">http://assist.dla.mil</a>.

6.4 <u>Suppliers of JANHC and JANKC die</u>. The qualified die suppliers with the applicable letter version (example JANHCA2N7218) will be identified on the QML.

JANC ordering information				
	Manufacturer			
Military PIN	59993	59993		
2N7218	JANHCA2N7218	JANKCA2N7218		
2N7219	JANHCA2N7219	JANKCA2N7219		
2N7221	JANHCA2N7221	JANKCA2N7221		
2N7222	JANHCA2N7222	JANKCA2N7222		

6.5 <u>Substitution information</u>. Devices covered by this specification are substitutable for the manufacturer's and user's Part or Identifying Number (PIN). This information in no way implies that manufacturer's PIN's are suitable as a substitute for the military PIN.

Military PIN	Manufacturer's CAGE	Manufacturer's and user's PIN	
2N7218	59993	IRFM 140	
2N7219	59993	IRFM 240	
2N7221	59993	IRFM 340	
2N7222	59993	IRFM 440	
2N7218U	59993	IRFN 140	
2N7219U	59993	IRFN 240	
2N7221U	59993	IRFN 340	
2N7222U	59993	IRFN 440	

6.6 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians: Army - CR Navy - EC Air Force - 85 NASA - NA DLA - CC

Review activities: Army - MI, SM Navy - AS, MC Air Force - 19 Preparing activity: DLA - CC

(Project 5961-2013-005)

\* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <a href="https://assist.dla.mil/">https://assist.dla.mil/</a>.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for infineon manufacturer:

Other Similar products are found below :

 TDA5250
 SPA07N60CFD
 TLE6209R
 IDB06S60C
 EVALLEDILD6150TOBO1
 EVALM113023645ATOBO1
 EVALM11302TOBO1

 FD1000R33HE3-K
 FD300R06KE3
 FF1200R17KE3\_B2
 FF300R06KE3HOSA1
 FF600R12ME4P
 FF600R17ME4\_B11
 FP25R12KT4

 FP25R12KT4\_B11
 FS600R07A2E3\_B31
 FZ1600R17HP4\_B2
 FZ1800R17KF4
 FZ2400R17HE4\_B9
 FZ600R65KE3
 DD1200S17H4\_B2

 DD261N22K
 DF1000R17IE4
 BAT 165
 E6327
 BCR 141W H6327
 BCR 162
 E6327
 BCR402U
 BCR 555
 E6327
 BCW 60C E6327

 BDP950H6327XTSA1
 BFN 27
 E6327
 BSM50GB60DLC
 BS0080P03NS3EGXUMA
 BSR802NL6327HTSA1
 BTF3050TE

 BTM7811KAUMA1
 IPD50N04S4-08
 IRPLHID2A
 ISP772TFUMA1
 KIT\_TC1791\_SK
 KIT\_XMC45\_AE4\_002
 KIT\_XMC4x\_COM\_ETH 

 001
 EVALM113020584DTOB01
 FF1400R12IP4
 FF300R17KE3\_S4
 FF450R12ME4\_B11
 T1401N42TOH
 T1500N16TOF VT

 T1851N60TOH
 T901N36TOF
 F
 F
 F
 F
 F
 F