## INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 May 15 IC24 Data Handbook

1998 May 07



Philips Semiconductors

74LV165

#### FEATURES

- Wide operating voltage: 1.0 to 5.5 V
- Optimized for low voltage applications: 1.0 to 3.6 V
- Accepts TTL input levels between  $V_{CC} = 2.7$  V and  $V_{CC} = 3.6$  V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V,  $T_{amb} = 25^{\circ}C$
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>amb</sub> = 25°C
- Asynchronous 8-bit parallel load
- Synchronous serial input
- Output capability: standard
- I<sub>CC</sub> category: MSI

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5$  ns

#### DESCRIPTION

The 74LV165 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT165.

The 74LV165 is an 8-bit parallel-load or serial-in shift register with complementary serial outputs ( $Q_7$  and  $\overline{Q}_7$ ) available from the last stage. When the parallel load (PL) input is LOW, parallel data from the  $D_0$  to  $D_7$  inputs are loaded into the register asynchronously. When  $\overline{PL}$ is HIGH, data enters the register serially at the  $D_S$  input and shifts one place to the right  $(Q_0 \rightarrow Q_1 \rightarrow Q_2, \text{ etc.})$  with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q<sub>7</sub> output to the D<sub>S</sub> input of the succeeding stage.

The clock input is a gated-OR structure which allows one input to be used as an active LOW clock enable (CE) input. The pin assignment for the CP and CE inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of input CE should only take place while CP HIGH for predictable operation. Either the CP or the CE should be HIGH before the LOW-to-HIGH transition of PL to prevent shifting the data when PL is activated.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay CE, CP to $Q_7$ , $\overline{Q}_7$ PL to $Q_7$ , $\overline{Q}_7$ D <sub>7</sub> to $Q_7$ , $\overline{Q}_7$	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 3.3 V	18 18 14	ns
f <sub>max</sub>	Maximum clock frequency		78	MHz
Cl	Input capacitance		3.5	pF
C <sub>PD</sub>	Power dissipation capacitance per gate	$V_{CC} = 3.3 V$ $V_{I} = GND to V_{CC}^{1}$	35	pF

NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_{D}$  in  $\mu W$ )  $\begin{array}{l} \mathsf{P}_{D} \text{ is used to determine the dynamic power dissipation (P_D in \mu P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:} \\ f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF;} \\ f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V;} \\ \sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.} \end{array}$ 

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic DIL	–40°C to +125°C	74LV165 N	74LV165 N	SOT38-4
16-Pin Plastic SO	–40°C to +125°C	74LV165 D	74LV165 D	SOT109-1
16-Pin Plastic SSOP Type II	–40°C to +125°C	74LV165 DB	74LV165 DB	SOT338-1
16-Pin Plastic TSSOP Type I	–40°C to +125°C	74LV165 PW	74LV165PW DH	SOT403-1

#### **PIN CONFIGURATION**


PL 1		16 V <sub>CC</sub>
CP 2		15 CE
D <sub>4</sub> 3		14 D <sub>3</sub>
D <sub>5</sub> 4		13 D <sub>2</sub>
D <sub>6</sub> 5		12 D <sub>1</sub>
D <sub>7</sub> 6		11 D <sub>0</sub>
Q7 7		10 D <sub>S</sub>
GND 8		9 Q <sub>7</sub>
	L	I SV00585

#### **PIN DESCRIPTION**


PIN NUMBER	SYMBOL	FUNCTION
FIN NOWBER	STNIBUL	FUNCTION
1	PL	Asynchronous parallel load input (active LOW)
2	СР	Clock input (LOW to HIGH, edge-triggered)
7	$\overline{Q}_7$	Complementary output from the last stage
8	GND	Ground (0 V)
9	Q <sub>7</sub>	Serial output from last stage
10	D <sub>S</sub>	Serial data input
11, 12, 13, 14, 3, 4, 5, 6	D <sub>0</sub> to D <sub>7</sub>	Parallel data inputs
15	CE	Clock enable input (active LOW)
16	V <sub>CC</sub>	Positive supply voltage

## 74LV165


#### LOGIC SYMBOL




#### LOGIC SYMBOL (IEEE/IEC)



### LOGIC DIAGRAM



#### **FUNCTIONAL DIAGRAM**



## 74LV165

#### **FUNCTION TABLE**

OPERATING MODES			INPUTS		Qn REG	ISTERS	OUTPUTS		
OPERATING MODES	PL	CE	СР	D <sub>S</sub>	D <sub>0</sub> -D <sub>7</sub>	Q <sub>0</sub>	Q <sub>1</sub> –Q <sub>6</sub>	Q <sub>7</sub>	<u>Q</u> 7
Densillation	L	Х	Х	Х	L	L	L–L	L	Н
Parallel load	L	х	Х	х	н	н	H–H	н	L
Serial Shift	н	L	↑	I	Х	L	q <sub>0</sub> q <sub>5</sub>	q <sub>6</sub>	$\overline{q}_6$
Senai Shin	н	L	$\uparrow$	h	Х	н	q <sub>0</sub> q <sub>5</sub>	q <sub>6</sub>	$\overline{q}_6$
Hold "do nothing"	Н	Н	Х	Х	Х	q <sub>0</sub>	q <sub>1-</sub> q <sub>6</sub>	9 <sub>7</sub>	9 <sub>7</sub>

NOTES:

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

I = LOW voltage level level one set-up time prior to the LOW-to-HIGH clock transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition

. X = don't care ↑ = LOW-to-H

↑ = LOW-to-HIGH clock transition

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note 1	1.0	3.3	5.5	V
VI	Input voltage		0	-	V <sub>CC</sub>	V
Vo	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air See DC and AC characteristics		-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0V \text{ to } 2.0V \\ V_{CC} = 2.0V \text{ to } 2.7V \\ V_{CC} = 2.7V \text{ to } 3.6V \\ V_{CC} = 3.6V \text{ to } 5.5V$	- - - -	- - -	500 200 100 50	ns/V

NOTE:

1. The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 5.5V.

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
$\pm I_{IK}$	DC input diode current	$V_{\rm I} < -0.5 \text{ or } V_{\rm I} > V_{\rm CC} + 0.5 V$	20	mA
± I <sub>OK</sub>	DC output diode current	$V_O < -0.5$ or $V_O > V_{CC} + 0.5V$	50	mA
± IO	DC output source or sink current – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
$\pm I_{GND}, \\ \pm I_{CC}$	DC V <sub>CC</sub> or GND current for types with – standard outputs		50	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	o +125°C	
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2 V	0.9			0.9		
N	HIGH level Input	V <sub>CC</sub> = 2.0 V	1.4			1.4		
$V_{\text{IH}}$	voltage	V <sub>CC</sub> = 2.7 to 3.6 V	2.0			2.0		1 <sup>×</sup>
		V <sub>CC</sub> = 4.5 to 5.5 V	0.7 * V <sub>CC</sub>			0.7 * V <sub>CC</sub>		1
		V <sub>CC</sub> = 1.2 V			0.3		0.3	
N	LOW level Input	V <sub>CC</sub> = 2.0 V			0.6		0.6	
$V_{IL}$	voltage	V <sub>CC</sub> = 2.7 to 3.6 V			0.8		0.8	1
		V <sub>CC</sub> = 4.5 to 5.5			0.3 * V <sub>CC</sub>		0.3 * V <sub>CC</sub>	1
		$V_{CC} = 1.2 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; -\text{I}_{O} = 100 \mu \text{A}$		1.2				
		$V_{CC} = 2.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; -\text{I}_{O} = 100 \mu \text{A}$	1.8	2.0		1.8		1
V <sub>OH</sub>	HIGH level output voltage; all outputs	$V_{CC} = 2.7 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; -\text{I}_{O} = 100 \mu \text{A}$	2.5	2.7		2.5		V
	voltage, an outputs	$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; -\text{I}_{O} = 100 \mu\text{A}$	2.8	3.0		2.8		1
		$V_{CC} = 4.5 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; -\text{I}_{O} = 100 \mu\text{A}$	4.3	4.5		4.3		1
V <sub>OH</sub>	HIGH level output voltage;	$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ – $I_{O}$ = 6mA	2.40	2.82		2.20		V
⊻ОН	STANDARD outputs	$V_{CC}$ = 4.5 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $-I_O$ = 12mA	3.60	4.20		3.50		
		$V_{CC}$ = 1.2 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0				
		$V_{CC}$ = 2.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0	0.2		0.2	
V <sub>OL</sub>	LOW level output voltage; all outputs	$V_{CC}$ = 2.7 V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		0	0.2		0.2	V
		$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 100 $\mu A$		0	0.2		0.2	
		$V_{CC}$ = 4.5 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = 100 $\mu$ A		0	0.2		0.2	
V <sub>OL</sub>	LOW level output voltage;	$V_{CC}$ = 3.0 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$ ; $I_{O}$ = 6mA		0.25	0.40		0.50	v
VOL STANDARD outputs		$V_{CC}$ = 4.5 V; $V_{I}$ = $V_{IH}$ or $V_{IL;}$ $I_{O}$ = 12mA		0.35	0.55		0.65	
lı	Input leakage current	$V_{CC}$ = 5.5 V; $V_{I}$ = $V_{CC}$ or GND			1.0		1.0	μA
I <sub>CC</sub>	Quiescent supply current; MSI	$V_{CC} = 5.5 \text{ V}; \text{ V}_{I} = V_{CC} \text{ or GND}; \text{ I}_{O} = 0$			20.0		160	μA
$\Delta I_{CC}$	Additional quiescent supply current per input	$V_{CC}$ = 2.7 V to 3.6 V; $V_{I}$ = $V_{CC}$ – 0.6 V			500		850	μA

NOTE:

1. All typical values are measured at  $T_{amb}$  = 25°C.

AC CHARACTERISTICS GND = 0V; t\_r = t\_f \le 2.5ns; C\_L = 50pF; R\_L = 1K\Omega

			CONDITION			LIMITS				
SYMBOL	PARAMETER	WAVEFORM			40 to +85 °			+125 °C	UNIT	
			V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN _	MAX		
			1.2	-	115	64		70		
	Propagation delay		2.0	-	38	61	-	76		
t <sub>PLH</sub> /t <sub>PHL</sub>	$\overline{CE}$ , $\overline{CP}$ to $Q_7$ , $\overline{Q}_7$	Figures 1, 2	2.7	-	27	43	-	54	ns	
			3.0 to 3.6	-	22 <sup>2</sup>	36	-	45		
			4.5 to 5.5	-	15	24	-	30		
			1.2	-	110		-			
	Propagation delay		2.0	-	35	56	-	70		
t <sub>PLH</sub> /t <sub>PHL</sub>	$\overline{PL}$ to $Q_7$ , $\overline{Q}_7$	Figures 1, 2	2.7	-	24	39	-	49	ns	
			3.0 to 3.6	-	20 <sup>2</sup>	33	-	41		
			4.5 to 5.5	-	14	22	-	27		
			1.2	-	90		-			
			2.0	-	28	45	-	56		
t <sub>PLH/</sub> t <sub>PHL</sub>	Propagation delay $D_7$ to $Q_7$ , $\overline{Q}_7$	Figures 1, 2	2.7	-	20	32	-	40	ns	
			3.0 to 3.6	-	17 <sup>2</sup>	27	-	33		
			4.5 to 5.5	-	11	18	-	22		
			2.0	34	10	-	41	-	ns	
t <sub>w</sub>	Clock Pulse width		2.7	25	8	-	30	-		
	HIGH or LOW	Figures 1, 2	3.0 to 3.6	20	7 <sup>2</sup>	-	24	-		
			4.5 to 5.5	15	5	-	18	-		
			2.0	34	10	-	41	-		
	Parallel load pulse width LOW		2.7	25	8	-	30	-		
t <sub>w</sub>		Figures 1, 2	3.0 to 3.6	20	7 <sup>2</sup>	-	24	-	ns	
			4.5 to 5.5	15	5	-	18	-		
		1 1	1.2	-	40	-	-	-		
			2.0	24	15	-	30	-		
t <sub>rem</sub>	Removal time PL to CP, CE	Figures 1, 2	2.7	18	11	-	23	-	ns	
	FLIDOF, CL		3.0 to 3.6	17	10 <sup>2</sup>	-	21	-		
			4.5 to 5.5	12	7	-	15	-		
			1.2	_	-8	-	_	-		
			2.0	22	-2	-	26	-		
t <sub>su</sub>	Set-up time	Figures 1, 2	2.7	16	-1	-	19	-	ns	
54	D <sub>S</sub> to CP, CE		3.0 to 3.6	13	-1 <sup>2</sup>	-	15	-		
			4.5 to 5.5	9	0	-	10	_		
		+ +	1.2		20	-	-	_		
			2.0	22	7	-	26	_		
tau	Set-up time	Figures 1, 2	2.7	16	5	-	19	_	ns	
t <sub>su</sub>	CE to CP; CP to CE		3.0 to 3.6	13	4 <sup>2</sup>	_	15	_	ns	
			4.5 to 5.5	9	3	_	10	_		

#### AC CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	WAVEFORM	CONDITION		40 to +85 °	°C	-40 to	+125 °C	UNIT			
STNIBUL	FARAMETER	WAVEFORM	V <sub>CC</sub> (V)	MIN	TYP <sup>1</sup>	MAX	MIN	MAX	UNIT			
			1.2	-	25	-	-	-				
		Т Г	2.0	22	8	-	26	-				
t <sub>su</sub>	Set-up time D <sub>n</sub> to PL	Figures 1, 2	2.7	16	6	-	19	-	ns			
			3.0 to 3.6	13	5 <sup>2</sup>	-	15	-				
			4.5 to 5.5	9	4	-	10	-				
	Hold time D <sub>s</sub> to CP, CE D <sub>n</sub> to PL		1.2	-	20	-	-	-				
t <sub>h</sub>			2.0	22	7	-	26	-	ns			
		Figures 1, 2	2.7	16	5	-	19	-				
			3.0 to 3.6	13	4	-	15	-				
			4.5 to 5.5	9	3	-	10	-				
			1.2	-	-30	-	-	-				
	Hold time	Т Г	2.0	5	-8	-	5	-				
t <sub>h</sub>	CE to CP,	Figures 1, 2	2.7	5	-6	-	5	-	ns			
	CP to CE	I E	3.0 to 3.6	5	-5 <sup>2</sup>	-	5	-				
			4.5 to 5.5	5	-4	-	5	-				
			2.0	14	40	-	12	-				
f	Maximum clock		2.7	19	60	-	16	-				
f <sub>max</sub>	pulse frequency	Figures 1, 2	3.0 to 3.6	24	65 <sup>2</sup>	-	20	-	MHz			
		Г	4.5 to 5.5	36	75	-	30	-				

#### NOTES:

1. Unless otherwise stated, all typical values are measured at  $T_{amb}$  = 25°C


2. Typical values are measured at  $V_{CC}$  = 3.3 V.


#### AC WAVEFORMS

 $V_{M}$  = 1.5 V at  $V_{CC} \ge$  2.7 V.

 $V_{M} = 0.5 \times V_{CC}$  at  $V_{CC} < 2.7$  V;


 $\mathsf{V}_{OL}$  and  $\mathsf{V}_{OH}$  are the typical output voltage drop that occur with the output load.






#### Note to Figures 1 and 2

The changing to output assumes internal  $Q_6$  opposite state from  $Q_7$ .





## 74LV165

#### **AC WAVEFORMS**

 $V_M$  = 1.5 V at  $V_{CC}$   $\geq$  2.7 V.  $V_M$  = 0.5  $\times$   $V_{CC}$  at  $V_{CC}$  < 2.7 V;  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.




Figure 3. Data input (D<sub>n</sub>) to output (Q<sub>7</sub> or  $\overline{Q}_7$ ) propagation delays when  $\overline{PL}$  is LOW.




Figure 4. Set-up and hold times from the serial data input  $(D_S)$  to the clock (CP) and the clock enable (CE) inputs, from the clock enable input (CE) to the clock input (CP) and from the clock input (CP) to the clock enable input (CE).

#### Note to Figure 4

CE may change only from HIGH-to-LOW while CP is LOW. The shaded areas indicate when the input is permitted to change for predictable output performance.





Figure 5. Set-up and hold times from the data inputs  $(D_n)$  to the parallel load input (PL).


#### **TEST CIRCUIT**




 $R_T$  = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.

TEST	V <sub>CC</sub>	VI
t <sub>PLH</sub> /t <sub>PHL</sub>	< 2.7V	V <sub>CC</sub>
	2.7–3.6V	2.7V
	≥ 4.5 V	Vcc
		1

Figure 6. Load circuitry for switching times.





UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	с	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030


#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-4						<del>-92-11-17-</del> 95-01-14


# 74LV165

SOT38-4




#### Product specification

## 8-bit parallel-in/serial-out shift register



74LV165



#### 1998 May 07

74LV165

NOTES

## 74LV165

DEFINITIONS					
Data Sheet Identification	Product Status	Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philip Semiconductors reserves the right to make changes at any time without notice in order to improve desig and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-04432

Let's make things better.





## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

5962-9217601MSA 634810D 875140G HEF4022BP HEF4043BP NL17SG125DFT2G NL17SZ126P5T5G NLU1GT126CMUTCG NLU3G16AMX1TCG NLV27WZ125USG MC74HCT365ADTR2G BCM6306KMLG 54FCT240CTDB Le87401NQC Le87402MQC 028192B 042140C 051117G 070519XB 065312DB 091056E 098456D NL17SG07DFT2G NL17SG17DFT2G NL17SG34DFT2G NL17SZ07P5T5G NL17SZ125P5T5G NLU1GT126AMUTCG NLV27WZ16DFT2G 5962-8982101PA 5962-9052201PA 74LVC07ADR2G MC74VHC1G125DFT1G NL17SH17P5T5G NL17SZ125CMUTCG NLV17SZ07DFT2G NLV37WZ17USG NLVHCT244ADTR2G NC7WZ17FHX 74HCT126T14-13 NL17SH125P5T5G NLV14049UBDTR2G NLV37WZ07USG 74VHC541FT(BE) RHFAC244K1 74LVC1G17FW4-7 74LVC1G126FZ4-7 BCM6302KMLG 74LVC1G07FZ4-7 74LVC1G125FW4-7