




# ADJUSTABLE MICROPOWER VOLTAGE REGULATORS WITH SHUTDOWN

## FEATURES

- Wide Input Range...up to 30 V
- Rated Output Current of 100 mA
- Low Dropout...380 mV (Typ) at 100 mA
- Low Quiescent Current...75 μA (Typ)
- Tight Line Regulation...0.03% (Typ)
- Tight Load Regulation...0.04% (Typ)
- High V<sub>o</sub> Accuracy
  - 1.4% at 25°C
  - 2% Over Temperature
- Can Be Used as a Regulator or Reference

- Stable With Low ESR (>12 mΩ) Capacitors
- Current- and Thermal-Limiting Features
- LP2950 Only (3-Pin Package)
  - Fixed-Output Voltages of 5 V, 3.3 V, and 3 V
- LP2951 Only (8-Pin Package)
  - Fixed- or Adjustable-Output Voltages: 5 V/ADJ, 3.3 V/ADJ, and 3 V/ADJ
  - Low-Voltage Error Signal on Falling Output
  - Shutdown Capability
  - Remote Sense Capability for Optimal Output Regulation and Accuracy



## DESCRIPTION


The LP2950 and LP2951 devices are bipolar, low-dropout voltage regulators that can accommodate a wide input supply-voltage range of up to 30 V. The easy-to-use, 3-pin LP2950 is available in fixed-output voltages of 5 V, 3.3 V, and 3 V. However, the 8-pin LP2951 is able to output either a fixed or adjustable output from the same device. By tying the OUTPUT and SENSE pins together, and the FEEDBACK and V<sub>TAP</sub> pins together, the LP2951 outputs a fixed 5 V, 3.3 V, or 3 V (depending on the version). Alternatively, by leaving the SENSE and V<sub>TAP</sub> pins open and connecting FEEDBACK to an external resistor divider, the output can be set to any value between 1.235 V to 30 V.

The 8-pin LP2951 also offers additional functionality that makes it particularly suitable for battery-powered applications. For example, a logic-compatible shutdown feature allows the regulator to be put in standby mode for power savings. In addition, there is a built-in supervisor reset function in which the ERROR output goes low when  $V_{OUT}$  drops by 6% of its nominal value for whatever reasons – due to a drop in  $V_{IN}$ , current limiting, or thermal shutdown.


The LP2950 and LP2951 are designed to minimize all error contributions to the output voltage. With a tight output tolerance (0.5% at 25°C), a very low output voltage temperature coefficient (20 ppm typical), extremely good line and load regulation (0.3% and 0.4% typical), and remote sensing capability, the parts can be used as either low-power voltage references or 100-mA regulators.



#### LP2950 FUNCTIONAL BLOCK DIAGRAM



LP2951 FUNCTIONAL BLOCK DIAGRAM





## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>IN</sub>	Continuous input voltage range		-0.3	30	V
V <sub>SHDN</sub>	SHUTDOWN input voltage range		-1.5	30	V
	ERROR comparator output voltage range <sup>(2)</sup>		-1.5	30	V
V <sub>FDBK</sub>	FEEDBACK input voltage range <sup>(2)(3)</sup>		-1.5	30	V
0		D package		97	°C/W
$\theta_{JA}$	Package thermal impedance <sup>(4)(5)</sup>	LP package		140	
TJ	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

May exceed input supply voltage (2)

(3)

- If load is returned to a negative power supply, the output must be diode clamped to GND. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7. (4)
- (5)

## **Recommended Operating Conditions**

		MIN	MAX	UNIT
V <sub>IN</sub>	Supply input voltage	(1)	30	V
TJ	Operating virtual junction temperature	-40	125	°C

<sup>(1)</sup> Minimum  $V_{IN}$  is the greater of:

a. 2 V (25°C), 2.3 V (over temperature), or

b.  $V_{OUT(MAX)}$  + Dropout (Max) at rated I<sub>L</sub>



## **Electrical Characteristics**

 $V_{\text{IN}} = V_{\text{OUT}} \text{ (nominal)} + 1 \text{ V}, \text{ I}_{\text{L}} = 100 \text{ }\mu\text{A}, \text{ }C_{\text{L}} = 1 \text{ }\mu\text{F} \text{ (5-V versions)} \text{ or } \text{ }C_{\text{L}} = 2.2 \text{ }\mu\text{F} \text{ (3-V and 3.3-V versions)}, \text{ 8-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{ OUTPUT tied to SENSE, } V_{\text{SHUTDOWN}} \leq 0.7 \text{ V} \text{ }$ 

	PARAMETER	TEST CONDITIONS	TJ	MIN	TYP	MAX	UNIT
3-V VERSIO	ON (LP295x-30)						
V		1 - 1000 4	25°C	2.970 3	3.030	V	
V <sub>OUT</sub>	Output voltage	I <sub>L</sub> = 100μA	–40°C to 125°C	2.940	3	3.060	v
3.3-V VERS	SION (LP295x-33)						
V		1 - 100:0	25°C	3.267	3.3	3.333	v
V <sub>OUT</sub>	Output voltage	I <sub>L</sub> = 100μA	–40°C to 125°C	3.234	3.3	3.366	v
5-V VERSIG	ON (LP295x-50)						
V <sub>OUT</sub>	Output voltage	I <sub>L</sub> = 100μA	25°C	4.950	5	5.050	v
			–40°C to 125°C	4.900	5	5.100	v
ALL VOLT	AGE OPTIONS						
	Output voltage temperature coefficient <sup>(1)</sup>	I <sub>L</sub> = 100 μA	–40°C to 125°C		20	100	ppm/°C
	Line regulation <sup>(2)</sup>	V <sub>IN</sub> = [V <sub>OUT(NOM)</sub> + 1 V] to 30 V	25°C		0.03	0.2	%/V
		VIN = [VOUT(NOM) + 1 V] 10 30 V	–40°C to 125°C			0.4	70/ V
	Load regulation <sup>(2)</sup>	1 100 - 1 40 100 1	25°C		0.04	0.2	%
		$I_{L} = 100 \ \mu A \text{ to } 100 \ m A$	–40°C to 125°C			0.3	70
	Dropout voltage <sup>(3)</sup>	1 - 100 0	25°C		50	80	
V V		I <sub>L</sub> = 100 μA	–40°C to 125°C			150	mV
VIN - VOUT		1 100 mA	25°C		380	450	IIIV
		I <sub>L</sub> = 100 mA	–40°C to 125°C			600	
	GND current	I <sub>L</sub> = 100 μA	25°C		75	120	
			–40°C to 125°C			140	μA
I <sub>GND</sub>		I <sub>L</sub> = 100 mA	25°C		8	12	mA
			–40°C to 125°C			14	
	Dropout ground current	$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = V_{\text{OUT(NOM)}} - 0.5 \ \text{V}, \\ I_{\text{L}} = 100 \ \mu\text{A} \end{array}$	25°C		110	170	μA
	Dropout ground current		–40°C to 125°C			200	μΛ
	Current limit	V <sub>OUT</sub> = 0 V	25°C		160	200	mA
		VOUT - 0 V	–40°C to 125°C			220	
	Thermal regulation <sup>(4)</sup>	I <sub>L</sub> = 100 μA	25°C		0.05	0.2	%/W
		$C_L = 1 \ \mu F$ (5 V only)	25°C		430		μV
	Output noise (RMS),	$C_L = 200 \ \mu F$			160		
	10 Hz to 100 kHz	LP2951-50: CL = 3.3 $\mu F,$ C $_{Bypass}$ = 0.01 $\mu F$ between pins 1 and 7			100		
(LP2951-xx	) 8-PIN VERSION ONLY ADJ		· ·				
			25°C	1.218	1.235	1.252	
			–40°C to 125°C	1.212		1.257	
	Reference voltage		–40°C to 125°C	1.200		1.272	V
	Reference voltage temperature coefficient <sup>(1)</sup>		25°C		20		ppm/°C

Output or reference voltage temperature coefficient is defined as the worst-case voltage change divided by the total temperature range.
Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to

heating effects are covered under the specification for thermal regulation.
heating effects are covered under the specification for thermal regulation.

(3) Dropout voltage is defined as the input-to-output differential at which the output voltage drops 100 mV, below the value measured at 1-V differential. The minimum input supply voltage of 2 V (2.3 V over temperature) must be observed.

(4) Thermal regulation is defined as the change in output voltage at a time (T) after a change in power dissipation is applied, excluding load or line regulation effects. Specifications are for a 50-mA load pulse at V<sub>IN</sub> = 30 V, V<sub>OUT</sub> = 5 V (1.25-W pulse) for t = 10 ms.



## **Electrical Characteristics (continued)**


 $V_{\text{IN}} = V_{\text{OUT}} \text{ (nominal) + 1 V, I}_{\text{L}} = 100 \ \mu\text{A}, C_{\text{L}} = 1 \ \mu\text{F} \text{ (5-V versions) or } C_{\text{L}} = 2.2 \ \mu\text{F} \text{ (3-V and 3.3-V versions)}, \\ \text{8-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE, } V_{\text{SHUTDOWN}} \leq 0.7 \ \text{V} \text{ (3-V and 3.3-V versions)}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE, } V_{\text{SHUTDOWN}} \leq 0.7 \ \text{V} \text{ (3-V and 3.3-V versions)}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{OUTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to } V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to V_{\text{TAP}}, \text{0UTPUT tied to SENSE}, \\ \text{9-pin version: FEEDBACK tied to V$ 


PARAMETER	TEST CONDITIONS	TJ	MIN	TYP	MAX	UNIT
		25°C		20	40	
FEEDBACK bias current		–40°C to 125°C			60	nA
FEEDBACK bias current temperature coefficient		25°C		0.1		nA/°C
ERROR COMPARATOR						
	N/ 00.1/	25°C		0.01	1	•
Output leakage current	V <sub>OUT</sub> = 30 V	–40°C to 125°C			2	μΑ
	$V_{IN} = V_{OUT(NOM)} - 0.5 V,$	25°C		150	250	50
Output low voltage	$I_{OL} = 400 \mu\text{A}$	–40°C to 125°C			400	mV
Upper threshold voltage		25°C	40	60		mV
(ERROR output high) <sup>(5)</sup>		–40°C to 125°C	25			
Lower threshold voltage		25°C		75	95	mV
(ERROR output low) <sup>(5)</sup>		–40°C to 125°C			140	mv
Hysteresis <sup>(6)</sup>		25°C		15		mV
SHUTDOWN INPUT						
	Low (regulator ON)				0.7	V
Input logic voltage	High (regulator OFF)	-40°C to 125°C	2			
		25°C		30	50	
	$V_{TAP} = 2.4 V$	–40°C to 125°C			100	
SHUTDOWN input current	V <sub>TAP</sub> = 30 V	25°C		450	600	μA
		-40°C to 125°C			750	
Regulator output current	$ \begin{array}{ll} \text{lator output current} & \bigvee_{\text{SHUTDOWN}} \geq 2 \text{ V}, \\ \text{V}_{\text{IN}} \leq 30 \text{ V}, \text{ V}_{\text{OUT}} = 0, \\ \text{FEEDBACK tied to V}_{\text{TAP}} \end{array} $	25°C		3	10	
in shutdown		–40°C to 125°C			20	μA

- (5) Comparator thresholds are expressed in terms of a voltage differential equal to the nominal reference voltage (measured at V<sub>IN</sub> V<sub>OUT</sub> = 1 V) minus FEEDBACK terminal voltage. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain = V<sub>OUT</sub>/V<sub>REF</sub> = (R1 + R2)/R2. For example, at a programmed output voltage of 5 V, the ERROR output is specified to go low when the output drops by 95 mV × 5 V/1.235 V = 384 mV. Thresholds remain constant as a percentage of V<sub>OUT</sub> (as V<sub>OUT</sub> is varied), with the low-output warning occurring at 6% below nominal (typ) and 7.7% (max).
- (6) Comparator thresholds are expressed in terms of a voltage differential equal to the nominal reference voltage (measured at V<sub>IN</sub> V<sub>OUT</sub> = 1 V) minus FEEDBACK terminal voltage. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain = V<sub>OUT</sub>/V<sub>REF</sub> = (R1 + R2)/R2. For example, at a programmed output voltage of 5 V, the ERROR output is specified to go low when the output drops by 95 mV × 5 V/1.235 V = 384 mV. Thresholds remain constant as a percentage of V<sub>OUT</sub> (as V<sub>OUT</sub> is varied), with the low-output warning occurring at 6% below nominal (typ) and 7.7% (max).




## **TYPICAL CHARACTERISTICS**






**INPUT CURRENT** 


INPUT CURRENT VS INPUT VOLTAGE




#### INPUT CURRENT vs INPUT VOLTAGE


















http://www.hgsemi.com.cn











 $V_{IN} = 6 V$ 

 $C_1 = 1 \mu F$ 

**RIPPLE REJECTION** vs FREQUENCY

10k

f – Frequency – Hz


vs TEMPERATURE

1k

100k

1M


## **TYPICAL CHARACTERISTICS (continued)**




20 35 50 65 80 95 110 125

T<sub>A</sub> – Temperature – °C





LINE REGULATION vs INPUT VOLTAGE



http://www.hgsemi.com.cn



## **APPLICATION INFORMATION**

#### Input Capacitor (C<sub>IN</sub>)

A  $1-\mu F$  (tantalum, ceramic, or aluminum) electrolytic capacitor should be placed locally at the input of the LP2950 or LP2951 if there is, or will be, significant impedance between the ac filter capacitor and the input; for example, if a battery is used as the input or if the ac filter capacitor is located more than 10 in away. There are no ESR requirements for this capacitor, and the capacitance can be increased without limit.

## Output Capacitor (C<sub>OUT</sub>)

As with most PNP LDOs, stability conditions require the output capacitor to have a minimum capacitance and an ESR that falls within a certain range.

#### Capacitance Value

For  $V_{OUT} \ge 5$  V, a minimum of 1  $\mu$ F is required. For lower  $V_{OUT}$ , the regulator 'sloop gain is running closer to unity gain and, thus, has lower phase margins. Consequently, a larger capacitance is needed for stability. For  $V_{OUT} = 3$  V or 3.3 V, a minimum of 2.2  $\mu$ F is recommended. For worst case,  $V_{OUT} = 1.23$  V (using the ADJ version), a minimum of 3.3  $\mu$ F is recommended. C<sub>OUT</sub> can be increased without limit and only improves the regulator stability and transient response. Regardless of its value, the output capacitor should have a resonant frequency less than 500 kHz.

The minimum capacitance values given above are for maximum load current of 100 mA. If the maximum expected load current is less than 100 mA, then lower values of  $C_{OUT}$  can be used. For instance, if  $I_{OUT} < 10$  mA, then only 0.33  $\mu$ F is required for  $C_{OUT}$ . For  $I_{OUT} < 1$  mA, 0.1  $\mu$ F is sufficient for stability requirements. Thus, for a worst-case condition of 100-mA load and  $V_{OUT} = V_{REF} = 1.235$  V (representing the highest load current and lowest loop gain), a minimum  $C_{OUT}$  of 3.3  $\mu$ F is recommended.

For the LP2950, no load stability is inherent in the design — a desirable feature in CMOS circuits that are put in standby (such as RAM keep-alive applications). If the LP2951 is used with external resistors to set the output voltage, a minimum load current of 1  $\mu$ A is recommended through the resistor divider.

#### ESR Range

The regulator control loop relies on the ESR of the output capacitor to provide a zero to add sufficient phase margin to ensure unconditional regulator stability; this requires the closed-loop gain to intersect the open-loop response in a region where the open-loop gain rolls off at 20 dB/decade. This ensures that the phase always is less than 180° (phase margin greater than 0°) at unity gain. Thus, a minimum-maximum range for the ESR must be observed.

The upper limit of this ESR range is established by the fact that too high an ESR could result in the zero occurring too soon, causing the gain to roll off too slowly, which, in turn allows a third pole to appear before unity gain and introduce enough phase shift to cause instability. This typically limits the max ESR to approximately  $5 \Omega$ .

Conversely, the lower limit of the ESR is tied to the fact that too low an ESR shifts the zero too far out (past unity gain) and, thus, allows the gain to roll off at 40 dB/decade at unity gain, with a resulting phase shift of greater than 180°. Typically, this limits the minimum ESR to approximately 20 m $\Omega$  to 30 m $\Omega$ .

For specific ESR requirements, see Typical Characteristics .



## **APPLICATION INFORMATION (continued)**

#### **Capacitor Types**

Most tantalum or aluminum electrolytics are suitable for use at the input. Film-type capacitors also work, but at higher cost. When operating at low temperature, care should be taken with aluminum electrolytics, as their electrolytes often freeze at -30 °C. For this reason, solid tantalum capacitors should be used at temperatures below -25 °C.

Ceramic capacitors can be used, but due to their low ESR (as low as 5 m $\Omega$  to 10 m $\Omega$ ), they may not meet the minimum ESR requirement previously discussed. If a ceramic capacitor is used, a series resistor between 0.1  $\Omega$  to 2  $\Omega$  must be added to meet the minimum ESR requirement. In addition, ceramic capacitors have one glaring disadvantage that must be taken into account — a poor temperature coefficient, where the capacitance can vary significantly with temperature. For instance, a large-value ceramic capacitor ( $\geq 2.2 \ \mu$ F) can lose more than half of its capacitance as temperature rises from 25°C to 85°C. Thus, a 2.2- $\mu$ F capacitor at 25°C drops well below the minimum C<sub>OUT</sub> required for stability as ambient temperature rises. For this reason, select an output capacitor that maintains the minimum 2.2- $\mu$ F required for stability for the entire operating temperature range.

#### **C**<sub>BYPASS</sub>: Noise and Stability Improvement

In the LP2951, an external FEEDBACK pin directly connected to the error amplifier noninverting input can allow stray capacitance to cause instability by shunting the error amplifier feedback to GND, especially at high frequencies. This is worsened if high-value external resistors are used to set the output voltage, because a high resistance allows the stray capacitance to play a more significant role; i.e., a larger RC time delay is introduced between the output of the error amplifier and its FEEDBACK input, leading to more phase shift and lower phase margin. A solution is to add a 100-pF bypass capacitor ( $C_{BYPASS}$ ) between OUTPUT and FEEDBACK; because  $C_{BYPASS}$  is in parallel with R1, it lowers the impedance seen at FEEDBACK at high frequencies, in effect offsetting the effect of the parasitic capacitance by providing more feedback at higher frequencies. More feedback forces the error amplifier to work at a lower loop gain, so  $C_{OUT}$  should be increased to a minimum of 3.3 µF to improve the regulator 'sphase margin.

 $C_{BYPASS}$  can be also used to reduce output noise in the LP2951. This bypass capacitor reduces the closed loop gain of the error amplifier at the high frequency, so noise no longer scales with the output voltage. This improvement is more noticeable with higher output voltages, because loop gain reduction is greatest. A suitable  $C_{BYPASS}$  is calculated as shown in Equation 1:

$$f_{(CBYPASS)} \simeq 200 \text{ Hz} \rightarrow C_{BYPASS} = \frac{1}{2\pi \times R1 \times 200 \text{ Hz}}$$
 (1)

On the 3-pin LP2950, noise reduction can be achieved by increasing the output capacitor, which causes the regulator bandwidth to be reduced, therefore, eliminating high-frequency noise. However, this method is relatively inefficient, as increasing  $C_{OUT}$  from 1  $\mu$ F to 220  $\mu$ F only reduces the regulator 'soutput noise from 430  $\mu$ V to 160  $\mu$ V (over a 100-kHz bandwidth).

## ERROR Function (LP2951 Only)

The LP2951 has a low-voltage detection comparator that outputs a logic low when the output voltage drops by  $\approx$ 6% from its nominal value, and outputs a logic high when V<sub>OUT</sub> has reached  $\approx$ 95% of its nominal value. This 95% of nominal figure is obtained by dividing the built-in offset of  $\approx$ 60 mV by the 1.235-V bandgap reference, and remains independent of the programmed output voltage. For example, the trip-point threshold (ERROR output goes high) typically is 4.75 V for a 5-V output and 11.4 V for a 12-V output. Typically, there is a hysteresis of 15 mV between the thresholds for high and low ERROR output.

A timing diagram is shown in Figure 1 for ERROR vs  $V_{OUT}$  (5 V), as  $V_{IN}$  is ramped up and down. ERROR becomes valid (low) when  $V_{IN} \approx 1.3$  V. When  $V_{IN} \approx 5$  V,  $V_{OUT} = 4.75$  V, causing ERROR to go high. Because the dropout voltage is load dependent, the output trip-point threshold is reached at different values of  $V_{IN}$ , depending on the load current. For instance, at higher load current, ERROR goes high at a slightly higher value of  $V_{IN}$ , and vice versa for lower load current. The output-voltage trip point remains at  $\approx 4.75$  V, regardless of the load. Note that when  $V_{IN} \leq 1.3$  V, the ERROR comparator output is turned off and pulled high to its pullup voltage. If  $V_{OUT}$  is used as the pullup voltage, rather than an external 5-V source, ERROR typically is  $\approx 1.2$  V. In this condition, an equal resistor divider (10 k $\Omega$  is suitable) can be tied to ERROR to divide down the voltage to a valid logic low during any fault condition, while still enabling a logic high during normal operation.



## **APPLICATION INFORMATION (continued)**




Figure 1. ERROR Output Timing

Because the ERROR comparator has an open-collector output, an external pullup resistor is required to pull the output up to  $V_{OUT}$  or another supply voltage (up to 30 V). The output of the comparator is rated to sink up to 400  $\mu$ A. A suitable range of values for the pullup resistor is from 100 k $\Omega$  to 1 M $\Omega$ . If ERROR is not used, it can be left open.

#### Programming Output Voltage (LP2951 Only)

A unique feature of the LP2951 is its ability to output either a fixed voltage or an adjustable voltage, depending on the external pin connections. To output the internally programmed fixed voltage, tie the SENSE pin to the OUTPUT pin and the FEEDBACK pin to the  $V_{TAP}$  pin. Alternatively, a user-programmable voltage ranging from the internal 1.235-V reference to a 30-V max can be set by using an external resistor divider pair. The resistor divider is tied to  $V_{OUT}$ , and the divided-down voltage is tied directly to FEEDBACK for comparison against the internal 1.235-V reference. To satisfy the steady-state condition in which its two inputs are equal, the error amplifier drives the output to equal Equation 2:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) - I_{FB}R_1$$

(2)

Where:

V<sub>REF</sub> = 1.235 V applied across R2

 $I_{FB}$  = FEEDBACK bias current, typically 20 nA

A minimum regulator output current of 1  $\mu$ A must be maintained. Thus, in an application where a no-load condition is expected (for example, CMOS circuits in standby), this 1- $\mu$ A minimum current must be provided by the resistor pair, effectively imposing a maximum value of R2 = 1.2 M $\Omega$  (1.235 V/1.2 M $\Omega \approx 1 \mu$ A).

 $I_{FB} = 20$  nA introduces an error of  $\approx 0.02\%$  in  $V_{OUT}$ . This can be offset by trimming R1. Alternatively, increasing the divider current makes  $I_{FB}$  less significant, thus, reducing its error contribution. For instance, using R2 = 100 k $\Omega$  reduces the error contribution of  $I_{FB}$  to 0.17% by increasing the divider current to  $\approx 12 \ \mu$ A. This increase in the divider current still is small compared to the 600- $\mu$ A typical quiescent current of the LP2951 under no load.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Isolated DC/DC Converters category:

Click to view products by HGSEMI manufacturer:

Other Similar products are found below :

ESM6D044440C05AAQ FMD15.24G PSL486-7LR PSR152.5-7IR Q48T30020-NBB0 AVO240-48S12B-6L AVO250-48S28B-6L NAN-0505 HW-L16D JAHW100Y1 217-1617-001 22827 SPB05C-12 SQ24S15033-PS0S 18952 19-130041 CE-1003 CE-1004 GQ2541-7R PSE1000DCDC-12V RDS180245 MAU228 419-2065-201 449-2075-101 TME 0303S TME 0505S TME 1205S TME 1212S TME 2405S TME 2412S V300C24C150BG 419-2062-200 419-2063-401 419-2067-101 419-2067-501 419-2068-001 DCG40-5G DFC15U48D15 449-2067-000 XGS-0512 XGS-1205 XGS-1212 XGS-2412 XGS-2415 XKS-1215 033456 NCT1000N040R050B SPB05B-15 SPB05C-15 TME 0509S