Dual JK flip-flop with set and reset; negative-edge triggerRev. 3 — 9 August 2016Product data set

Product data sheet

#### 1. **General description**

The 74HC112; 74HCT112 is a dual negative-edge triggered JK flip-flop. It features individual J and K inputs, clock (nCP) set (nSD) and reset (nRD) inputs. It also has complementary nQ and nQ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K inputs control the state changes of the flip-flops as described in the mode select function table. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V<sub>CC</sub>.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

#### Features and benefits 2.

- Input levels:
  - For 74HC112: CMOS level
  - For 74HCT112: TTL level
- Asynchronous set and reset
- Specified in compliance with JEDEC standard no. 7A
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C

#### **Ordering information** 3.


#### **Ordering information** Table 1.


| Type number | Package           |         |  |          |
|-------------|-------------------|---------|--|----------|
|             | Temperature range | Name    | Description  | Version  |
| 74HC112D    | –40 °C to +125 °C | SO16    | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |
| 74HCT112D   |                   |         |  |          |
| 74HC112DB   | –40 °C to +125 °C | SSOP16  | plastic shrink small outline package; 16 leads; body width | SOT338-1 |
| 74HCT112DB  |                   |         | 5.3 mm   |          |
| 74HC112PW   | –40 °C to +125 °C | TSSOP16 | plastic thin shrink small outline package; 16 leads;       | SOT403-1 |
| 74HCT112PW  |                   |         | body width 4.4 mm  |          |

# nexperia

### Dual JK flip-flop with set and reset; negative-edge trigger

### 4. Functional diagram






74HC\_HCT112 Product data sheet

#### Dual JK flip-flop with set and reset; negative-edge trigger

### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

#### Table 2. Pin description

| Symbol                     | Pin    | Description                               |
|----------------------------|--------|---|
| 1CP, 2CP                   | 1, 13  | clock input (HIGH-to-LOW; edge-triggered) |
| 1K, 2K                     | 2, 12  | data input                                |
| 1J, 2J                     | 3, 11  | data input                                |
| 1 <u>S</u> D, 2 <u>S</u> D | 4, 10  | set input (active LOW)                    |
| 1Q, 2Q                     | 5, 9   | true flip-flop output                     |
| 1 <u>Q</u> , 2 <u>Q</u>    | 6, 7   | complement flip-flop output               |
| GND                        | 8      | ground (0 V)                              |
| 1RD, 2RD                   | 15, 14 | reset input (active LOW)                  |
| V <sub>CC</sub>            | 16     | supply voltage                            |

Dual JK flip-flop with set and reset; negative-edge trigger

### 6. Functional description

#### Table 3.Function selection<sup>[1]</sup>

| Operating modes    | Input | Output | Output       |    |    |    |    |
|--------------------|-------|--------|--------------|----|----|----|----|
|                    | nSD   | nRD    | nCP          | nJ | nK | nQ | nQ |
| Asynchronous set   | L     | Н      | Х            | Х  | Х  | Н  | L  |
| Asynchronous reset | Н     | L      | Х            | Х  | Х  | L  | Н  |
| Undetermined       | L     | L      | Х            | Х  | Х  | Н  | L  |
| Toggle             | Н     | Н      | $\downarrow$ | h  | h  | q  | q  |
| Load 0 (reset)     | Н     | Н      | $\downarrow$ | I  | h  | L  | Н  |
| Load 1 (set)       | Н     | Н      | $\downarrow$ | h  | I  | Н  | L  |
| Hold no change     | Н     | Н      | $\downarrow$ | I  | I  | q  | q  |

[1] If  $n\overline{S}D$  and  $n\overline{R}D$  simultaneously go from LOW-to-HIGH, the output states are unpredictable.

H = HIGH voltage level

 $\mathsf{h}=\mathsf{HIGH}$  voltage level one set-up time before the  $\mathsf{HIGH}\text{-to-LOW}$  clock transition

L = LOW voltage level

I = LOW voltage level one set-up time before the HIGH-to-LOW clock transition

q = lowercase letters indicate the state of the referenced output one set-up time before the HIGH-to-LOW clock transition

X = don't care

 $\downarrow$  = HIGH-to-LOW clock transition

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol           | Parameter               | Conditions  |            | Min  | Max  | Unit |
|------------------|-------------------------|---|------------|------|------|------|
| V <sub>CC</sub>  | supply voltage          |   |            | -0.5 | +7   | V    |
| I <sub>IK</sub>  | input clamping current  | $V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$                   |            | -    | ±20  | mA   |
| I <sub>OK</sub>  | output clamping current | $V_{O}$ < -0.5 V or $V_{O}$ > $V_{CC}$ + 0.5 V                                |            | -    | ±20  | mA   |
| I <sub>O</sub>   | output current          | $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$ |            | -    | ±25  | mA   |
| I <sub>CC</sub>  | supply current          |   |            | -    | +50  | mA   |
| I <sub>GND</sub> | ground current          |   |            | -50  | -    | mA   |
| T <sub>stg</sub> | storage temperature     |   |            | -65  | +150 | °C   |
| P <sub>tot</sub> | total power dissipation | SO16 and (T)SSOP16 packages   | <u>[1]</u> | -    | 500  | mW   |

For SO16 packages: above 70 °C, the value of P<sub>tot</sub> derates linearly with 8 mW/K.
 For (T)SSOP16 packages: above 60 °C, the value of P<sub>tot</sub> derates linearly with 5.5 mW/K.

Dual JK flip-flop with set and reset; negative-edge trigger

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

| Symbol                | Parameter                           | Conditions       | Conditions 74HC112 |      | 7               | 2   | Unit |                 |      |
|-----------------------|-------------------------------------|------------------|--------------------|------|-----------------|-----|------|-----------------|------|
|                       |                                     |                  | Min                | Тур  | Max             | Min | Тур  | Max             |      |
| V <sub>CC</sub>       | supply voltage                      |                  | 2.0                | 5.0  | 6.0             | 4.5 | 5.0  | 5.5             | V    |
| VI                    | input voltage                       |                  | 0                  | -    | V <sub>CC</sub> | 0   | -    | V <sub>CC</sub> | V    |
| Vo                    | output voltage                      |                  | 0                  | -    | V <sub>CC</sub> | 0   | -    | V <sub>CC</sub> | V    |
| T <sub>amb</sub>      | ambient temperature                 |                  | -40                | +25  | +125            | -40 | +25  | +125            | °C   |
| $\Delta t / \Delta V$ | input transition rise and fall rate | $V_{CC} = 2.0 V$ | -                  | -    | 625             | -   | -    | -               | ns/V |
|                       |                                     | $V_{CC} = 4.5 V$ | -                  | 1.67 | 139             | -   | 1.67 | 139             | ns/V |
|                       |                                     | $V_{CC} = 6.0 V$ | -                  | -    | 83              | -   | -    | -               | ns/V |

### 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol          | Parameter                | Conditions   |      | 25 °C | ;    | –40 °C t | o +85 °C | –40 °C to | o +125 °C | Unit |
|-----------------|--------------------------|--|------|-------|------|----------|----------|-----------|-----------|------|
|                 |                          |  | Min  | Тур   | Max  | Min      | Max      | Min       | Max       |      |
| 74HC112         | 2                        |  |      |       |      | 1        |          | 1         | 1         | -    |
| VIH             | HIGH-level               | V <sub>CC</sub> = 2.0 V                              | 1.5  | 1.2   | -    | 1.5      | -        | 1.5       | -         | V    |
|                 | input voltage            | V <sub>CC</sub> = 4.5 V                              | 3.15 | 2.4   | -    | 3.15     | -        | 3.15      | -         | V    |
|                 |                          | V <sub>CC</sub> = 6.0 V                              | 4.2  | 3.2   | -    | 4.2      | -        | 4.2       | -         | V    |
| V <sub>IL</sub> | LOW-level                | V <sub>CC</sub> = 2.0 V                              | -    | 0.8   | 0.5  | -        | 0.5      | -         | 0.5       | V    |
|                 | input voltage            | V <sub>CC</sub> = 4.5 V                              | -    | 2.1   | 1.35 | -        | 1.35     | -         | 1.35      | V    |
|                 |                          | V <sub>CC</sub> = 6.0 V                              | -    | 2.8   | 1.8  | -        | 1.8      | -         | 1.8       | V    |
| V <sub>OH</sub> | HIGH-level               | $V_{I} = V_{IH} \text{ or } V_{IL}$                  |      |       |      |          |          |           |           |      |
|                 | output voltage           | $I_0 = -20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$ | 1.9  | 2.0   | -    | 1.9      | -        | 1.9       | -         | V    |
|                 |                          | $I_0 = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$ | 4.4  | 4.5   | -    | 4.4      | -        | 4.4       | -         | V    |
|                 |                          | $I_0 = -20 \ \mu\text{A}; \ V_{CC} = 6.0 \ \text{V}$ | 5.9  | 6.0   | -    | 5.9      | -        | 5.9       | -         | V    |
|                 |                          | $I_0 = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$      | 3.98 | 4.32  | -    | 3.84     | -        | 3.7       | -         | V    |
|                 |                          | $I_0 = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$      | 5.48 | 5.81  | -    | 5.34     | -        | 5.2       | -         | V    |
| V <sub>OL</sub> | LOW-level                | $V_{I} = V_{IH} \text{ or } V_{IL}$                  |      |       |      |          |          |           |           |      |
|                 | output voltage           | $I_0 = 20 \ \mu A; \ V_{CC} = 2.0 \ V$               | -    | 0     | 0.1  | -        | 0.1      | -         | 0.1       | V    |
|                 |                          | $I_0 = 20 \ \mu A; \ V_{CC} = 4.5 \ V$               | -    | 0     | 0.1  | -        | 0.1      | -         | 0.1       | V    |
|                 |                          | $I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$               | -    | 0     | 0.1  | -        | 0.1      | -         | 0.1       | V    |
|                 |                          | $I_0 = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$       | -    | 0.15  | 0.26 | -        | 0.33     | -         | 0.4       | V    |
|                 |                          | $I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$       | -    | 0.16  | 0.26 | -        | 0.33     | -         | 0.4       | V    |
| I               | input leakage<br>current | $V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$              | -    | -     | ±0.1 | -        | ±1       | -         | ±1        | μΑ   |
| I <sub>CC</sub> | supply current           |  | -    | -     | 4.0  | -        | 40       | -         | 80        | μA   |

### Dual JK flip-flop with set and reset; negative-edge trigger

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol           | Parameter                   | Conditions  |      | 25 °C | ;    | –40 °C t | o +85 °C | –40 °C to | +125 °C | Unit |
|------------------|-----------------------------|---|------|-------|------|----------|----------|-----------|---------|------|
|                  |                             |   | Min  | Тур   | Мах  | Min      | Max      | Min       | Max     |      |
| Cı               | input<br>capacitance        |   | -    | 3.5   | -    | -        | -        | -         | -       | pF   |
| 74HCT11          | 12                          |   | 1    |       |      | 1        |          |           |         |      |
| V <sub>IH</sub>  | HIGH-level<br>input voltage | $V_{CC}$ = 4.5 V to 5.5 V   | 2.0  | 1.6   | -    | 2.0      | -        | 2.0       | -       | V    |
| V <sub>IL</sub>  | LOW-level<br>input voltage  | $V_{CC}$ = 4.5 V to 5.5 V   | -    | 1.2   | 0.8  | -        | 0.8      | -         | 0.8     | V    |
| V <sub>OH</sub>  | HIGH-level                  | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$   |      |       |      |          |          |           |         |      |
|                  | output voltage              | I <sub>O</sub> = -20 μA   | 4.4  | 4.5   | -    | 4.4      | -        | 4.4       | -       | V    |
|                  |                             | I <sub>O</sub> = -4.0 mA  | 3.98 | 4.32  | -    | 3.84     | -        | 3.7       | -       | V    |
| V <sub>OL</sub>  | LOW-level                   | $V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$   |      |       |      |          |          |           |         |      |
|                  | output voltage              | $I_0 = 20 \ \mu A; \ V_{CC} = 4.5 \ V$  | -    | 0     | 0.1  | -        | 0.1      | -         | 0.1     | V    |
|                  |                             | I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 5.5 V  | -    | 0.15  | 0.26 | -        | 0.33     | -         | 0.4     | V    |
| I                | input leakage<br>current    | $V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$   | -    | -     | ±0.1 | -        | ±1       | -         | ±1      | μA   |
| I <sub>CC</sub>  | supply current              | $\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} \text{ or } GND; \ I_{O} = 0 \ A; \\ V_{CC} = 5.5 \ V \end{array}$ | -    | -     | 4.0  | -        | 40       | -         | 80      | μΑ   |
| Δl <sub>CC</sub> | additional supply current   | per input pin; $V_I = V_{CC} - 2.1 V$ ;<br>other inputs at $V_{CC}$ or GND;<br>$V_{CC} = 4.5 V$ to 5.5 V          |      |       |      |          |          |           |         |      |
|                  |                             | nSD inputs  | -    | 50    | 180  | -        | 225      | -         | 245     | μA   |
|                  |                             | nK inputs   | -    | 60    | 216  | -        | 270      | -         | 294     | μΑ   |
|                  |                             | nRD inputs  | -    | 65    | 236  | -        | 293      | -         | 319     | μΑ   |
|                  |                             | nJ, and nCP inputs  | -    | 100   | 360  | -        | 450      | -         | 490     | μΑ   |
| CI               | input<br>capacitance        |   | -    | 3.5   | -    | -        | -        | -         | -       | pF   |

Dual JK flip-flop with set and reset; negative-edge trigger

### **10.** Dynamic characteristics

#### Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit, see Figure 8.

| Symbol          | Parameter   | Conditions   |     | 25 °C  |     | –40 °C t | o +85 °C | –40 °C t | o +125 °C | Unit |
|-----------------|-------------|--|-----|--------|-----|----------|----------|----------|-----------|------|
|                 |             |  | Min | Typ[1] | Max | Min      | Max      | Min      | Max       | -    |
| 74HC112         | 2           |  |     |        |     |          |          |          |           |      |
| t <sub>pd</sub> | propagation | nCP to nQ; see Figure 6                                      |     |        |     |          |          |          |           |      |
|                 | delay       | V <sub>CC</sub> = 2.0 V                                      | -   | 55     | 175 | -        | 220      | -        | 265       | ns   |
|                 |             | V <sub>CC</sub> = 4.5 V                                      | -   | 20     | 35  | -        | 44       | -        | 53        | ns   |
|                 |             | $V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$        | -   | 17     | -   | -        | -        | -        | -         | ns   |
|                 |             | $V_{CC} = 6.0 V$   | -   | 16     | 30  | -        | 37       | -        | 45        | ns   |
|                 |             | nCP to nQ; see Figure 6                                      |     |        |     |          |          |          |           |      |
|                 |             | $V_{CC} = 2.0 V$   | -   | 55     | 175 | -        | 220      | -        | 265       | ns   |
|                 |             | $V_{CC} = 4.5 V$   | -   | 20     | 35  | -        | 44       | -        | 53        | ns   |
|                 |             | $V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$        | -   | 17     | -   | -        | -        | -        | -         | ns   |
|                 |             | $V_{CC} = 6.0 V$   | -   | 16     | 30  | -        | 37       | -        | 45        | ns   |
|                 |             | nRD to nQ, nQ;<br>see Figure 7                               |     |        |     |          |          |          |           |      |
|                 |             | V <sub>CC</sub> = 2.0 V                                      | -   | 58     | 180 | -        | 225      | -        | 270       | ns   |
|                 |             | V <sub>CC</sub> = 4.5 V                                      | -   | 21     | 36  | -        | 45       | -        | 54        | ns   |
|                 |             | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF                | -   | 18     | -   | -        | -        | -        | -         | ns   |
|                 |             | V <sub>CC</sub> = 6.0 V                                      | -   | 17     | 31  | -        | 38       | -        | 46        | ns   |
|                 |             | $n\overline{S}D$ to $nQ$ , $n\overline{Q}$ ;<br>see Figure 7 |     |        |     |          |          |          |           |      |
|                 |             | V <sub>CC</sub> = 2.0 V                                      | -   | 50     | 155 | -        | 295      | -        | 235       | ns   |
|                 |             | V <sub>CC</sub> = 4.5 V                                      | -   | 18     | 31  | -        | 39       | -        | 47        | ns   |
|                 |             | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF                | -   | 15     | -   | -        | -        | -        | -         | ns   |
|                 |             | V <sub>CC</sub> = 6.0 V                                      | -   | 14     | 26  | -        | 33       | -        | 40        | ns   |
| t <sub>t</sub>  | transition  | nQ, n $\overline{Q}$ ; see Figure 6 [3]                      |     |        |     |          |          |          |           | -    |
|                 | time        | $V_{CC} = 2.0 V$   | -   | 19     | 75  | -        | 95       | -        | 110       | ns   |
|                 |             | $V_{CC} = 4.5 V$   | -   | 7      | 15  | -        | 19       | -        | 22        | ns   |
|                 |             | $V_{CC} = 6.0 V$   | -   | 6      | 13  | -        | 16       | -        | 19        | ns   |
| t <sub>W</sub>  | pulse width | nCP HIGH or LOW;<br>see Figure 6                             |     |        |     |          |          |          |           |      |
|                 |             | V <sub>CC</sub> = 2.0 V                                      | 80  | 22     | -   | 100      | -        | 120      | -         | ns   |
|                 |             | V <sub>CC</sub> = 4.5 V                                      | 16  | 8      | -   | 20       | -        | 24       | -         | ns   |
|                 |             | V <sub>CC</sub> = 6.0 V                                      | 14  | 6      | -   | 17       | -        | 20       | -         | ns   |
|                 |             | nSD, nRD LOW;<br>see Figure 7                                |     |        |     |          |          |          |           |      |
|                 |             | $V_{CC} = 2.0 V$   | 80  | 22     | -   | 100      | -        | 120      | -         | ns   |
|                 |             | $V_{CC} = 4.5 V$   | 16  | 8      | -   | 20       | -        | 24       | -         | ns   |
|                 |             | $V_{\rm CC} = 6.0  \rm V$                                    | 14  | 6      | -   | 17       | -        | 20       | -         | ns   |

### Dual JK flip-flop with set and reset; negative-edge trigger

| Symbol           | Parameter                           | Conditions  |     | 25 °C                |     | –40 °C t | o +85 °C | –40 °C t | o +125 °C | Unit |
|------------------|-------------------------------------|---|-----|----------------------|-----|----------|----------|----------|-----------|------|
|                  |                                     |   | Min | Typ <mark>[1]</mark> | Max | Min      | Max      | Min      | Max       |      |
| t <sub>rec</sub> | recovery time                       | nRD to nCP; see Figure 7  |     |                      |     |          |          |          |           |      |
|                  |                                     | $V_{CC} = 2.0 V$  | 80  | 22                   | -   | 125      | -        | 150      | -         | ns   |
|                  |                                     | V <sub>CC</sub> = 4.5 V   | 16  | 8                    | -   | 25       | -        | 30       | -         | ns   |
|                  |                                     | $V_{CC} = 6.0 V$  | 14  | 6                    | -   | 21       | -        | 26       | -         | ns   |
|                  |                                     | nSD to nCP; see Figure 7  |     |                      |     |          |          |          |           |      |
|                  |                                     | V <sub>CC</sub> = 2.0 V   | 80  | –19                  | -   | 100      | -        | 120      | -         | ns   |
|                  |                                     | $V_{CC} = 4.5 V$  | 16  | -7                   | -   | 20       | -        | 24       | -         | ns   |
|                  |                                     | V <sub>CC</sub> = 6.0 V   | 14  | -6                   | -   | 17       | -        | 20       | -         | ns   |
| t <sub>su</sub>  | set-up time                         | nJ and nK to n <del>CP</del> ;<br>see <u>Figure 6</u>   |     |                      |     |          |          |          |           |      |
|                  |                                     | V <sub>CC</sub> = 2.0 V   | 80  | 19                   | -   | 100      | -        | 120      | -         | ns   |
|                  |                                     | $V_{CC} = 4.5 V$  | 16  | 7                    | -   | 20       | -        | 24       | -         | ns   |
|                  |                                     | $V_{CC} = 6.0 V$  | 14  | 6                    | -   | 17       | -        | 20       | -         | ns   |
| t <sub>h</sub>   | hold time                           | nJ and nK to n <del>CP</del> ;<br>see <u>Figure 6</u>   |     |                      |     |          |          |          |           |      |
|                  |                                     | $V_{CC} = 2.0 V$  | 0   | -11                  | -   | 0        | -        | 0        | -         | ns   |
|                  |                                     | V <sub>CC</sub> = 4.5 V   | 0   | -4                   | -   | 0        | -        | 0        | -         | ns   |
|                  |                                     | $V_{CC} = 6.0 V$  | 0   | -3                   | -   | 0        | -        | 0        | -         | ns   |
| f <sub>max</sub> | maximum                             | nCP; see Figure 6   |     |                      |     |          |          |          |           |      |
|                  | frequency                           | $V_{CC} = 2.0 V$  | 6   | 20                   | -   | 4.8      | -        | 4.0      | -         | MHz  |
|                  |                                     | $V_{CC} = 4.5 V$  | 30  | 60                   | -   | 24       | -        | 20       | -         | MHz  |
|                  |                                     | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF   | -   | 66                   | -   | -        | -        | -        | -         | MHz  |
|                  |                                     | V <sub>CC</sub> = 6.0 V   | 35  | 71                   | -   | 28       | -        | 24       | -         | MHz  |
| C <sub>PD</sub>  | power<br>dissipation<br>capacitance | $C_{L} = 50 \text{ pF}; \text{ f} = 1 \text{ MHz}; \qquad [4] \\ V_{I} = \text{GND to } V_{CC}$ | -   | 27                   | -   |          |          | -        | -         | pF   |

#### Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit, see Figure 8.

### Dual JK flip-flop with set and reset; negative-edge trigger

| Symbol           | Parameter     | Conditions  |     | 25 °C  |     | –40 °C t | o +85 °C | –40 °C t | o +125 °C | Unit |
|------------------|---------------|---|-----|--------|-----|----------|----------|----------|-----------|------|
|                  |               |   | Min | Typ[1] | Max | Min      | Max      | Min      | Max       |      |
| 74HCT11          | 2             | 1   |     |        |     |          | 1        |          | I         |      |
| t <sub>pd</sub>  | propagation   | nCP to nQ; see Figure 6                                   | 1   |        |     |          |          |          |           |      |
|                  | delay         | $V_{CC} = 4.5 V$  | -   | 21     | 35  | -        | 44       | -        | 53        | ns   |
|                  |               | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF             | -   | 19     | -   | -        | -        | -        | -         | ns   |
|                  |               | $n\overline{CP}$ to $n\overline{Q}$ ; see <u>Figure 6</u> | 1   |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | -   | 23     | 40  | -        | 50       | -        | 60        | ns   |
|                  |               | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF             | -   | 19     | -   | -        | -        | -        | -         | ns   |
|                  |               | nRD to nQ, nQ;<br>see <u>Figure 7</u>                     |     |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | -   | 22     | 37  | -        | 46       | -        | 56        | ns   |
|                  |               | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF             | -   | 19     | -   | -        | -        | -        | -         | ns   |
|                  |               | nSD to nQ, nQ;<br>see <u>Figure 7</u>                     |     |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | -   | 18     | 32  | -        | 40       | -        | 48        | ns   |
|                  |               | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF             | -   | 15     | -   | -        | -        | -        | -         | ns   |
| t <sub>t</sub>   | transition    | nQ, nQ; see <u>Figure 6</u>                               | 1   |        |     |          |          |          |           |      |
|                  | time          | V <sub>CC</sub> = 4.5 V                                   | -   | 7      | 15  | -        | 19       | -        | 22        | ns   |
| t <sub>W</sub>   | pulse width   | nCP HIGH or LOW;<br>see Figure 6                          |     |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | 16  | 8      | -   | 20       | -        | 24       | -         | ns   |
|                  |               | nSD, nRD LOW;<br>see <u>Figure 7</u>                      |     |        |     |          |          |          |           |      |
|                  |               | $V_{CC} = 4.5 V$  | 18  | 10     | -   | 23       | -        | 27       | -         | ns   |
| t <sub>rec</sub> | recovery time | nRD to nCP; see Figure 7                                  |     |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | 20  | 11     | -   | 25       | -        | 30       | -         | ns   |
|                  |               | nSD to nCP; see Figure 7                                  |     |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | 20  | -8     | -   | 25       | -        | 30       | -         | ns   |
| t <sub>su</sub>  | set-up time   | nJ and nK to n <del>CP</del> ;<br>see <u>Figure 6</u>     |     |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | 16  | 7      | -   | 20       | -        | 24       | -         | ns   |
| t <sub>h</sub>   | hold time     | nJ and nK to n <del>CP</del> ;<br>see <u>Figure 6</u>     |     |        |     |          |          |          |           |      |
|                  |               | V <sub>CC</sub> = 4.5 V                                   | 0   | -7     | -   | 0        | -        | 0        | -         | ns   |
| f <sub>max</sub> | maximum       | nCP; see <u>Figure 6</u>                                  |     |        |     |          |          |          |           |      |
|                  | frequency     | V <sub>CC</sub> = 4.5 V                                   | 30  | 64     | -   | 24       | -        | 20       | -         | MHz  |
|                  |               | V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF             | -   | 70     | -   | -        | -        | -        | -         | MHz  |

#### Table 7. Dynamic characteristics ... continued

#### Dual JK flip-flop with set and reset; negative-edge trigger

#### Table 7. Dynamic characteristics ... continued

Voltages are referenced to GND (ground = 0 V);  $C_L = 50 \text{ pF}$  unless otherwise specified; for test circuit, see <u>Figure 8</u>.

| Symbol          | Parameter | Conditions  | 25 °C |                      | –40 °C to +85 °C |     | –40 °C to +125 °C |     | Unit |    |
|-----------------|-----------|---|-------|----------------------|------------------|-----|-------------------|-----|------|----|
|                 |           |   | Min   | Typ <mark>[1]</mark> | Max              | Min | Max               | Min | Max  |    |
| C <sub>PD</sub> | · ·       | $C_{L} = 50 \text{ pF}; \text{ f} = 1 \text{ MHz}; \qquad [4] \\ V_{I} = \text{GND to } V_{CC}$ | -     | 30                   | -                | -   | -                 | -   | -    | pF |

[1] All typical values are measured at  $T_{amb} = 25 \ ^{\circ}C$ .

[2]  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

 $[3] \quad t_t \mbox{ is the same as } t_{THL} \mbox{ and } t_{TLH}.$ 

[4]  $C_{PD}$  is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W).

 $P_{D}$  =  $C_{PD} \times V_{CC}{}^{2} \times f_{i} \times N$  +  $\sum (C_{L} \times V_{CC}{}^{2} \times f_{o})$  where:

f<sub>i</sub> = input frequency in MHz;

 $f_o$  = output frequency in MHz;

 $C_L$  = output load capacitance in pF;


 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$  = sum of outputs.

### Dual JK flip-flop with set and reset; negative-edge trigger


### 11. Waveforms



### Nexperia

## 74HC112; 74HCT112

### Dual JK flip-flop with set and reset; negative-edge trigger



#### Fig 7. Set and reset propagation delays, pulse widths and recovery time


#### Table 8. Measurement points

| Туре     | Input              | Output             |
|----------|--------------------|--------------------|
|          | V <sub>M</sub>     | V <sub>M</sub>     |
| 74HC112  | 0.5V <sub>CC</sub> | 0.5V <sub>CC</sub> |
| 74HCT112 | 1.3 V              | 1.3 V              |

### Nexperia

## 74HC112; 74HCT112

### Dual JK flip-flop with set and reset; negative-edge trigger




#### Table 9. Test data

| Туре     | Input           |                                 | Load         | Test                                |
|----------|-----------------|---------------------------------|--------------|-------------------------------------|
|          | VI              | t <sub>r</sub> , t <sub>f</sub> | CL           |                                     |
| 74HC112  | V <sub>CC</sub> | 6 ns                            | 15 pF, 50 pF | t <sub>PLH</sub> , t <sub>PHL</sub> |
| 74HCT112 | 3 V             | 6 ns                            | 15 pF, 50 pF | t <sub>PLH</sub> , t <sub>PHL</sub> |

Dual JK flip-flop with set and reset; negative-edge trigger

### 12. Package outline



#### Fig 9. Package outline SOT109-1 (SO16)

| formation | provided in | this | document is | s | subject t | 0 | legal | disclain | nei |
|-----------|-------------|------|-------------|---|-----------|---|-------|----------|-----|
|           |             |      |             |   |           |   |       |          |     |

74HC\_HCT112

All in

Dual JK flip-flop with set and reset; negative-edge trigger





Fig 10. Package outline SOT338-1 (SSOP16)

All information provided in this document is subject to legal disclaimers.

74HC\_HCT112

Dual JK flip-flop with set and reset; negative-edge trigger



#### Fig 11. Package outline SOT403-1 (TSSOP16)

All information provided in this document is subject to legal disclaimers.

74HC\_HCT112

### Dual JK flip-flop with set and reset; negative-edge trigger

### **13. Abbreviations**

| Table 10. Abbreviations |   |  |  |
|-------------------------|---|--|--|
| Acronym                 | Description                             |  |  |
| CMOS                    | Complementary Metal Oxide Semiconductor |  |  |
| DUT                     | Device Under Test                       |  |  |
| ESD                     | ElectroStatic Discharge                 |  |  |
| НВМ                     | Human Body Model                        |  |  |
| MM                      | Machine Model                           |  |  |
| TTL                     | Transistor-Transistor Logic             |  |  |

### 14. Revision history

#### Table 11. Revision history

| Document ID         | Release date  | Data sheet status     | Change notice | Supersedes              |  |
|---------------------|---|-----------------------|---------------|-------------------------|--|
| 74HC_HCT112 v.3     | 20160809  | Product data sheet    | -             | 74HC_HCT112_CNV v.2     |  |
| Modifications:      | <ul> <li>The format of this data sheet has been redesigned to comply with the new identity<br/>guidelines of NXP Semiconductors.</li> </ul> |                       |               | y with the new identity |  |
|                     | <ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>  |                       |               |                         |  |
|                     | <ul> <li>Type numbers 74HC112N and 74HCT112N removed.</li> </ul>  |                       |               |                         |  |
| 74HC_HCT112_CNV v.2 | 19980610  | Product specification | -             | -                       |  |

Dual JK flip-flop with set and reset; negative-edge trigger

### **15. Legal information**

#### 15.1 Data sheet status

| Document status[1][2]          | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nexperia.com">http://www.nexperia.com</a>.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Product data sheet

#### Dual JK flip-flop with set and reset; negative-edge trigger

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

### Nexperia

## 74HC112; 74HCT112

Dual JK flip-flop with set and reset; negative-edge trigger

### **17. Contents**

| 1    | General description 1              |
|------|------------------------------------|
| 2    | Features and benefits 1            |
| 3    | Ordering information 1             |
| 4    | Functional diagram 2               |
| 5    | Pinning information 3              |
| 5.1  | Pinning 3                          |
| 5.2  | Pin description 3                  |
| 6    | Functional description 4           |
| 7    | Limiting values 4                  |
| 8    | Recommended operating conditions 5 |
| 9    | Static characteristics 5           |
| 10   | Dynamic characteristics 7          |
| 11   | Waveforms 11                       |
| 12   | Package outline 14                 |
| 13   | Abbreviations 17                   |
| 14   | Revision history 17                |
| 15   | Legal information 18               |
| 15.1 | Data sheet status 18               |
| 15.2 | Definitions                        |
| 15.3 | Disclaimers                        |
| 15.4 | Trademarks 19                      |
| 16   | Contact information 19             |
| 17   | Contents 20                        |
|      |                                    |

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

NLV74HC74ADTR2G NLV74HC11ADR2G NTE74LS76A 74LCX16374MTDX MM74HC74AMX 74LVX74MTCX SN74HC273DWR SN74LVC74ADR SN74HC574PWR SN74HC273NSR 74AHC74D.112 74AUP1G74DC.125 74HC112D.652 74HC574D.652 74HC7173D.652 74HC7174D.652 74HC7374D.652 74AHC574D.118 74HC174D.652 74HC273D.652 74HC374D.652 74HC74PW.112 74HC74PW.112 74HC107D.652 74HC574D.653 HEF4013BT.653 HEF4027BT.652 74HC107PW.112 74HC73PW.112 74HC774PW.112 74LV74PW.112 74HC173PW.112 74HC174PW.112 74HC175PW.112 74HC377DB.118 74HC574PW.112 74HC73D.652 74HC7175D.652 74LVC1G74DP.125 74LVC74APW.112 74VHC174FT(BJ) 74VHC273FT(BJ) 74VHC7574AFT(BJ) 74HC7273DB.118 74HC107DB.112 74HC112PW.112 74HCT74DB.112 74LVC1G80GV.125 74LVC1G175GV.125 74LVC1G79GV.125