74HC193; 74HCT193Presettable synchronous 4-bit binary up/down counterRev. 5 - 29 January 2016Product data

Product data sheet

1. General description

The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of CPU will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock. Likewise, the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added. The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (D0 to D3) is loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Input levels:
 - For 74HC193: CMOS level
 - For 74HCT193: TTL level
- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- Complies with JEDEC standard no. 7A
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V.

nexperia


- Multiple package options
- Specified from –40 °C to +85 °C and –40 °C to +125 °C.


3. Ordering information

Table 1. Ordering information


Type number	Package	Package									
	Temperature range	Name	Description	Version							
74HC193D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1							
74HCT193D			body width 3.9 mm								
74HC193DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads;	SOT338-1							
74HCT193DB			body width 5.3 mm								
74HC193PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1							
74HCT193PW			body width 4.4 mm								

4. Functional diagram






74HC_HCT193



3 of 28

5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
D0	15	data input 0
D1	1	data input 1
D2	10	data input 2
D3	9	data input 3
Q0	3	flip-flop output 0
Q1	2	flip-flop output 1
Q2	6	flip-flop output 2
Q3	7	flip-flop output 3
CPD	4	count down clock input ^[1]
CPU	5	count up clock input ^[1]
GND	8	ground (0 V)
PL	11	asynchronous parallel load input (active LOW)
TCU	12	terminal count up (carry) output (active LOW)
TCD	13	terminal count down (borrow) output (active LOW)
MR	14	asynchronous master reset input (active HIGH)
V _{CC}	16	supply voltage

[1] LOW-to-HIGH, edge triggered.

6. Functional description

Table 3. Function table^[1]

Operating mode	Inputs						Outputs							
	MR	PL	CPU	CPD	D0	D1	D2	D3	Q0	Q1	Q2	Q3	TCU	TCD
Reset (clear)	Н	Х	Х	L	Х	Х	Х	Х	L	L	L	L	Н	L
	Н	Х	Х	Н	Х	Х	Х	Х	L	L	L	L	Н	Н
Parallel load	L	L	Х	L	L	L	L	L	L	L	L	L	Н	L
	L	L	Х	Н	L	L	L	L	L	L	L	L	Н	Н
	L	L	L	Х	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
	L	L	Н	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Count up	L	Н	\uparrow	Н	Х	Х	Х	Х	coun	t up			H[2]	Н
Count down	L	Н	Н	\uparrow	Х	Х	Х	Х	coun	ount down			Н	H <mark>[3]</mark>

[1] H = HIGH voltage level

L = LOW voltage level

X = don't care

 \uparrow = LOW-to-HIGH clock transition.

[2] $\overline{TCU} = CPU$ at terminal count up (HHHH)

[3] $\overline{\text{TCD}} = \text{CPD}$ at terminal count down (LLLL).




Fig 7. Typical clear, load and count sequence

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5$ V or $V_{I} > V_{CC} + 0.5$ V	<u>[1]</u>	-	±20	mA
Ι _{ΟΚ}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V	<u>[1]</u>	-	±20	mA
lo	output current	$V_{O} = -0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$		-	±25	mA
I _{CC}	supply current			-	50	mA
I _{GND}	ground current			-	-50	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	SO16 package	[2]	-	500	mW
		SSOP16 package	[2]	-	500	mW
		TSSOP16 package	[2]	-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For SO16 packages: above 70 °C the value of P_{tot} derates linearly at 8 mW/K.
 For SSOP16 and TSSOP16 packages: above 60 °C the value of P_{tot} derates linearly at 5.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74HC19	3					
V _{CC}	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	ns/V
		V _{CC} = 4.5 V	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	ns/V
74HCT1	93					
V _{CC}	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 4.5 V	-	1.67	139	ns/V

9. Static characteristics

Table 6. Static characteristics type 74HC193

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25	°C					
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$	-	-	-	
		$I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
li	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	μA
C _i	input capacitance		-	3.5	-	pF
T _{amb} = -40) °C to +85 °C	I				
V _{IH}	HIGH-level input voltage	$V_{CC} = 2.0 V$	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = -20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	1.9	-	-	V
		$I_0 = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	-	-	V
		$I_{O} = -20 \ \mu\text{A}; \ V_{CC} = 6.0 \ \text{V}$	5.9	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_0 = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	-	-	V

Table 6. Static characteristics type 74HC193 ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = 20 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	-	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	-	0.33	V
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
lı	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±1.0	μA
I _{CC}	supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$ A; $V_{CC} = 6.0$ V	-	-	80	μA
$T_{amb} = -40$) °C to +125 °C		I	1		
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		$V_{CC} = 4.5 V$	3.15	-	-	V
		$V_{CC} = 6.0 V$	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		$V_{CC} = 4.5 V$	-	-	1.35	V
		$V_{CC} = 6.0 V$	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	-	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	-	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	-	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$				
		$I_0 = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	-	0.1	V
		$I_0 = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V V V V V V V V V V V V V V V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±1.0	μA
I _{CC}	supply current	$V_{I} = V_{CC} \text{ or GND; } I_{O} = 0 \text{ A;}$ $V_{CC} = 6.0 \text{ V}$	-	-	160	μA

Table 7. Static characteristics type 74HCT193

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25 °	C					
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$				
		I _O = -20 μA	4.4	4.5	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	V

Table 7. Static characteristics type 74HCT193 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$				
		I _O = 20 μA	-	0	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	V
1	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	μA
I _{CC}	supply current	$V_{I} = V_{CC} \text{ or GND}; I_{O} = 0 \text{ A};$ $V_{CC} = 5.5 \text{ V}$	-	-	8.0	μA
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V and other inputs at V_{CC} or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V				
		pin Dn	-	35	126	μA
		pins CPU, CPD	-	140	504	μA
		pin PL	-	65	234	μA
		pin MR	-	105	378	μA
C _i	input capacitance		-	3.5	-	pF
T _{amb} = -40	0 °C to +85 °C				•	
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$	-	-	0.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$				
		I _O = -20 μA	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.84	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$				
		I _O = 20 μA	-	-	0.1	V
		l _O = 4.0 mA	-	-	0.33	V
l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±1.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	80	μA
Δl _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ and other inputs at V_{CC} or GND; $I_O = 0 \text{ A}$; $V_{CC} = 4.5 \text{ V}$ to 5.5 V				
		pin Dn	-	-	157.5	μA
		pins CPU, CPD	-	-	630	μA
		pin PL	-	-	292.5	μA
		pin MR	-	-	472.5	μA
T _{amb} = -40	0 °C to +125 °C					
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{он}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$				
		I _O = -20 μA	4.4	-	-	V
		$I_{O} = -4.0 \text{ mA}$	3.7	-	-	V
V _{OL}	LOW-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$				
		I _O = 20 μA	-	-	0.1	V
		$I_0 = 4.0 \text{ mA}$	-	-	0.4	V

Table 7. Static characteristics type 74HCT193 ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
կ	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	±1.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	160	μΑ
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1$ V and other inputs at V_{CC} or GND; $I_O = 0$ A; $V_{CC} = 4.5$ V to 5.5 V				
		pin Dn	-	-	171.5	μA
		pins CPU, CPD	-	-	686	μA
		pin PL	-	-	318.5	μA
		pin MR	-	-	514.5	μA

10. Dynamic characteristics

Table 8. Dynamic characteristics type 74HC193

Symbol	Parameter	Conditions		25 °C		–40 °C to	+85 °C	–40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _{pd}	propagation delay	CPU, CPD to Qn; [1] see Figure 8	-							
		V _{CC} = 2.0 V	-	63	215	-	270	-	325	ns
		V _{CC} = 4.5 V	-	23	43	-	54	-	65	ns
		V _{CC} = 6.0 V	-	18	37	-	46	-	55	ns
		CPU to TCU; see Figure 9								
		V _{CC} = 2.0 V	-	39	125	-	155	-	190	ns
		V _{CC} = 4.5 V	-	14	25	-	31	-	38	ns
		V _{CC} = 6.0 V	-	11	21	-	26	-	32	ns
		CPD to TCD; see Figure 9								
		V _{CC} = 2.0 V	-	39	125	-	155	-	190	ns
		V _{CC} = 4.5 V	-	14	25	-	31	-	38	ns
		V _{CC} = 6.0 V	-	11	21	-	26	-	32	ns
		PL to Qn; see Figure 10								
		V _{CC} = 2.0 V	-	69	220	-	275	-	330	ns
		V _{CC} = 4.5 V	-	25	44	-	55	-	66	ns
		V _{CC} = 6.0 V	-	20	37	-	47	-	56	ns
		MR to Qn; see Figure 11								
		V _{CC} = 2.0 V	-	58	200	-	250	-	300	ns
		V _{CC} = 4.5 V	-	21	40	-	50	-	60	ns
		V _{CC} = 6.0 V	-	17	34		43	-	51	ns
		Dn to Qn; see Figure 10								
		V _{CC} = 2.0 V	-	69	210	-	265	-	315	ns
		V _{CC} = 4.5 V	-	25	42	-	53	-	63	ns
		V _{CC} = 6.0 V	-	20	36	-	45	-	54	ns
		PL to TCU, PL to TCD; see Figure 13								
		V _{CC} = 2.0 V	-	80	290	-	365	-	435	ns
		V _{CC} = 4.5 V	-	29	58	-	73	-	87	ns
		V _{CC} = 6.0 V	-	23	49	-	62	-	74	ns
		MR to TCU, MR to TCD; see Figure 13								
		V _{CC} = 2.0 V	-	74	285	-	355	-	430	ns
		V _{CC} = 4.5 V	-	27	57	-	71	-	86	ns
		V _{CC} = 6.0 V	-	22	48	-	60	-	73	ns

Symbol	Parameter	Conditions		25 °C		–40 °C to	40 °C to +85 °C –40 °C to +125 °C			
			Min	Тур	Max	Min	Max	Min	Max	
t _{pd}	propagation delay	Dn to TCU, Dn to TCD; see Figure 13								
		V _{CC} = 2.0 V	-	80	290	-	365	-	435	ns
		V _{CC} = 4.5 V	-	29	58	-	73	-	87	ns
		V _{CC} = 6.0 V	-	23	49	-	62	-	74	ns
t _{THL}	HIGH to LOW	see Figure 11								
	output transition	V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
	time	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
TLH	LOW to HIGH	see Figure 11								
	output	V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
	transition time	$V_{CC} = 4.5 V$	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
tw	pulse width	CPU, CPD (HIGH or LOW); see <u>Figure 8</u>								
		V _{CC} = 2.0 V	100	22	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	8	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	6	-	21	-	26	-	ns
		MR (HIGH); see Figure 11								
		$V_{CC} = 2.0 V$	100	25	-	125	-	150	-	ns
		$V_{CC} = 4.5 V$	20	9	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	7	-	21	-	26	-	ns
		PL (LOW); see Figure 10								
		V _{CC} = 2.0 V	100	19	-	125	-	150	-	ns
		$V_{CC} = 4.5 V$	20	7	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	6	-	21	-	26	-	ns
t _{rec}	recovery time	PL to CPU, CPD; see Figure 10								
		V _{CC} = 2.0 V	50	8	-	65	-	75	-	ns
		V _{CC} = 4.5 V	10	3	-	13	-	15	-	ns
		V _{CC} = 6.0 V	9	2	-	11	-	13	-	ns
		MR to CPU, CPD; see <u>Figure 11</u>								
		V _{CC} = 2.0 V	50	0	-	65	-	75	-	ns
		V _{CC} = 4.5 V	10	0	-	13	-	15	-	ns
		V _{CC} = 6.0 V	9	0	-	11	-	13	-	ns
su	set-up time	Dn to \overline{PL} ; see <u>Figure 12</u> ; note: CPU = CPD = HIGH								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns

Table 8. Dynamic characteristics type 74HC193 ...continued

Symbol	Parameter	Conditions		25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
t _h	hold time	Dn to PL; see Figure 12								
		V _{CC} = 2.0 V	0	-14	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	-5	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-4	-	0		0	-	ns
		CPU to CPD, CPD to CPU; see Figure 14								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	8	6	-	17	-	20	-	ns
f _{max}	maximum	CPU, CPD; see Figure 8								
	frequency	V _{CC} = 2.0 V	4.0	13.5	-	3.2	-	2.6	-	MHz
		V _{CC} = 4.5 V	20	41	-	16	-	13	-	MHz
		V _{CC} = 6.0 V	24	49	-	19	-	15	-	MHz
C _{PD}	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC}; \qquad [2]$ $V_{CC} = 5 \text{ V}; f_{I} = 1 \text{ MHz}$	-	24	-	-	-	-	-	pF

Table 8. Dynamic characteristics type 74HC193 ...continued

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

Symbol	Parameter	Conditions	25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
t _{pd}	propagation	CPU, CPD to Qn; [1]								
	delay	see Figure 8								
		$V_{CC} = 4.5 V$	-	23	43	-	54	-	65	ns
		CPU to TCU; see Figure 9								
		$V_{CC} = 4.5 V$	-	15	27	-	34	-	41	ns
		CPD to TCD; see Figure 9								
		$V_{CC} = 4.5 V$	-	15	27	-	34	-	41	ns
		PL to Qn; see Figure 10								
		V _{CC} = 4.5 V	-	26	46	-	58	-	69	ns
		MR to Qn; see Figure 11								
		V _{CC} = 4.5 V	-	22	40	-	50	-	60	ns
		Dn to Qn; see Figure 10								
		V _{CC} = 4.5 V	-	27	46	-	58	-	69	ns
		PL to TCU, PL to TCD; see Figure 13								
		$V_{CC} = 4.5 V$	-	31	55	-	69	-	83	ns
		MR to TCU, MR to TCD; see Figure 13								
		$V_{\rm CC} = 4.5 \text{ V}$	-	29	55	-	69	-	83	ns
		Dn to TCU, Dn to TCD; see Figure 13								
		V _{CC} = 4.5 V	-	32	58	-	73	-	87	ns
THL	HIGH to LOW	see Figure 11								
	output transition time	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
TLH	LOW to HIGH	see Figure 11								
	output transition time	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
Ŵ	pulse width	CPU, CPD (HIGH or LOW); see <u>Figure 8</u>								
		V _{CC} = 4.5 V	25	11	-	31	-	38	-	ns
		MR (HIGH); see Figure 11								
		V _{CC} = 4.5 V	20	7	-	25	-	30	-	ns
		PL (LOW); see Figure 10								
		V _{CC} = 4.5 V	20	8	-	25	-	30	-	ns
rec	recovery time	PL to CPU, CPD;								
		see Figure 10								
		V _{CC} = 4.5 V	10	2	-	13	-	15	-	ns
		MR to CPU, CPD; see Figure 11								
		$V_{CC} = 4.5 V$	10	0	_	13	-	15		ns

Table 9. Dynamic characteristics type 74HCT193

Symbol	Parameter	Conditions	25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
t _{su}	set-up time	Dn to PL; see Figure 12; note: CPU = CPD = HIGH								
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
t _h hold	hold time	Dn to PL; see Figure 12								
		V _{CC} = 4.5 V	0	-6	-	0	-	0	-	ns
		CPU to CPD, CPD to CPU; see Figure 14								
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
f _{max}	maximum	CPU, CPD; see Figure 8								
	frequency	V _{CC} = 4.5 V	20	43	-	16	-	13	-	MHz
C _{PD}	power dissipation capacitance	$V_{I} = GND \text{ to } V_{CC} - 1.5 \text{ V}; \qquad [2] \\ V_{CC} = 5 \text{ V}; f_{i} = 1 \text{ MHz}$	-	26	-	-	-	-	-	pF

Table 9. Dynamic characteristics type 74HCT193 ...continued

 $\label{eq:tpd} [1] \quad t_{pd} \mbox{ is the same as } t_{PHL} \mbox{ and } t_{PLH}.$

[2] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W):

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \sum (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$ $f_{i} = \text{input frequency in MHz;}$

 $f_0 = output frequency in MHz;$


 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of outputs.


11. Waveforms




Nexperia


74HC193; 74HCT193


Presettable synchronous 4-bit binary up/down counter





Presettable synchronous 4-bit binary up/down counter






Nexperia

74HC193; 74HCT193

Presettable synchronous 4-bit binary up/down counter






Table 10. Measurement points

Туре	Input	Output	
	V _M	Vi	V _M
74HC193	$0.5 imes V_{CC}$	GND to V _{CC}	$0.5 \times V_{CC}$
74HCT193	1.3 V	GND to 3 V	1.3 V

Presettable synchronous 4-bit binary up/down counter





Table 11. Test data

Туре	Input		Load	S1 position	
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74HC193	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT193	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

12. Application information



Presettable synchronous 4-bit binary up/down counter

13. Package outline




Fig 17. Package outline SOT109-1 (SO16)

74HC_HCT193

Presettable synchronous 4-bit binary up/down counter




Fig 18. Package outline SOT338-1 (SSOP16)

74HC_HCT193

Presettable synchronous 4-bit binary up/down counter




Fig 19. Package outline SOT403-1 (TSSOP16)

74HC_HCT193

14. Abbreviations

Table 12. Abbreviations					
Acronym	Description				
CMOS	Complementary Metal-Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
НВМ	Human Body Model				
MM	Machine Model				
TTL	Transistor-Transistor Logic				

15. Revision history

Table 13.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT193 v.5	20160129	Product data sheet	-	74HC_HCT193 v.4		
Modifications:	Type numbers 74HC193N and 74HCT193N (SOT38-4) removed.					
74HC_HCT193 v.4	20130624	Product data sheet	-	74HC_HCT193 v.3		
Modifications:	General description updated.					
74HC_HCT193 v.3	20070523	Product data sheet	-	74HC_HCT193_CNV v.2		
Modifications:	Modifications: • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.					
	 Legal texts have been adapted to the new company name where appropriate. 					
	Family specification included					
74HC_HCT193_CNV v.2	19970828	Product specification	-	-		

16. Legal information

16.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of

information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed,

authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Presettable synchronous 4-bit binary up/down counter

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

17. Contact information

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: <u>http://www.nexperia.com</u>

For sales office addresses, please send an email to: salesaddresses@nexperia.com

18. Contents

General description 1
Features and benefits 1
Ordering information 2
Functional diagram 2
Pinning information 4
Pinning 4
Pin description 4
Functional description 5
Limiting values
Recommended operating conditions 7
Static characteristics 8
Dynamic characteristics 12
Waveforms 16
Application information
Package outline 22
Abbreviations
Revision history 25
Legal information
Data sheet status 26
Definitions
Disclaimers 26
Trademarks 27
Contact information 27
Contents

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter ICs category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

 HEF4516BT
 069748E
 569054R
 634844F
 74HC40102N
 74HCT4024N
 NLV14040BDR2G
 TC74HC4040AF(EL,F)
 TC74VHC4040F(E,K,F

 74VHC163FT
 XD4059
 CD4015BF3A
 74HC193PW,118
 74VHC163FT(BJ)
 SN54HC4024J
 74HC4017D.652
 74HC4020D.652

 74HC393D.652
 74HC4040D.652
 74HC4040D.653
 74HC4040D.653
 74HC191D.652
 74HC4060D.652

 74HCT4040D.652
 HEF4060BT.653
 HEF4521BT.652
 HEF4518BT.652
 HEF4520BT.652
 HEF4017BT.652

 74VHC4020FT(BJ)
 74HCT4040PW,118
 74HCT193PW,118
 74HC393BQ-Q100X
 SN74AS161NSR
 74HC390DB,112
 74HC4060D

 Q100,118
 74HC160D,652
 74HC390DB,118
 TC74HC7292AP(F)
 SN74ALS169BDR
 HEF4060BT-Q100J
 74HC4017BQ-Q100X

 74HC163PW.112
 74HC191PW.112
 74HC393DB.118
 74HC4024D.652