9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state

Rev. 4 — 8 April 2013

Product data sheet

1. General description

The 74LVC823A is a 9-bit D-type flip-flop with common clock (pin CP), clock enable (pin \overline{CE}), master reset (pin \overline{MR}) and 3-state outputs (pins Qn) for bus-oriented applications. The 9 flip-flops stores the state of their individual D-inputs that meet the set-up and hold times requirements on the LOW to HIGH CP transition, provided pin \overline{CE} is LOW. When pin \overline{CE} is HIGH, the flip-flops hold their data. A LOW on pin \overline{MR} resets all flip-flops. When pin \overline{OE} is LOW, the contents of the 9 flip-flops are available at the outputs. When pin \overline{OE} is HIGH, the outputs go to the high-impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow the use of these devices as translators in mixed 3.3 V and 5 V applications.

2. Features and benefits

- 5 V tolerant inputs/outputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 V to 3.6 V
- CMOS low power consumption
- Direct interface with TTL levels
- Flow-through pinout architecture
- 9-bit positive edge-triggered register
- Independent register and 3-state buffer operation
- Complies with JEDEC standard:
 - ◆ JESD8-7A (1.65 V to 1.95 V)
 - ◆ JESD8-5A (2.3 V to 2.7 V)
 - ◆ JESD8-C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-B exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C.


nexperia

3. Ordering information

Table 1. O	deri	ing information	
Type number		Package	


Type number	Fackage	rachaye								
	Temperature range	Name	Description	Version						
74LVC823AD	–40 °C to +125 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
74LVC823ADB	–40 °C to +125 °C	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1						
74LVC823APW	–40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1						
74LVC823ABQ	–40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body $3.5 \times 5.5 \times 0.85$ mm	SOT815-1						

4. Functional diagram




74LVC823A

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state




74LVC823A

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state



5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2.	Pin description	
Pin	Name	Description
OE	1	output enable input (active LOW)
MR	11	master reset input (active LOW)
D[0:8]	2, 3, 4, 5, 6, 7, 8, 9, 10	data input
Q[0:8]	23, 22, 21, 20, 19, 18, 17, 16, 15	3-state flip-flop output
CP	13	clock input (LOW to HIGH; edge-triggered)
CE	14	clock enable input (active LOW)
GND	12	ground (0 V)
V _{CC}	24	supply voltage

6. Functional description

Table 3.Function table [1]

Operating mode	Input		Internal	Output			
	OE	MR	CE	СР	Dn	flip-flop	Qn
Clear	L	L	Х	Х	Х	L	L
Load and read register	L	Н	L	\uparrow	I	L	L
	L	Н	L	\uparrow	h	Н	Н
Load register and	Н	Н	L	\uparrow	I	L	Z
disable outputs	Н	Н	L	\uparrow	h	Н	Z
Hold	L	Н	Н	NC	Х	NC	NC

[1] H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW to HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW to HIGH CP transition

Z = high-impedance OFF-state

 \uparrow = LOW to HIGH level transition

X = don't care

NC = no change

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

					10	,
Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+6.5	V
I _{IK}	input clamping current	V ₁ < 0 V		-50	-	mA
VI	input voltage		<u>[1]</u>	-0.5	+6.5	V
Ι _{ΟΚ}	output clamping current	$V_{O} > V_{CC}$ or $V_{O} < 0 V$		-	±50	mA
Vo	output voltage	HIGH or LOW state	[2]	-0.5	V _{CC} + 0.5	V
		3-state	[2]	-0.5	+6.5	V
Ι _Ο	output current	$V_{O} = 0 V$ to V_{CC}		-	±50	mA
I _{CC}	supply current			-	100	mA
I _{GND}	ground current			-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \ ^{\circ}C \ to \ +125 \ ^{\circ}C$	<u>[3]</u>	-	500	mW

[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

[2] The output voltage ratings may be exceeded if the output current ratings are observed.

[3] For SO24 packages: P_{tot} derates linearly with 8 mW/K above 70 °C.
 For SSOP24 and TSSOP24 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.
 For DHVQFN24 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

Recommended operating conditions 8.

Table 5.	Recommended operating conditions					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		1.65	-	3.6	V
		functional	1.2	-	-	V
VI	input voltage		0	-	5.5	V
Vo	output voltage	HIGH or LOW state	0	-	V _{CC}	V
		3-state	0	-	5.5	V
T _{amb}	ambient temperature	in free air	-40	-	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.65 V to 2.7 V	0	-	20	ns/V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	0	-	10	ns/V
		00				

Decomposited exection conditions

Static characteristics 9.

Table 6. **Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	S ℃	-40 °C to	o +125 ℃	Unit
			Min	Typ <mark>[1]</mark>	Мах	Min	Max	
VIH	HIGH-level	V _{CC} = 1.2 V	1.08	-	-	1.08	-	V
	input voltage	V_{CC} = 1.65 V to 1.95 V	$0.65 \times V_{\text{CC}}$	-	-	$0.65 \times V_{\text{CC}}$	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$	2.0	-	-	2.0	-	V
V _{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.12	-	0.12	V
	input voltage	V_{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	-	$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V
		V_{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	$I_{O} = -100 \ \mu A;$ $V_{CC} = 1.65 \ V \text{ to } 3.6 \ V$	$V_{CC}-0.2$	-	-	$V_{CC}-0.3$	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	1.05	-	V
		I_{O} = -8 mA; V_{CC} = 2.3 V	1.8	-	-	1.65	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	2.05	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	-	-	2.25	-	V
		$I_{O} = -24$ mA; $V_{CC} = 3.0$ V	2.2	-	-	2.0	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	output voltage	I _O = 100 μA; V _{CC} = 1.65 V to 3.6 V	-	-	0.2	-	0.3	V
		$I_0 = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.65	V
		$I_0 = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.6	-	0.8	V
		$I_0 = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_0 = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
lı	input leakage current	V_{CC} = 3.6 V; V_{I} = 5.5 V or GND	-	±0.1	±5	-	±20	μΑ

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

Symbol	Parameter	Conditions	-40	°C to +85	°C	–40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
I _{OZ}	OFF-state output current	$\label{eq:VI} \begin{array}{l} V_{IH} \text{ or } V_{IL}; V_{CC} = 3.6 \ \text{V}; \\ V_{O} = 5.5 \ \text{V} \text{ or } \text{GND}; \end{array}$	-	0.1	±5	-	±20	μA
I _{OFF}	power-off leakage current	V_{CC} = 0 V; V _I or V _O = 5.5 V	-	0.1	±10	-	±20	μΑ
I _{CC}	supply current	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 3.6 \ V; \ V_{I} = V_{CC} \ \text{or GND}; \\ I_{O} = 0 \ A \end{array}$	-	0.1	10	-	40	μΑ
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 2.7 V \text{ to } 3.6 V;$ $V_{I} = V_{CC} - 0.6 V; I_{O} = 0 A$	-	5	500	-	5000	μΑ
CI	input capacitance	$V_{CC} = 0 V$ to 3.6 V; $V_I = GND$ to V_{CC}	-	5.0	-	-	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 11.

Symbol	Parameter	Conditions		T_{amb} = -40 °C to +85 °C			–40 °C to	Unit	
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t _{pd}	propagation delay	CP to Qn; see Figure 7	[2]						
		$V_{CC} = 1.2 V$		-	20	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V		2.4	8.4	18.7	2.4	21.5	ns
		V_{CC} = 2.3 V to 2.7 V		1.7	4.4	9.6	1.7	11.1	ns
		$V_{CC} = 2.7 V$		1.5	4.1	8.9	1.5	11.5	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	10.0	ns			
t _{PHL}	HIGH to LOW propagation delay	MR to Qn; see Figure 9							
		$V_{CC} = 1.2 V$		-	15	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V		2.1	9.5	21.4	2.1	24.7	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	4.9	10.5	1.5	12.1	ns
		$V_{CC} = 2.7 V$		1.5	4.7	8.8	1.5	11.0	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.5	4.1	7.9	1.5	10.0	ns
t _{en}	enable time	OE to Qn; see Figure 10	[2]						
		$V_{CC} = 1.2 V$		-	18	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V		1.7	7.4	16.5	1.7	19.0	ns
		V_{CC} = 2.3 V to 2.7 V		1.5	4.2	9.1	1.5	10.5	ns
		$V_{CC} = 2.7 V$		1.5	4.3	8.3	1.5	10.5	ns
		V_{CC} = 3.0 V to 3.6 V		1.5	3.4	7.2	1.5	9.0	ns

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

Symbol	Parameter	Conditions	T _{amb} =	–40 °C to	+85 °C	–40 °C to	Uni	
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
dis	disable time	OE to Qn; see Figure 10	[2]					
		V _{CC} = 1.2 V	-	8.0	-	-	-	ns
		V_{CC} = 1.65 V to 1.95 V	2.3	4.2	10.0	2.3	11.5	ns
		V_{CC} = 2.3 V to 2.7 V	1.0	2.3	5.6	1.0	6.5	ns
		$V_{CC} = 2.7 V$	1.5	3.2	7.1	1.5	9.0	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	1.5	2.9	6.0	1.5	7.5	ns
W	pulse width	clock HIGH or LOW; see Figure 7						
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	5.0	-	-	5.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		$V_{CC} = 2.7 V$	3.3	-	-	3.3	-	ns
		V_{CC} = 3.0 V to 3.6 V	3.3	1.7	-	3.3	-	ns
		master reset HIGH or LOW; see Figure 9						
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	5.0	-	-	5.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	4.0	-	-	4.0	-	ns
		$V_{CC} = 2.7 V$	3.3	-	-	3.3	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	3.3	1.7	-	3.3	-	ns
su	set-up time	Dn to CP; see Figure 8						
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	3.0	-	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.0	-	-	2.0	-	ns
		$V_{CC} = 2.7 V$	1.0	-	-	1.0	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	+1.8	-0.8	-	+1.8	-	ns
		CE to CP; see Figure 8						
		$V_{CC} = 1.65 \text{ V}$ to 1.95 V	3.0	-	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.0	-	-	2.0	-	ns
		$V_{CC} = 2.7 V$	1.8	-	-	1.8	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	1.3	0.0	-	1.3	-	ns
ec	recovery time	MR; see Figure 9						
		V_{CC} = 1.65 V to 1.95 V	3.0	-	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V	2.5	-	-	2.5	-	ns
		$V_{CC} = 2.7 V$	2.0	-	-	2.0	-	ns
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	+1.0	-0.5	-	+1.0	-	ns

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 11.

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

Symbol	Parameter	Conditions		T _{amb} =	–40 °C to	+85 °C	–40 °C to	• +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	
t _h	hold time	Dn to CP; see Figure 8							
		V_{CC} = 1.65 V to 1.95 V		3.0	-	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		2.5	-	-	2.5	-	ns
		$V_{CC} = 2.7 V$		2.0	-	-	2.0	-	ns
		V_{CC} = 3.0 V to 3.6 V		2.0	0.8	-	2.0	-	ns
		CE to CP; see Figure 8							
		V_{CC} = 1.65 V to 1.95 V		3.0	-	-	3.0	-	ns
		V_{CC} = 2.3 V to 2.7 V		2.0	-	-	2.0	-	ns
		$V_{CC} = 2.7 V$		1.3	-	-	1.3	-	ns
		V_{CC} = 3.0 V to 3.6 V		1.3	0.0	-	1.3	-	ns
f _{max}	maximum frequency	see Figure 7							
		V_{CC} = 1.65 V to 1.95 V		100	-	-	80	-	MHz
		V_{CC} = 2.3 V to 2.7 V		125	-	-	100	-	MHz
		$V_{CC} = 2.7 V$		150	-	-	120	-	MHz
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		150	200	-	120	-	MHz
t _{sk(o)}	output skew time	$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$	[3]	-	-	1.0	-	1.5	ns
C _{PD}	power	per input; $V_I = GND$ to V_{CC}	[4]						
	dissipation capacitance	V_{CC} = 1.65 V to 1.95 V		-	12.4	-	-	-	pF
		V_{CC} = 2.3 V to 2.7 V		-	14.5	-	-	-	pF
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		-	16.4	-	-	-	pF

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see <u>Figure 11</u>.

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; f_o = output frequency in MHz

 C_L = output load capacitance in pF


V_{CC} = supply voltage in Volts


N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

11. Waveforms





9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state





Fig 9. Master reset pulse width, master reset to clock removal time and master reset to output propagation delay



74LVC823A

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

Table 8. Mea	surement points
--------------	-----------------

Supply voltage	Input		Output			
V _{CC}	VI	V _M	V _M	V _X	V _Y	
1.2 V	V _{CC}	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.15 V	$V_{OH} - 0.15 \ V$	
1.65 V to 1.95 V	V _{CC}	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V	
2.3 V to 2.7 V	V _{CC}	$0.5\times V_{CC}$	$0.5\times V_{CC}$	V _{OL} + 0.15 V	V _{OH} – 0.15 V	
2.7 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V	
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} – 0.3 V	




Table 9. Test data

Supply voltage	Input		Load	Load		V _{EXT}		
	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}	
1.2 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2 \times V_{CC}$	GND	
1.65 V to 1.95 V	V _{CC}	\leq 2 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V _{CC}	\leq 2 ns	30 pF	500 Ω	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	$2\times V_{CC}$	GND	
3.0 V to 3.6 V	2.7 V	\leq 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND	

74LVC823A

Product data sheet

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

12. Package outline




Fig 12. Package outline SOT137-1 (SO24)

All information provided in this document is subject to legal disclaimers.

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state




Fig 13. Package outline SOT340-1 (SSOP24)

All information provided in this document is subject to legal disclaimers.

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state





Fig 14. Package outline SOT355-1 (TSSOP24)

All information provided in this document is subject to legal disclaimers.

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state



DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm SOT815-1

Fig 15. Package outline SOT815-1 (DHVQFN24)

All information provided in this document is subject to legal disclaimers.

13. Abbreviations

Table 10. Abbreviations			
Acronym	Description		
CDM	Charged Device Model		
DUT	Device Under Test		
ESD	ElectroStatic Discharge		
HBM	Human Body Model		
MM	Machine Model		
TTL	Transistor-Transistor Logic		

14. Revision history

Table 11.	Revision	history
-----------	----------	---------

	· · · · · · · · · · · · · · · · · · ·				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVC823A v.4	20130408	Product data sheet	-	74LVC823A v.3	
Modifications:	 Features corr 	ected (errata).			
74LVC823A v.3	20130327	Product data sheet	-	74LVC823A v.2	
Modifications:	 The format of of NXP Semic 		designed to comply with	n the new identity guidelines	
	 Legal texts have been adapted to the new company name where appropriate. 				
	• <u>Table 4</u> , <u>Table 5</u> , <u>Table 6</u> , <u>Table 7</u> , <u>Table 8</u> and <u>Table 9</u> : values added for lower voltage ranges.				
74LVC823A v.2	20040510	Product specification	-	74LVC823A v.1	
74LVC823A v.1	19980924	Product specification	-	-	

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74LVC823A

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: <u>http://www.nexperia.com</u>

For sales office addresses, please send an email to: salesaddresses@nexperia.com

74LVC823A

9-bit D-type flip-flop; 5 V tolerance; positive edge-trigger; 3-state

17. Contents

General description 1
Features and benefits 1
Ordering information 2
Functional diagram 2
Pinning information 5
Pinning 5
Pin description 5
Functional description 6
Limiting values 6
Recommended operating conditions 7
Static characteristics 7
Dynamic characteristics 8
Waveforms 11
Package outline 14
Abbreviations 18
Revision history 18
Legal information 19
Data sheet status 19
Definitions 19
Disclaimers
Trademarks 20
Contact information 20
Contents 21

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip-Flops category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

NLV74HC74ADTR2G NLV74HC11ADR2G NTE74LS76A 74LCX16374MTDX MM74HC74AMX 74LVX74MTCX SN74HC273DWR SN74LVC74ADR SN74HC574PWR SN74HC273NSR 74AHC74D.112 74AUP1G74DC.125 74HC112D.652 74HC574D.652 74HC7173D.652 74HC7174D.652 74HC7374D.652 74AHC574D.118 74HC174D.652 74HC273D.652 74HC374D.652 74HC74PW.112 74HC74PW.112 74HC107D.652 74HC574D.653 HEF4013BT.653 HEF4027BT.652 74HC107PW.112 74HC73PW.112 74HC774PW.112 74LV74PW.112 74HC173PW.112 74HC174PW.112 74HC175PW.112 74HC377DB.118 74HC574PW.112 74HC73D.652 74HC7175D.652 74LVC1G74DP.125 74LVC74APW.112 74VHC174FT(BJ) 74VHC273FT(BJ) 74VHC7574AFT(BJ) 74HC7273DB.118 74HC107DB.112 74HC112PW.112 74HCT74DB.112 74LVC1G80GV.125 74LVC1G175GV.125 74LVC1G79GV.125