

REVISION HISTORY

| <u>Revision</u> | <u>Description</u> | <u>Issue Date</u> |
|-----------------|---|-------------------|
| Rev. 1.0 | Initial Issue | Nov.19.2008 |
| Rev. 1.1 | Revised <u>FEATURES & ORDERING INFORMATION</u> <u>Lead free and green package available to Green package available</u> Added packing type in <u>ORDERING INFORMATION</u> Deleted T _{SOLDER} in <u>ABSOLUTE MAXIMUM RATINGS</u> Revised <u>PACKAGE OUTLINE DIMENSION</u> in page 11 Revised V _{DR} to 1.5V | May.6.2010 |
| Rev. 1.2 | Revised <u>ORDERING INFORMATION</u> in page 12 | Aug.30.2010 |
| Rev. 1.3 | Revised typo in <u>PRODUCT FAMILY</u> page 1 | Oct.4.2010 |
| Rev. 1.4 | Deleted E Grade | Aug.9.2011 |
| Rev. 1.5 | Revised typo page 0 ABSOLUTE MAXIMUM RATINGS Revised typo Page 3 - ABSOLUTE MAXIMUM RATINGS Revised Page 12 - Package option from T(TSOPII) to Z (TSOP II) | Sep 29 2015 |

FEATURES

- Fast access time : 55ns
- Low power consumption:
Operating current : 20mA (TYP.)
Standby current : 2 μ A (TYP.)
- Single 2.7V ~ 5.5V power supply
- All outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7)
UB# (DQ8 ~ DQ15)
- Data retention voltage : 1.5V (MIN.)
- **Green package available**
- Package : 44-pin 400 mil TSOP-II
48-ball 6mm x 8mm TFBGA

PRODUCT FAMILY

| Product Family | Operating Temperature | Vcc Range | Speed | Power Dissipation | |
|----------------|-----------------------|------------|---------|----------------------------------|-----------------------------------|
| | | | | Standby(I _{SB1} , TYP.) | Operating(I _{CC} , TYP.) |
| AS6C1016(I) | -40 ~ 85°C | 2.7 ~ 5.5V | 55/70ns | 2 μ A | 20/18mA |


GENERAL DESCRIPTION

The AS6C1016 is a 1,048,576-bit low power CMOS static random access memory organized as 65,536 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6C1016 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C1016 operates from a single power supply of 2.7V ~ 5.5V and all inputs and outputs are fully TTL compatible



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

| SYMBOL | DESCRIPTION |
|------------|---------------------|
| A0 - A15 | Address Inputs |
| DQ0 – DQ15 | Data Inputs/Outputs |
| CE# | Chip Enable Input |
| WE# | Write Enable Input |
| OE# | Output Enable Input |
| LB# | Lower Byte Control |
| UB# | Upper Byte Control |
| Vcc | Power Supply |
| Vss | Ground |

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS*

| PARAMETER | SYMBOL | RATING | UNIT |
|--|-----------|--------------------|------|
| Voltage on Vcc relative to Vss | V_{T1} | -0.5 to 6.5 | V |
| Voltage on any other pin relative to Vss | V_{T2} | -0.5 to Vcc+0.5 | V |
| Operating Temperature | T_A | -40 to 85(I grade) | °C |
| Storage Temperature | T_{STG} | -65 to 150 | °C |
| Power Dissipation | P_D | 1 | W |
| DC Output Current | I_{OUT} | 50 | mA |

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

| MODE | CE# | OE# | WE# | LB# | UB# | I/O OPERATION | | SUPPLY CURRENT |
|----------------|-----|-----|-----|-----|-----|------------------|------------------|------------------------------------|
| | | | | | | DQ0-DQ7 | DQ8-DQ15 | |
| Standby | H | X | X | X | X | High - Z | High - Z | I _{SB1} |
| | X | X | X | H | H | High - Z | High - Z | |
| Output Disable | L | H | H | L | X | High - Z | High - Z | I _{CC} , I _{CC1} |
| | L | H | H | X | L | High - Z | High - Z | |
| Read | L | L | H | L | H | D _{OUT} | High - Z | I _{CC} , I _{CC1} |
| | L | L | H | H | L | High - Z | D _{OUT} | |
| | L | L | H | L | L | D _{OUT} | D _{OUT} | |
| Write | L | X | L | L | H | D _{IN} | High - Z | I _{CC} , I _{CC1} |
| | L | X | L | H | L | High - Z | D _{IN} | |
| | L | X | L | L | L | D _{IN} | D _{IN} | |

Note: H = V_{IH}, L = V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | TEST CONDITION | MIN. | TYP. ^{*4} | MAX. | UNIT | |
|--|-------------------------------|---|--------|--------------------|----------------------|------|----|
| Supply Voltage | V _{CC} | | 2.7 | 3.0 | 5.5 | V | |
| Input High Voltage | V _{IH} ^{*1} | | 2.4 | - | V _{CC} +0.3 | V | |
| Input Low Voltage | V _{IL} ^{*2} | | -0.2 | - | 0.6 | V | |
| Input Leakage Current | I _{LI} | V _{CC} ≥ V _{IN} ≥ V _{SS} | -1 | - | 1 | μA | |
| Output Leakage Current | I _{LO} | V _{CC} ≥ V _{OUT} ≥ V _{SS} , Output Disabled | -1 | - | 1 | μA | |
| Output High Voltage | V _{OH} | I _{OH} = -1mA | 2.4 | 2.7 | - | V | |
| Output Low Voltage | V _{OL} | I _{OL} = 2mA | - | - | 0.4 | V | |
| Average Operating Power supply Current | I _{CC} | Cycle time = Min. CE# = V _{IL} , I _{I/O} = 0mA Other pins at V _{IL} or V _{IH} | -55 | - | 20 | 60 | mA |
| | I _{CC1} | Cycle time = 1μs CE# = 0.2V, I _{I/O} = 0mA Other pins at 0.2V or V _{CC} - 0.2V | - | 4 | 10 | mA | |
| Standby Power Supply Current | I _{SB1} | CE# ≥ V _{CC} - 0.2V Others at 0.2V or V _{CC} - 0.2V | LL/LLI | - | 2 | 50 | μA |

Notes:

- V_{IH}(max) = V_{CC} + 3.0V for pulse width less than 10ns.
- V_{IL}(min) = V_{SS} - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.
Typical values are measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C
- This parameter is measured at V_{CC} = 3.0V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

| PARAMETER | SYMBOL | MIN. | MAX | UNIT |
|--------------------------|------------------|------|-----|------|
| Input Capacitance | C _{IN} | - | 6 | pF |
| Input/Output Capacitance | C _{I/O} | - | 8 | pF |

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

| | |
|--|---|
| Input Pulse Levels | 0.2V to V _{CC} - 0.2V |
| Input Rise and Fall Times | 3ns |
| Input and Output Timing Reference Levels | 1.5V |
| Output Load | C _L = 30pF + 1TTL. I _{OH} /I _{OL} = -2mA/4mA |

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

| PARAMETER | SYM. | AS6C1016-55 | | UNIT |
|------------------------------------|--------------------|-------------|------|------|
| | | MIN. | MAX. | |
| Read Cycle Time | t _{RC} | 55 | - | ns |
| Address Access Time | t _{AA} | - | 55 | ns |
| Chip Enable Access Time | t _{ACE} | - | 55 | ns |
| Output Enable Access Time | t _{OE} | - | 30 | ns |
| Chip Enable to Output in Low-Z | t _{CLZ} * | 10 | - | ns |
| Output Enable to Output in Low-Z | t _{OLZ} * | 5 | - | ns |
| Chip Disable to Output in High-Z | t _{CHZ} * | - | 20 | ns |
| Output Disable to Output in High-Z | t _{OHZ} * | - | 20 | ns |
| Output Hold from Address Change | t _{OH} | 10 | - | ns |
| LB#, UB# Access Time | t _{BA} | - | 55 | ns |
| LB#, UB# to High-Z Output | t _{BHZ} * | - | 25 | ns |
| LB#, UB# to Low-Z Output | t _{BLZ} * | 10 | - | ns |


(2) WRITE CYCLE

| PARAMETER | SYM. | AS6C1016-55 | | UNIT |
|----------------------------------|--------------------|-------------|------|------|
| | | MIN. | MAX. | |
| Write Cycle Time | t _{WC} | 55 | - | ns |
| Address Valid to End of Write | t _{AW} | 50 | - | ns |
| Chip Enable to End of Write | t _{CW} | 50 | - | ns |
| Address Set-up Time | t _{AS} | 0 | - | ns |
| Write Pulse Width | t _{WP} | 45 | - | ns |
| Write Recovery Time | t _{WR} | 0 | - | ns |
| Data to Write Time Overlap | t _{DW} | 25 | - | ns |
| Data Hold from End of Write Time | t _{DH} | 0 | - | ns |
| Output Active from End of Write | t _{OW} * | 5 | - | ns |
| Write to Output in High-Z | t _{WHZ} * | - | 20 | ns |
| LB#, UB# Valid to End of Write | t _{BW} | 50 | - | ns |


*These parameters are guaranteed by device characterization, but not production tested.

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)




READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes :

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.
3. Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter.
4. t_{CLZ} , t_{BLZ} , t_{OLZ} , t_{CHZ} , t_{BHZ} and t_{OHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.
5. At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{OLZ} .


WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)



WRITE CYCLE 3 (LB#,UB# Controlled) (1,2,5,6)



Notes :

1. WE#, CE#, LB#, UB# must be high during all address transitions.
2. A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
3. During a WE# controlled write cycle with OE# low, twp must be greater than twhz + tdw to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
6. tdw and twhz are specified with CL = 5pF. Transition is measured ±500mV from steady state.


DATA RETENTION CHARACTERISTICS

| PARAMETER | SYMBOL | TEST CONDITION | MIN. | TYP. | MAX. | UNIT |
|-------------------------------------|------------------|---|------------------|------|------|------|
| V _{CC} for Data Retention | V _{DR} | CE# ≥ V _{CC} - 0.2V | 1.5 | - | 5.5 | V |
| Data Retention Current | I _{DR} | V _{CC} = 1.5V CE# ≥ V _{CC} - 0.2V Others at 0.2V or V _{CC} -0.2V | - | 0.5 | 20 | μA |
| Chip Disable to Data Retention Time | t _{CDR} | See Data Retention Waveforms (below) | 0 | - | - | ns |
| Recovery Time | t _R | | t _{RC*} | - | - | ns |


t_{RC*} = Read Cycle Time

DATA RETENTION WAVEFORM

Low V_{CC} Data Retention Waveform (1) (CE# controlled)







Low V_{CC} Data Retention Waveform (2) (LB#, UB# controlled)




PACKAGE OUTLINE DIMENSION

44-pin 400mil TSOP-II Package Outline Dimension



| SYMBOLS | DIMENSIONS IN MILLIMETERS | | | DIMENSIONS IN MILS | | |
|---------|---------------------------|--------|--------|--------------------|------|------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | - | - | 1.20 | - | - | 47.2 |
| A1 | 0.05 | 0.10 | 0.15 | 2.0 | 3.9 | 5.9 |
| A2 | 0.95 | 1.00 | 1.05 | 37.4 | 39.4 | 41.3 |
| b | 0.30 | - | 0.45 | 11.8 | - | 17.7 |
| c | 0.12 | - | 0.21 | 4.7 | - | 8.3 |
| D | 18.212 | 18.415 | 18.618 | 717 | 725 | 733 |
| E | 11.506 | 11.760 | 12.014 | 453 | 463 | 473 |
| E1 | 9.957 | 10.160 | 10.363 | 392 | 400 | 408 |
| e | - | 0.800 | - | - | 31.5 | - |
| L | 0.40 | 0.50 | 0.60 | 15.7 | 19.7 | 23.6 |
| ZD | - | 0.805 | - | - | 31.7 | - |
| y | - | - | 0.076 | - | - | 3 |
| θ | 0° | 3° | 6° | 0° | 3° | 6° |

48-ball 6mm x 8mm TFBGA Package Outline Dimension



ORDERING INFORMATION

| Alliance | Organization | VCC Range | Package | Operating Temp | Speed ns |
|----------------|--------------|-------------|---------------|------------------------------|----------|
| AS6C1016-55ZIN | 64K x 16 | 2.7V – 5.5V | 44pin TSOP II | Industrial ~ -40°C - 85°C | 55 |
| AS6C1016-55BIN | 64K x 16 | 2.7V – 5.5V | 48ball TFBGA | Industrial - -40°C - 85°C | 55 |

PART NUMBERING SYSTEM

| AS6C | 1016 | -55 | X | X | N |
|-----------------------|--------------------------------------|-------------|---|--|-----------------------------------|
| Low power SRAM prefix | Device Number 10 = 1M 16 = x16 | Access Time | Package Options: Z = 44 pin TSOP II B = 48 ball TFBGA | Temperature Range: I = Industrial (-40°C to +85°C) | N = Lead Free ROHS Compliant Part |

THIS PAGE IS LEFT BLANK INTENTIONALLY.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [SRAM](#) category:

Click to view products by [Alliance Memory](#) manufacturer:

Other Similar products are found below :

[5962-8855206XA](#) [CY6116A-35DMB](#) [CY7C128A-45DMB](#) [CY7C1461KV33-133AXI](#) [CY7C199-45LMB](#) [GS8161Z36DD-200I](#) [GS88237CB-200I](#) [R1QDA7236ABB-20IB0](#) [RMLV0408EGSB-4S2#AA0](#) [IS64WV3216BLL-15CTLA3](#) [IS66WVE4M16ECLL-70BLI](#) [PCF8570P](#) [K6T4008C1B-GB70](#) [CY7C1353S-100AXC](#) [AS6C8016-55BIN](#) [AS7C164A-15PCN](#) [515712X](#) [IS62WV51216EBLL-45BLI](#) [IS63WV1288DBLL-10HLI](#) [IS66WVE2M16ECLL-70BLI](#) [47L16-E/SN](#) [IS66WVE4M16EALL-70BLI](#) [IS62WV6416DBLL-45BLI](#) [IS61WV102416DBLL-10TLI](#) [CY7C1381KV33-100AXC](#) [CY7C1381KV33-100BZXI](#) [CY7C1373KV33-100AXC](#) [CY7C1381KVE33-133AXI](#) [CY7C4042KV13-933FCXC](#) [8602501XA](#) [5962-3829425MUA](#) [5962-8855206YA](#) [5962-8866201XA](#) [5962-8866201YA](#) [5962-8866204TA](#) [5962-8866206MA](#) [5962-8866207NA](#) [5962-8866208UA](#) [5962-8872502XA](#) [5962-8959836MZA](#) [5962-8959841MZA](#) [5962-9062007MXA](#) [5962-9161705MXA](#) [N08L63W2AB7I](#) [7130LA100PDG](#) [M38510/28902BVA](#) [5962-8971203XA](#) [5962-8971202ZA](#) [5962-8872501LA](#) [5962-8866207UA](#)