### 3.3V 128K X 8 CMOS SRAM

## Features

- Industrial and commercial temperatures
- Organization: 131,072 words x 8 bits
- High speed
- 10/12/15/20 ns address access time
- 5, 6, 7, 8 ns output enable access time
- Low power consumption: ACTIVE
- $252 \mathrm{~mW} /$ max @ 10 ns
- Low power consumption: STANDBY
- $18 \mathrm{~mW} /$ max CMOS
- 6T 0.18u CMOS technology


## Logic block diagram



- Easy memory expansion with CE1, CE2, $\overline{\mathrm{OE}}$ inputs
- TTL/LVTTL-compatible, three-state I/O
-32-pin JEDEC standard packages
- 300 mil SOJ
- 400 mil SOJ
$-8 \times 20 \mathrm{~mm}$ TSOP 1
- $8 \times 13.4 \mathrm{~mm}$ sTSOP 1
- ESD protection $\geq 2000$ volts
- Latch-up current $\geq 200 \mathrm{~mA}$


## Pin arrangement



## Selection guide

|  | $\mathbf{- 1 0}$ | $\mathbf{- 1 2}$ | $\mathbf{- 1 5}$ | $\mathbf{- 2 0}$ | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Maximum address access time | 10 | 12 | 15 | 20 | ns |
| Maximum output enable access time | 5 | 6 | 7 | 8 | ns |
| Maximum operating current | 70 | 65 | 60 | 55 | mA |
| Maximum CMOS standby current | 5 | 5 | 5 | 5 | mA |

${ }^{\circledR}$ $\qquad$

## Functional description

The AS7C31024B is a high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) device organized as 131,072 words x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $\mathrm{t}_{\mathrm{AA}}, \mathrm{t}_{\mathrm{RC}}, \mathrm{t}_{\mathrm{WC}}$ ) of $10 / 12 / 15 / 20$ ns with output enable access times ( $\mathrm{t}_{\mathrm{OE}}$ ) of 5, 6, 7, 8 ns are ideal for high performance applications. Active high and low chip enables ( $\overline{\mathrm{CE} 1}, \mathrm{CE} 2$ ) permit easy memory expansion with multiple-bank systems.
When $\overline{\mathrm{CE} 1}$ is high or CE 2 is low, the device enters standby mode. If inputs are still toggling, the device will consume $\mathrm{I}_{\mathrm{SB}}$ power. If the bus is static, then full standby power is reached ( $\mathrm{I}_{\mathrm{SB} 1}$ ). For example, the AS7C31024B is guaranteed not to exceed 18 mW under nominal full standby conditions.
A write cycle is accomplished by asserting write enable ( $\overline{\mathrm{WE}}$ ) and both chip enables ( $\overline{\mathrm{CE} 1}, \mathrm{CE} 2$ ). Data on the input pins I/O0 through I/O7 is written on the rising edge of $\overline{\mathrm{WE}}$ (write cycle 1) or the active-to-inactive edge of $\overline{\mathrm{CE} 1}$ or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{\mathrm{OE}}$ ) or write enable ( $\overline{\mathrm{WE}}$ ).
A read cycle is accomplished by asserting output enable ( $\overline{\mathrm{OE}}$ ) and both chip enables ( $\overline{\mathrm{CE} 1}$, CE2), with write enable ( $\overline{\mathrm{WE}}$ ) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

## Absolute maximum ratings

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Voltage on $\mathrm{V}_{\mathrm{CC}}$ relative to GND | $\mathrm{V}_{\mathrm{t} 1}$ | -0.50 | +5.0 | V |
| Voltage on any pin relative to GND | $\mathrm{V}_{\mathrm{t} 2}$ | -0.50 | $\mathrm{~V}_{\mathrm{CC}}+0.50$ | V |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | - | 1.0 | W |
| Storage temperature (plastic) | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature with $\mathrm{V}_{\mathrm{CC}}$ applied | $\mathrm{T}_{\text {bias }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| DC current into outputs (low) | $\mathrm{I}_{\text {OUT }}$ | - | 20 | mA |

Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

| $\overline{\mathrm{CE} 1}$ | CE2 | $\overline{\mathrm{WE}}$ | $\overline{\mathrm{OE}}$ | Data | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | High Z | Standby $\left(\mathrm{I}_{\mathrm{SB}}, \mathrm{I}_{\mathrm{SB} 1}\right)$ |
| X | L | X | X | High Z | Standby $\left(\mathrm{I}_{\mathrm{SB}}, \mathrm{I}_{\mathrm{SB} 1}\right)$ |
| L | H | H | H | High Z | Output disable (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | L | $\mathrm{D}_{\mathrm{OUT}}$ | Read (I $\left.\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | L | X | $\mathrm{D}_{\mathrm{IN}}$ | Write (ICC) |

Key: X = don't care, $\mathrm{L}=$ low, $\mathrm{H}=$ high

Recommended operating conditions

| Parameter |  | Symbol | Min | Nominal | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | 3.0 | 3.3 | 3.6 | V |  |
| Input voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | - | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |  |
|  | $\mathrm{~V}_{\mathrm{IL}}$ | -0.5 | - | 0.8 | V |  |
| Ambient operating temperature | commercial | $\mathrm{T}_{\mathrm{A}}$ | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

$\mathrm{V}_{\mathrm{IL}}=-1.0 \mathrm{~V}$ for pulse width less than 5 ns
$\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}+1.5 \mathrm{~V}$ for pulse width less than 5 ns
DC operating characteristics (over the operating range) ${ }^{1}$

| Parameter | Sym | Test conditions | -10 |  | -12 |  | -15 |  | -20 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Input leakage current | $\left\|\mathrm{I}_{\mathrm{LI}}\right\|$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}$ | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Output leakage current | \| $\mathrm{I}_{\mathrm{LO}} \mid$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CE} 1}=\mathrm{V}_{\mathrm{IH}} \text { or } \\ \mathrm{CE} 2=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{GND} \text { to } \mathrm{V}_{\mathrm{CC}} \end{gathered}$ | - | 1 | - | 1 | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Operating power supply current | $\mathrm{I}_{\mathrm{CC}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\text { Max, } \overline{\mathrm{CE} 1} \leq \mathrm{V}_{\mathrm{IL}}, \\ \mathrm{CE} 2 \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{Max}}, \\ \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA} \end{gathered}$ | - | 70 | - | 65 | - | 60 | - | 55 | mA |
| Standby power supply current | $\mathrm{I}_{\text {SB }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CE} 1} \geq \mathrm{V}_{\mathrm{IH}} \text { and/or } \\ \mathrm{CE} 2 \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{Max}} \end{gathered}$ | - | 30 | - | 25 | - | 20 | - | 20 |  |
|  | $\mathrm{I}_{\text {SB1 }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{CE} 1} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { and } / \\ \text { or } \mathrm{CE} 2 \leq 0.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \text { or } \\ \mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0 \end{gathered}$ | - | 5 | - | 5 | - | 5 | - | 5 | mA |
| Output voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ | - | 0.4 | - | 0.4 | - | 0.4 | - | 0.4 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ | 2.4 | - | 2.4 | - | 2.4 | - | 2.4 | - | V |

Capacitance $\left(\mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\right.$ NOMINAL) ${ }^{2}$

| Parameter | Symbol | Signals | Test conditions | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | $\mathrm{C}_{\mathrm{IN}}$ | $\mathrm{A}, \overline{\mathrm{CE} 1, \mathrm{CE} 2, \overline{\mathrm{WE}}, \overline{\mathrm{OE}}}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 5 | pF |
| $\mathrm{I} / \mathrm{O}$ capacitance | $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | $\mathrm{I} / \mathrm{O}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 7 | pF |

Read cycle (over the operating range) ${ }^{3,9,12}$

| Parameter | Symbol | -10 |  | -12 |  | -15 |  | -20 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Read cycle time | $\mathrm{t}_{\mathrm{RC}}$ | 10 | - | 12 | - | 15 | - | 20 |  | ns |  |
| Address access time | $\mathrm{t}_{\text {AA }}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 3 |
| Chip enable ( $\overline{\mathrm{CE} 1}$ ) access time | $\mathrm{t}_{\text {ACE1 }}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 3,12 |
| Chip enable (CE2) access time | $\mathrm{t}_{\text {ACE2 }}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 3,12 |
| Output enable ( $\overline{\mathrm{OE}}$ ) access time | $\mathrm{t}_{\mathrm{OE}}$ | - | 5 | - | 6 | - | 7 | - | 8 | ns |  |
| Output hold from address change | $\mathrm{t}_{\mathrm{OH}}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns | 5 |
| $\overline{\mathrm{CE} 1}$ low to output in low Z | $\mathrm{t}_{\text {CLZ1 }}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns | 4, 5, 12 |
| CE2 high to output in low Z | $\mathrm{t}_{\text {CLZ2 }}$ | 3 | - | 3 | - | 3 | - | 3 | - | ns | 4, 5, 12 |
| $\overline{\mathrm{CE} 1}$ high to output in high Z | ${ }^{\text {t }}$ CHZ1 | - | 3 | - | 3 | - | 4 | - | 5 | ns | 4, 5, 12 |
| CE2 low to output in high Z | $\mathrm{t}_{\mathrm{CHZ} 2}$ | - | 3 | - | 3 | - | 4 | - | 5 | ns | 4, 5, 12 |
| $\overline{\mathrm{OE}}$ low to output in low Z | $\mathrm{t}_{\text {OLZ }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5 |
| $\overline{\mathrm{OE}}$ high to output in high Z | $\mathrm{t}_{\mathrm{OHZ}}$ | - | 5 | - | 6 | - | 7 | - | 8 | ns | 4, 5 |
| Power up time | $\mathrm{t}_{\mathrm{PU}}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5, 12 |
| Power down time | $\mathrm{t}_{\mathrm{PD}}$ | - | 10 | - | 12 | - | 15 | - | 20 | ns | 4, 5, 12 |

## Key to switching waveforms

Rising input $\quad \square$ Ealling input Undefined / don't care

## Read waveform 1 (address controlled) 3,6,7,9,12



Read waveform $2(\overline{\mathrm{CE} 1}, \mathrm{CE} 2 \text {, and } \overline{\mathrm{OE}} \text { controlled) })^{3,6,8,9,12}$


Write cycle (over the operating range) ${ }^{11,12}$

| Parameter | Symbol | -10 |  | -12 |  | -15 |  | -20 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Write cycle time | $\mathrm{t}_{\mathrm{WC}}$ | 10 | - | 12 | - | 15 | - | 20 | - | ns |  |
| Chip enable ( $\overline{\mathrm{CE}}$ ) to write end | $\mathrm{t}_{\mathrm{CW} 1}$ | 8 | - | 9 | - | 10 | - | 12 | - | ns | 12 |
| Chip enable (CE2) to write end | $\mathrm{t}_{\mathrm{CW} 2}$ | 8 | - | 9 | - | 10 | - | 12 | - | ns | 12 |
| Address setup to write end | $\mathrm{t}_{\text {AW }}$ | 8 | - | 9 | - | 10 | - | 12 | - | ns |  |
| Address setup time | $\mathrm{t}_{\text {AS }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 12 |
| Write pulse width | ${ }^{\text {WPP }}$ | 7 | - | 8 | - | 9 | - | 12 | - | ns |  |
| Write recovery time | $\mathrm{t}_{\text {WR }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| Address hold from end of write | $\mathrm{t}_{\text {AH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns |  |
| Data valid to write end | $\mathrm{t}_{\text {DW }}$ | 5 | - | 6 | - | 8 | - | 10 | - | ns |  |
| Data hold time | $\mathrm{t}_{\text {DH }}$ | 0 | - | 0 | - | 0 | - | 0 | - | ns | 4, 5 |
| Write enable to output in high Z | $\mathrm{t}_{\mathrm{WZ}}$ | - | 5 | - | 6 | - | 7 | - | 8 | ns | 4,5 |
| Output active from write end | $\mathrm{t}_{\text {OW }}$ | 1 | - | 1 | - | 1 | - | 1 | - | ns | 4, 5 |

Write waveform 1 ( $\overline{\mathrm{WE}}$ controlled) ${ }^{\mathbf{1 0 , 1 1 , 1 2}}$


## Write waveform $2(\overline{\mathrm{CE}} 1 \text { and } \mathrm{CE} 2 \text { controlled) })^{10,11,12}$



## AC test conditions

- Output load: see Figure B.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5 V .


Figure A: Input pulse

Thevenin equivalent:
$\mathrm{DOUT}^{168 \Omega} \underbrace{1.728 \mathrm{~V}}$


Figure B: 3.3V Output load

## Notes

During $\mathrm{V}_{\mathrm{CC}}$ power-up, a pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$ on $\overline{\mathrm{CE} 1}$ is required to meet $\mathrm{I}_{\mathrm{SB}}$ specification.
This parameter is sampled and not $100 \%$ tested.
For test conditions, see AC Test Conditions, Figures A, and B.
$\mathrm{t}_{\mathrm{CLZ}}$ and $\mathrm{t}_{\mathrm{CHZ}}$ are specified with $\mathrm{CL}=5 \mathrm{pF}$, as in Figure C. Transition is measured $\pm 500 \mathrm{mV}$ from steady-state voltage.
This parameter is guaranteed, but not $100 \%$ tested.
$\overline{\mathrm{WE}}$ is high for read cycle.
$\overline{\mathrm{CE}} 1$ and $\overline{\mathrm{OE}}$ are low and CE2 is high for read cycle.
Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition Low.
All read cycle timings are referenced from the last valid address to the first transitioning address.
N/A
1 All write cycle timings are referenced from the last valid address to the first transitioning address.
$\overline{\mathrm{CE}}$ and CE2 have identical timing.
$3 \mathrm{C}=30 \mathrm{pF}$, except all high Z and low Z parameters where $\mathrm{C}=5 \mathrm{pF}$.
4 N/A

## Package dimensions



|  | 32-pin SOJ 300 <br> mil |  | 32-pin SOJ 400 <br> mil |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 0.128 | 0.145 | 0.132 | 0.146 |
| A1 | 0.025 | - | 0.025 | - |
| A2 | 0.095 | 0.105 | 0.105 | 0.115 |
| B | 0.026 | 0.032 | 0.026 | 0.032 |
| b | 0.016 | 0.020 | 0.015 | 0.020 |
| c | 0.007 | 0.010 | 0.007 | 0.013 |
| D | 0.820 | 0.830 | 0.820 | 0.830 |
| E | 0.255 | 0.275 | 0.354 | 0.378 |
| E1 | 0.295 | 0.305 | 0.395 | 0.405 |
| E2 | 0.330 | 0.340 | 0.435 | 0.445 |
| e | 0.050 BSC |  |  |  |



|  | 32-pin TSOP $\mathbf{8 \times 2 0} \mathbf{~ m m}$ |  |
| :---: | :---: | :---: |
|  | Min | Max |
| A | - | 1.20 |
| A1 | 0.05 | 0.15 |
| A2 | 0.95 | 1.05 |
| b | 0.17 | 0.27 |
| c | 0.10 | 0.21 |
| D | 18.30 | 18.50 |
| e | 0.50 nominal |  |
| E | 7.90 | 8.10 |
| Hd | 19.80 | 20.20 |
| L | 0.50 | 0.70 |
| $\alpha$ | $0^{\circ}$ | $5^{\circ}$ |

## Ordering codes

| Package $\backslash$ Access time | Temp | $\mathbf{1 0} \mathbf{n s}$ | $\mathbf{1 2} \mathbf{n s}$ | $\mathbf{1 5} \mathbf{n s}$ | $\mathbf{2 0} \mathbf{n s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Plastic SOJ, 300 mil | Commercial | AS7C31024B-10TJC | AS7C31024B-12TJC | AS7C31024B-15TJC | AS7C31024B-20TJC |
| Plastic SOJ, 400 mil | Commercial | AS7C31024B-10JC | AS7C31024B-12JC | AS7C31024B-15JC | AS7C31024B-20JC |
| TSOP1 $8 \times 20 \mathrm{~mm}$ | Commercial | AS7C31024B-10TC | AS7C31024B-12TC | AS7C31024B-15TC | AS7C31024B-20TC |
| sTSOP1 $8 \times 13.4 \mathrm{~mm}$ | Commercial | AS7C31024B-10STC | AS7C31024B-12STC | AS7C31024B-15STC | AS7C31024B-20STC |

Note:
Add suffix ' $N$ ' to the above part number for lead free parts (Ex. AS7C31024B-10TJCN)

## Part numbering system

| AS7C | $\mathbf{X}$ | $\mathbf{1 0 2 4 B}$ | $\mathbf{- X X}$ | $\mathbf{X}$ | $\mathbf{X}$ | $\mathbf{X}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Package: |  |  |
| SRAM <br> prefix | $3=3.3$ V CMOS | Device <br> number | Access <br> time | T = TSOP1 $8 \times 20 \mathrm{~mm}$ <br> ST sTSOP1 $8 \times 13.4 \mathrm{~mm}$ <br> J = SOJ 400 mil <br> TJ = SOJ 300 mil | Temperature range <br> Commercial, $0^{\circ} \mathrm{C}$ to | N=Lead Free Part |

2575, Augustine Drive, Santa Clara, CA 95054

Tel: 408-855-4900
Fax: 408-855-4999

Copyright © Alliance Semiconductor
All Rights Reserved
Part Number: AS7C31024B
Document Version: v.1.2

## www.alsc.com

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for SRAM category:
Click to view products by Alliance Memory manufacturer:
Other Similar products are found below :
5962-8855206XA CY6116A-35DMB CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB GS8161Z36DD-200I GS88237CB200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2\#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI

IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 47L16-E/SN IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4042KV13-933FCXC 8602501XA 5962-3829425MUA 5962-8855206YA 5962-8866201XA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866207NA 5962-8866208UA 5962-8872502XA 5962-8959836MZA 5962-8959841MZA 5962-9062007MXA 5962-9161705MXA N08L63W2AB7I 7130LA100PDG M38510/28902BVA 5962-8971203XA 5962-8971202ZA 5962-8872501LA 59628866207UA

