

Atmel | SMART ARM-based Flash MCU

DATASHEET

Description

The Atmel[®] | SMART SAM G53 is a series of Flash microcontrollers based on the high-performance 32-bit ARM[®] Cortex[®]-M4 RISC processor. It operates at a maximum speed of 48 MHz and features up to 512 Kbytes of Flash and 96 Kbytes of SRAM. The peripheral set includes one USART, two UARTs, three I²C-bus interfaces (TWI), up to two SPIs, two three-channel general-purpose 16-bit timers, two I²S controllers with two-way, one-channel pulse density modulation, one real-time timer (RTT) and one 8-channel 12-bit ADC.

The Atmel | SMART SAM G53 devices have two software-selectable low-power modes: Sleep and Wait. In Sleep mode, the processor is stopped while all other functions can be kept running. In Wait mode, all clocks and functions are stopped but some peripherals can be configured to wake up the system based on events, including partial asynchronous wake-up (SleepWalkingTM).

The Event System allows peripherals to receive, react to and send events in Active and Sleep modes without processor intervention.

A general-purpose microcontroller with the best ratio in terms of reduced power consumption, processing power and peripheral set, the SAM G53 series sustains a wide range of applications including consumer, industrial control, and PC peripherals.

The device operates from 1.62V to 3.6V and is available in a 49-ball WLCSP package and a 100-pin LQFP package.

Features

- Core
 - ARM Cortex-M4 up to 48 MHz
 - Memory Protection Unit (MPU)
 - DSP Instructions
 - Floating Point Unit (FPU)
 - Thumb[®]-2 instruction set
- Memories
 - 512 Kbytes embedded Flash
 - 96 Kbytes embedded SRAM
- System
 - Embedded voltage regulator for single-supply operation

- Power-on reset (POR) and Watchdog for safe operation
- Quartz or ceramic resonator oscillators: 3 to 20 MHz with clock failure detection and 32.768 kHz for RTT or device clock
- High-precision 8/16/24 MHz factory-trimmed internal RC oscillator. In-application trimming access for frequency adjustment
- Slow clock internal RC oscillator as permanent Low-power mode device clock
- PLL range from 24 MHz to 48 MHz for device clock
- 28 peripheral DMA (PDC) channels
- 256-bit General-Purpose Registers (GPBR)
- 16 external interrupt lines
- Power consumption in Active mode
 - 102 μA/MHz running Fibonacci in SRAM
- Low power modes (typical value)
 - Wait mode down to 8 μA
 - Wake-up time less than 5 μs
 - Asynchronous partial wake-up (SleepWalking™) on UART and TWI
- Peripherals
 - One USART with SPI mode
 - Two Inter-IC Sound Controllers (I²S)
 - Two-way one-channel Pulse Density Modulation (PDM) (interfaces up to two microphones in PDM mode)
 - Two UARTs
 - Three Two-Wire Interface (TWI) modules featuring two TWI masters and one high-speed TWI slave
 - One fast SPI at up to 24Mbit/s
 - Two three-channel 16-bit Timer/Counters (TC) with Capture, Waveform, Compare and PWM modes
 - One 32-bit Real-Time Timer (RTT)
- I/O
 - Up to 38 controllable I/O lines with external interrupt capability (edge or level sensitivity), debouncing, glitch filtering and on-die series resistor termination. Individually programmable open-drain, pull-up and pull-down resistor and synchronous output
- Analog
 - One 8-channel ADC, resolution up to 12 bits, sampling rate up to 800 kSps
- Package
 - 49-ball WLCSP
 - 100-pin LQFP, 14 x 14 mm, pitch 0.5 mm
- Temperature operating range
 - Industrial (-40 °C to +85 °C)



1. Configuration Summary

Table 1-1 summarizes the SAM G53 device configurations.


Table 1-1. Configuration Summary

Feature	SAM G53G19	SAM G53N19
Flash	512 Kbytes	512 Kbytes
SRAM	96 Kbytes	96 Kbytes
Package	WLCSP49	LQFP100
Number of PIOs	38	38
Event System	Yes	Yes
	8 channels	8 channels
	Performance:	Performance
	800 KSps at 10-bit resolution	800 KSps at 10-bit resolution
	200 KSps at 11-bit resolution	200 KSps at 11-bit resolution
12-bit ADC	50 KSps at 12-bit resolution	50 KSps at 12-bit resolution
	6 channels	6 channels
16-bit Timer	(3 external channels)	(3 external channels)
I2SC/PDM	2 / 1-channel 2-way	2 / 1-channel 2-way
PDC Channels	28	28
USART/UART	1/2	1/2
SPI	1	1
	2 masters at 400Kbits/s and	2 masters 400Kbits/s and
TWI	1 slave at 3.4Mbit/s	1 slave 3.4Mbit/s



2. **Block Diagram**

Figure 2-1. **SAM G53 Block Diagram**



Note: 1. The ROM is reserved for future use.

3. Signal Description

Table 3-1 provides details on the signal names classified by peripheral.

Table 3-1. Signal Description List

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
	Power Sup	plies	JI.	II.	
VDDIO	Peripheral I/O Lines, Voltage Regulator, ADC Power Supply	Power	_	-	1.62V to 3.6V
VDDOUT	Voltage Regulator Output	Power	_	_	_
VDDCORE	Core Chip Power Supply	Power	_	-	Connected externally to VDDOUT
GND	Ground	Ground	_	_	_
	Clocks, Oscillato	rs and PLLs			
XIN	Main Oscillator Input (Bypass mode)	Input	_	VDDIO	Reset state:
XOUT	Main Oscillator Output	Output	_	_	- PIO input
XIN32	Slow Clock Oscillator Input (Bypass mode)	Input	_	VDDIO	- Internal pull-up disabled
XOUT32	Slow Clock Oscillator Output	Output	-	-	- Schmitt Trigger enabled
PCK0 - PCK2	Programmable Clock Output	Output	-	-	Reset state: - PIO input - Internal pull-up enabled - Schmitt Trigger enabled
	ICE and J	TAG	1	1	
TCK	Test Clock	Input	_	VDDIO	No pull-up resistor
TDI	Test Data In	Input	_	VDDIO	No pull-up resistor
TDO	Test Data Out	Output	_	VDDIO	_
TRACESWO	Trace Asynchronous Data Out	Output	_	VDDIO	_
SWDIO	Serial Wire Input/Output	I/O	_	VDDIO	_
SWCLK	Serial Wire Clock	Input	_	VDDIO	_
TMS	Test Mode Select	Input	_	VDDIO	No pull-up resistor
JTAGSEL	JTAG Selection	Input	High	VDDIO	Pull-down resistor
	Flash Mer	mory			
ERASE	Flash and NVM Configuration Bits Erase Command	Input	High	VDDIO	Pull-down (15 kΩ) resistor



Table 3-1. Signal Description List (Continued)

Signal Name	Function	Type	Active Level	Voltage Reference	Comments
	Rese	t/Test		JI.	
NRST	Microcontroller Reset	I/O	Low	VDDIO	Pull-up resistor
TST	Test Mode Select	Input	_	VDDIO	Pull-down resistor
	Universal Ansynchronous R	eceiver Transce	eiver - UAR	Тх	·
URXDx	UART Receive Data	Input	_	_	_
UTXDx	UART Transmit Data	Output	_	_	_
	PIO Controlle	r - PIOA - PIOB			
PA0 - PA24	Parallel I/O Controller A	I/O	_	VDDIO	Pulled-up input at reset. No pull-down for PA3/PA4/PA14.
PB0 - PB12	Parallel I/O Controller B	I/O	_	VDDIO	Pulled-up input at reset
	Wake-	up Pins	1	1	·
WKUP 0-15	Wake-up Pin / External Interrupt	I/O	_	VDDIO	Wake-up pins are used also as External Interrupt
	Universal Synchronous Asynchro	nous Receiver	Transmitter	USART	
SCK	USART Serial Clock	I/O	_	_	_
TXD	USART Transmit Data	I/O	_	_	_
RXD	USART Receive Data	Input	_	_	_
RTS	USART Request To Send	Output	_	_	_
CTS	USART Clear To Send	Input	_	_	_
	Timer/Cou	unter - TCx	_		
TCLKx	TC Channel x External Clock Input	Input	_	_	_
TIOAx	TC Channel x I/O Line A	I/O	_	_	_
TIOBx	TC Channel x I/O Line B	I/O	_	_	_
	Serial Peripher	al Interface - SP	1		
MISO	Master In Slave Out	I/O	_	_	_
MOSI	Master Out Slave In	I/O	_	-	_
SPCK	SPI Serial Clock	I/O	_	_	High-speed pad
NPCS0	SPI Peripheral Chip Select 0	I/O	Low	-	_
NPCS1	SPI Peripheral Chip Select 1	Output	Low	_	_

Table 3-1. Signal Description List (Continued)

Signal Name	Function	Туре	Active Level	Voltage Reference	Comments
<u> </u>	Two-Wire Inter				<u> </u>
TWDx	TWIx Two-wire Serial Data	I/O	_	_	High-speed pad for TWD0
TWCKx	TWIx Two-wire Serial Clock	I/O	_	_	High-speed pad for TWDCK0
	10-bit Analog-to-Digita	Converter -	ADCC		
AD0 - AD7	Analog Inputs	Analog	_	_	-
ADTRG	ADC Trigger	Input	_	_	_
	Inter-IC Sound Cor	ntroller - I2SC	x	1	
I2SMCKx	Master Clock	Output	_	_	-
I2SCKx	Serial Clock	I/O	_	_	-
I2SWSx	I2S Word Select	I/O	_	_	-
I2SDIx	Serial Data Input	Input	_	_	-
I2SDOx	Serial Data Output	Output	_	_	_
PDMCLK0	Pulse Density Modulation Clock	Output	_	_	-
PDMDAT0	Pulse Density Modulation Data	Input	_	_	-



4. Package and Pinout

Table 4-1. SAM G53 Packages

Device	Package
SAM G53G19	WLCSP49
SAM G53N19	LQFP100

4.1 49-ball WLCSP Pinout

Table 4-2. SAM G53G19 49-ball WLCSP Pinout

PA9
GND
PA24
PB8/XOUT
PB9/XIN
PB4
VDDIO
PB11
PB5
PB7
PA2
JTAGSEL
NRST
PB12

VDDCORE
PA11
PA12
PB6
PA4
PA3
PA0
PA13
PB3/AD7
PB1/AD5
PB10
PA1
PA5
VDDCORE

E1	PB2/AD6
E2	PB0/AD4
E3	PA18/AD1
E4	PA14
E5	PA10
E6	TST
E7	PA7/XIN32
F1	PA20/AD3
F2	PA19/AD2
F3	PA17/AD0
F4	PA21
F5	PA23
F6	PA16
F7	PA8/XOUT32

G1	VDDIO
G2	VDDOUT
G3	GND
G4	VDDIO
G5	PA22
G6	PA15
G7	PA6

4.2 100-lead LQFP Pinout

Table 4-3. SAM G53N19 100-pin LQFP Pinout

1	NC
2	NC
3	NC
4	NC
5	VDDIO
6	VDDIO
7	NRST
8	PB12
9	PA4
10	PA3
11	PA0
12	PA1
13	PA5
14	VDDIO
15	VDDCORE
16	VDDCORE
17	TEST
18	PA7
19	PA8
20	GND
21	NC
22	NC
23	NC
24	NC
25	NC

FP Pinout
NC
NC
PA6
VDDIO
PA16
PA15
PA23
NC
NC
PA22
PA21
VDDIO
VDDIO
GND
VDDOUT
VDDOUT
VDDIO
VDDIO
VDDIO
NC
NC

52 NC 53 PA17 54 PA18 55 PA19 56 PA20 57 PB0 58 PB1 59 PB2 60 PB3 61 VDDIO
54 PA18 55 PA19 56 PA20 57 PB0 58 PB1 59 PB2 60 PB3 61 VDDIO
55 PA19 56 PA20 57 PB0 58 PB1 59 PB2 60 PB3 61 VDDIO
56 PA20 57 PB0 58 PB1 59 PB2 60 PB3 61 VDDIO
57 PB0 58 PB1 59 PB2 60 PB3 61 VDDIO
58 PB1 59 PB2 60 PB3 61 VDDIO
59 PB2 60 PB3 61 VDDIO
60 PB3 61 VDDIO
61 VDDIO
62 PA14
63 PA13
64 PA12
65 PA11
66 VDDCORE
67 VDDCORE
68 PB10
69 PB11
70 GND
71 GND
72 PA10
73 NC
74 NC
75 NC

76	NC		
77	NC		
78	NC		
79	PA9		
80	PB5		
81	GND		
82	GND		
83	GND		
84	PB6		
85	PB7		
86	PA24		
87	PB8		
88	PB9		
89	VDDIO		
90	PA2		
91	PB4		
92	NC		
93	JTAGSEL		
94	VDDIO		
95	VDDIO		
96	NC		
97	NC		
98	NC		
99	NC		
100	NC		



5. Power Considerations

5.1 Power Supplies

The SAM G53 has several types of power supply pins:

- VDDCORE pins: Power the core, including the processor, the embedded memories and the peripherals.
 VDDCORE must be connected to VDDOUT.
- VDDIO pins: Power the peripheral I/O lines, voltage regulator and ADC; voltage ranges from 1.62V to 3.6V.

The ground pins GND are common to VDDCORE and VDDIO.

5.2 Voltage Regulator

The SAM G53 embeds a core voltage regulator that is managed by the Supply Controller and that supplies the Cortex-M4 core, internal memories (SRAM and Flash logic) and the peripherals. An internal adaptative biasing adjusts the regulator quiescent current depending on the required load current.


For adequate input and output power supply decoupling/bypassing, refer to Table 37-4 "VDDCORE Voltage Regulator Characteristics" in the Electrical Characteristics section of the datasheet.

5.3 Typical Powering Schematics

The SAM G53 supports a 1.62V to 3.6V single supply mode. The internal regulator input is connected to the source and its output feeds VDDCORE. Power schematics are illustrated in Figure 5-1.

To achieve the system performance levels, the internal regulator must be used.

Figure 5-1. Single Supply



5.4 Functional Modes

5.4.1 Active Mode

Active mode is the normal running mode with the core clock running from the fast RC oscillator, the main crystal oscillator or the PLL. The Power Management Controller can be used to adapt the frequency and to disable the peripheral clocks.



5.4.2 Wait Mode

Wait mode allows the device to achieve very low power consumption levels while remaining in a powered state with a wake-up time of less than 5 μ s. Current consumption in Wait mode is typically less than 8 μ A (total current consumption). In Wait mode, the clocks of the core, the peripherals and memories are stopped. However, power supplies are maintained to ensure memory and CPU context retention.

The wake-up time of 5 µs is achieved when entry into and exit from Wait mode are performed in internal SRAM. The wake-up time increases to 70 µs if entry into Wake-up mode is performed in internal Flash.

Wait mode is entered using either the WAITMODE bit in the PMC Clock Generator Main Oscillator register (CKGR_MOR) or the Wait for Event (WFE) instruction. Detailed sequences are provided below.

Note that the WFE instruction can add complexity in application state machines due to the fact that the WFE instruction goes along with an event flag of the Cortex core (cannot be managed by the software application). The event flag can be set by interrupts, a debug event or an event signal from another processor. Since an interrupt can take place just before the execution of WFE, WFE takes into account events that happened in the past. As a result, WFE prevents the device from entering Wait mode if an interrupt event has occurred. To work around this complexity, follow the sequence using the WAITMODE bit described below.

The Cortex-M4 processor is able to handle external or internal events in order to wake up the core. This is done by configuring the external lines WKUP0–15 as fast start-up wake-up pins (refer to Section 5.5 "Fast Start-up") or the RTT and RTC alarms for internal events.

To enter Wait mode using the WAITMODE bit:

- 1. Select the 8/16/24 MHz fast RC oscillator as the Main Clock. If frequency of 24 MHz is selected and the code is running from the SRAM, wake-up time is less than 5 μ s.
- Program the FLPM field in the PMC Fast Startup Mode Register (PMC_FSMR)⁽¹⁾.
- 3. Set the number of Flash wait states to 0 by writing a zero to the FWS field in the EEFC Flash Mode Register (EEFC_MR).
- 4. Write a one to the WAITMODE bit in the PMC Clock Generator Main Oscillator Register (CKGR_MOR).
- 5. Wait for MCKRDY = 1 in the PMC Status Register (PMC SR).

To enter Wait mode using the WFE instruction:

- 1. Select the 8/16/24 MHz fast RC oscillator as the Main Clock. If 24 MHz is selected and the code is running on the SRAM, wake-up time is less than 5 μ s.
- 2. Program the FLPM field in the PMC Fast Startup Mode Register (PMC_FSMR)⁽¹⁾.
- 3. Set the number of Flash wait states to 0 by writing a zero to the FWS field in the EEFC Flash Mode Register (EEFC MR).
- 4. Write a one to the LPM bit in the PMC Fast Startup Mode Register (PMC_FSMR).
- 5. Ensure that the SLEEPDEEP bit in the System Control Register (SCB SCR) is cleared.
- 6. Execute the Wait For Event (WFE) instruction of the processor.

Note:

- 1. Depending on the value of the field FLPM, the Flash enters three different modes:
 - FLPM = 0: Flash in Stand-by mode (low power consumption levels)
 - FLPM = 1: Flash in Deep power-down mode (extra low power consumption levels)
 - FLPM = 2: Flash in Idle mode. Memory ready for Read access.

5.4.3 Sleep Mode

In Sleep mode, power consumption of the device versus response time is optimized. Only the core clock is stopped. The peripheral clocks can be enabled. The current consumption in Sleep mode is application-dependent.

Sleep mode is entered via Wait for Interrupt (WFI) instructions.

The processor can be awakened from an interrupt if the WFI instruction of the Cortex-M4 is used.



5.4.4 Low-Power Mode Configuration Summary

Table 5-1 summarizes the power consumption, wake-up time and system state in low-power modes.

Table 5-1. Low-Power Mode Configuration Summary

Mode	SUPC 32 kHz Oscillator RTT POR Regulator	POR Supply Monitor on VDDIO	RAM Power Switch	Core Memory Peripherals	Mode Entry	Potential Wake-up Sources	Core at Wake-up	PIO State while in Low- Power Mode	Р
Wait Mode with Flash in Deep- power-down mode	ON	OFF	All RAM powered 64 Kbytes RAM	Powered (Not clocked)	FLPM = 1 + WAITMODE = 1 or SLEEPDEEP = 0 +FLPM = 1	Any event from: Fast startup through WKUP0–15 pins RTT alarm	Clocked back	Previous state saved	ı
			32 Kbytes RAM powered		+ LPM = 1 + WFE	RTC alarm			
Sleep Mode	ON	ON	Powered	Powered (Not clocked)	WFI + SLEEPDEEP = 0 + LPM = 0	Entry mode =WFI interrupt only; any enabled interrupt	Clocked back	Previous state saved	ı

Notes:


- When considering wake-up time, the time required to start the PLL is not taken into account. Once started, the device w
 oscillator. The user has to add the PLL start-up time if it is needed in the system. The wake-up time is defined as the tim
 instruction is fetched.
- 2. The external loads on PIOs are not taken into account in the calculation.
- 3. BOD current consumption is not included.
- 4. Wake-up from RAM if 24 MHz fast RC oscillator is selected.
- 5. Values give are typical values.
- 6. Refer to the section "Power Consumption" in the "Electrical Characteristics".

5.5 Fast Start-up

The SAM G53 allows the processor to restart in a few microseconds while the processor is in Wait mode. A fast start-up can occur upon detection of a low level on one of the 18 sources of wake-up (2 internal and 16 external).

The fast restart circuitry is fully asynchronous and provides a fast start-up signal to the Power Management Controller. As soon as the fast start-up signal is asserted, the PMC restarts from the last fast RC selected (the embedded 24 MHz fast RC oscillator), switches the master clock on the last clock of RC oscillator and reenables the processor clock. At the wake-up of the Wait mode, the code is executed in the SRAM.

Figure 5-2. Start-up Sequence



Reset signals resynchronized on specific clocks



6. Architecture

6.1 Peripheral DMA Controller

The Peripheral DMA Controller handles transfer requests from the channel. Priorities are defined in Table 6-1, with Channel Number 0 as highest priority.


Table 6-1. Peripheral DMA Controller

Instance Name	Channel T/R	Channel Number
MEM2MEM	Transmit	27
SPI	Transmit	26
TWI1	Transmit	25
TWI2	Transmit	24
UART0	Transmit	23
UART1	Transmit	22
USART	Transmit	21
I2SC1	Transmit	19, 20
I2SC0	Transmit	17, 18
TWI0	Transmit	16
MEM2MEM	Receive	15
TC0::TC0	Receive	14
SPI	Receive	13
TWI1	Receive	12
TWI2	Receive	11
UART0	Receive	10
UART1	Receive	9
USART	Receive	8
PDMIC1	Receive	7
PDMIC0	Receive	6
I2SC1	Receive	4, 5
I2SC0	Receive	2, 3
ADC	Receive	1
TWI0	Receive	0



7. Product Mapping

Figure 7-1. SAM G53 Product Mapping





8. Boot Loader

The SAM G53 devices ship with a factory-programmed boot loader in Flash. The Flash loader downloads code either through the SPI or through the TWI0.

The Boot loader mode is entered automatically on power-up if no valid firmware is detected in the Flash. A valid firmware is detected by performing a CRC on the content of the Flash. If the CRC is correct, the application is started. Otherwise, the Boot loader mode is entered.

Alternatively, the Boot loader mode can be forced by applying low pulses on the NRST line. The NRST should be asserted 10 times for a minimum of 1 μ s at an interval less than 50 ms. When the boot loader detects this sequence, it asserts the pin PA01 (NCHG) low as an acknowledge.

The Boot loader mode initializes the TWI0 in Slave Mode with the I2C address 0x26 and the SPI in Slave Mode, 8-bit data length, SPI Mode 1.

Table 8-1 provides information on the pins used by the boot loader.

Table 8-1. Boot Loader Pin Description

	<u> </u>		
Pin Name	Function	Boot Loader Use	Description
PA01	NCHG	Driven at 0 or pulled up	Boot loader handshake
PA03	TWD	Open drain input/output	TWI/I2C data line
PA04	TWCK	Open drain input/output	TWI/I2C clock
PA11	NPCS0/NSS	Input	NSS, SPI slave select
PA12	MISO	Push-pull output	SPI master in slave out
PA13	MOSI	Input	SPI master out slave in
PA14	SPCK	Input	SPI clock

For further details on boot loader operations, refer to the application note AT09002 – Atmel SAM I²C - SPI Bootloader" on www.atmel.com.

9. Memories

9.1 Internal SRAM

The SAM G53 embeds a total of 96 Kbytes of high-speed SRAM.

The SRAM is accessible over the Cortex-M4 system bus at address 0x2000 0000.

The SRAM is in the bit band region. The bit band alias region is from 0x2200 0000 and 0x23FF FFFF.

The SRAM is composed of three blocks of 32 Kbytes. The second and third blocks have a power switch. Each power switch controls the supply of the SRAM block to save power. The control of the power switch (PSWITCHx) is in the SUPC_MR register.


9.2 Embedded Flash

9.2.1 Flash Overview

The memory is organized in sectors. Each sector comprises 64 Kbytes. The first sector of 64 Kbytes is divided into three smaller sectors.

The three smaller sectors are comprised of two sectors of 8 Kbytes and one sector of 48 Kbytes. Refer to Figure 9-

Figure 9-1. Global Flash Organization





Each sector is organized in pages of 512 bytes.

For sector 0:

- The smaller sector 0 has 16 pages of 512 bytes.
- The smaller sector 1 has 16 pages of 512 bytes.
- The larger sector has 96 pages of 512 bytes.

From sector 1 to n:

The rest of the array is composed of 64 Kbytes sectors of 128 pages of 512 bytes each. Refer to Figure 9-2.

Figure 9-2. Flash Sector Organization

Flash Sector Organization

A sector size is 64 Kbytes

16 pages of 512 bytes

Sector 0

16 pages of 512 bytes

96 pages of 512 bytes

Larger sector

Sector n

128 pages of 512 bytes

The SAM G53 Flash size is 512 Kbytes. Refer to Figure 9-3 for the organization of the Flash.

Figure 9-3. Flash Size

2 * 8 Kbytes

2 * 8 Kbytes

1 * 48 Kbytes

7 * 64 Kbytes

The following erase commands can be used depending on the sector size:

- 8 Kbyte small sector
 - Erase and write page(EWP)
 - Erase and write page and lock (EWPL)
 - Erase sector (ES) with FARG set to a page number in the sector to erase
 - Erase pages (EPA) with FARG [1:0] = 0 to erase four pages or FARG [1:0] = 1 to erase eight pages.
 FARG [1:0] = 2 and FARG [1:0] = 3 must not be used.



- 48 Kbyte and 64 Kbyte sectors
 - One block of 8 pages inside any sector, with the command Erase pages (EPA) with FARG[1:0] = 1
 - One block of 16 pages inside any sector, with the command Erase pages (EPA) and FARG[1:0] = 2
 - One block of 32 pages inside any sector, with the command Erase pages (EPA) and FARG[1:0] = 3
 - One sector with the command Erase sector (ES) and FARG set to a page number in the sector to erase
- Entire memory plane
 - The entire Flash, with the command Erase all (EA)

The memory has one additional reprogrammable page that can be used as page signature by the user. It is accessible through specific modes, for erase, write and read operations. Erase pin assertion will not erase the user signature page.

9.2.2 Enhanced Embedded Flash Controller

The Enhanced Embedded Flash Controller manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped on the APB.

The Enhanced Embedded Flash Controller ensures the interface of the Flash block.

It manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands.

One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

9.2.3 Flash Speed

The user must set the number of wait states depending on the frequency used:

For more details, refer to the section "AC Characteristics" in the "Electrical Characteristics".

9.2.4 Lock Regions

Several lock bits are used to protect write and erase operations on lock regions. A lock region is composed of several consecutive pages, and each lock region has its associated lock bit.

Table 9-1. Lock Bit Number

Product	Number of Lock Bits	Lock Region Size
SAM G53	64	8 Kbytes

If the erase or program command of a locked region occurs, the command is aborted and the EEFC triggers an interrupt.

The lock bits are software programmable through the EEFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

9.2.5 User Signature

Each device contains a user signature of 512 bytes. It can be used by the user to store user information such as trimming, keys, etc., that the customer does not want to be erased by asserting the ERASE pin or by software ERASE command.

Read, write and erase of this area is allowed.



9.2.6 Unique Identifier

The SAMG53 Flash contains 2 pages of 512bytes called unique identifier. These 2 pages are read-only and cannot be erased even by the Erase pin. Each device integrates its own 128-bit unique identifier. These bits are factory-configured and cannot be changed by the user.

Some bytes of the user signature page are reserved for the trimming information of the 32 kHz RC Oscillator and the internal regulator.

The mapping is as follows:

- Bytes [15..0]: 128 bits for unique identifier
- Bytes [47..16]: Atmel reserved
- Bytes [49..48]: Measured frequency (on tester) of the internal 32 kHz RC with V_{VDDIO} range [1.62V to 2.5V] (measurement performed at 25°C)
- Bytes[511..50]: Atmel reserved.

9.2.7 General-Purpose Non-Volatile Memory Bits

The SAM G53 features three GPNVM bits that can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface.

Table 9-2. General-purpose Non-volatile Memory Bits

GPNVM Bit[#]	Function
0	Security bit
1	Flash BOOT mode selection
2	Reserved (do not use, must be always @0x0)

9.2.8 Boot Strategies

The general-purpose NVM, GPNVM bit 1, is used to boot from the Flash.

The GPNVM bits can be cleared or set respectively through the commands "Clear GPNVM Bit" and "Set GPNVM Bit" of the EEFC User Interface.

Setting GPNVM bit 1 selects the boot from the Flash. Asserting ERASE clears the GPNVM bit 1. Thus GPNVM1 must be set to BOOT on Flash and the boot loader is removed from Flash.

9.2.9 Calibration Bits

The GPNVM bits are used to calibrate the POR, the voltage regulator and the 8/16/24 MHz RC oscillator. These bits are factory-configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits.

9.2.10 Security Bit

The SAM G53 features a security bit, based on a specific general-purpose NVM bit (GPNVM bit 0). When the security is enabled, any access to the Flash, SRAM, core registers and internal peripherals through the ICE interface is forbidden. This ensures the confidentiality of the code programmed in the Flash.

The security bit can only be enabled, through the command "Set GPNVM Bit 0" of the EEFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin to 1, and after a full Flash erase is



performed. When the security bit is deactivated, all accesses to the Flash, SRAM, core registers, internal peripherals are permitted.

The ERASE pin integrates a permanent pull-down. Consequently, it can be left unconnected during normal operation. However, it is recommended, in harsh environments, to connect it directly to GND if the erase operation is not used in the application.

To avoid unexpected erase at power-up, a minimum ERASE pin assertion time is required. This time is defined in Table 37-41 "AC Flash Characteristics".

The erase operation is not performed when the system is in Wait mode with the Flash in Deep-power-down mode.

To make sure that the erase operation is performed after power-up, the system must not reconfigure the ERASE pin as GPIO or enter Wait mode with Flash in Deep-power-down mode before the ERASE pin assertion time has elapsed.

With the following sequence, in any case, the erase operation is performed:

- 1. Assert the ERASE pin (High)
- 2. Assert the NRST pin (Low)
- 3. Power cycle the device

Maintain the ERASE pin high for at least the minimum assertion time.



10. System Controller

The System Controller is a set of peripherals, which allow handling of key elements of the system, such as power, resets, clocks, time, interrupts, watchdog, etc. Refer to the section on the Supply Controller (SUPC).

10.1 System Controller and Peripherals Mapping

Refer to Section 7-1 "SAM G53 Product Mapping".

All the peripherals are in the bit band region and are mapped in the bit band alias region.

10.2 Power-on Reset, Supply Monitor

The SAM G53 embeds three features to monitor, warn and/or reset the chip:

- Power-on reset on VDDIO
- Power-on reset on VDDCORE
- Supply monitor on VDDIO

10.3 Reset Controller

The Reset Controller is based on a power-on reset cell. The Reset Controller returns the source of the last reset to software: general reset, wake-up reset, software reset, user reset or watchdog reset.

The Reset Controller controls the internal resets of the system and the input/output of the NRST pin. It shapes a reset signal for the external devices, simplifying the connection of a push-button on the NRST pin to implement a manual reset. By default, the NRST pin is configured as an input.

The configuration of the Reset Controller is saved as supplied on VDDIO.

10.4 Supply Controller (SUPC)

The Supply Controller controls the power supplies of each section of the processor and the peripherals (via voltage regulator control).

The Supply Controller has its own reset circuitry and is clocked by the 32 kHz slow clock generator.

The reset circuitry is based on a zero-power power-on reset cell and a POR (power-on reset) cell. The zero-power power-on reset allows the Supply Controller to start properly, while the software-programmable POR allows detection of either a battery discharge or main voltage loss.

The slow clock generator is based on a 32 kHz crystal oscillator and an embedded 32 kHz RC oscillator. The user can also set the crystal oscillator in Bypass mode instead of connecting a crystal. In this case, the user has to provide the external clock signal on XIN32. The slow clock defaults to the RC oscillator, but the software can enable the crystal oscillator and select it as the slow clock source.

The Supply Controller starts up the device by sequentially enabling the internal power switches and the voltage regulator, then it generates the proper reset signals to the core power supply.

It is also used to set the system in different low power modes and to wake it up from a wide range of events.




10.5 Clock Generator

The Clock Generator is made up of:

- One low-power 32768 Hz slow clock oscillator with Bypass mode
- One low-power RC oscillator
- One factory-programmed fast RC oscillator with three selectable output frequencies: 8, 16 or 24 MHz. At startup, 8 MHz is selected.
- One 24 to 48 MHz programmable PLL that provides the clock MCK to the processor and to the peripherals.
 The PLL has an input divider to offer a wider range of output frequencies from the main clock input

Figure 10-1. Clock Generator Block Diagram



The 32 kHz RC oscillator frequency is measured at ambient temperature during device test. Its value is stored in the Flash signature page. The frequency accuracy is given in Table 37-16 "32 kHz RC Oscillator Characteristics".

When the application uses the 32 kHz RC oscillator, the value of the frequency accuracy of the 32 kHz RC oscillator must be read and included in the API to use the 32 kHz RC oscillator at 32 kHz.



10.6 Power Management Controller

The Power Management Controller provides clock signals to the system:


- Processor clock HCLK
- Free-running processor clock FCLK
- Cortex SysTick external clock
- Master clock MCK, specifically to the matrix and the memory interfaces
- Independent peripheral clocks, typically at the frequency of MCK
- Three programmable clock outputs: PCK0, PCK1 and PCK2

The Supply Controller selects either the 32 kHz RC oscillator or the crystal oscillator. The unused oscillator is disabled automatically so that power consumption is optimized.

By default, at start-up the chip runs out of the master clock using the fast RC oscillator running at 8 MHz.

The user can trim the 8, 16 and 24 MHz RC oscillator frequency by software.

Figure 10-2. SAM G53 Power Management Controller Block Diagram



The SysTick calibration value is fixed to 6000 which allows the generation of a time base of 1 ms with SystTick clock to MHz (max HCLK 48 MHz/8 = 6000, so STCALIB = 0x1770).

10.7 Watchdog Timer

- 16-bit key-protected only-once-programmable counter
- Windowed, prevents the processor to be in a dead-lock on the watchdog access



10.8 SysTick Timer

- 24-bit down counter
- Self-reload capability
- Flexible system timer

10.9 Real-Time Timer

- Real-Time Timer, allowing backup of time with different accuracies
 - 32-bit free-running backup counter
 - Integrates a 16-bit programmable prescaler running on slow clock
 - Alarm register generates a wake-up of the system through the Shutdown Controller
 - Wake-up from Wait mode through the Power Management Controller

10.10 Real Time Clock

- Low power consumption
- Full asynchronous design
- Two hundred year calendar
- Programmable periodic interrupt
- Alarm and update parallel load
- Control of alarm and update Time/Calendar Data In

10.11 General-Purpose Registers

Eight 32-bit general-purpose registers

10.12 Nested Vectored Interrupt Controller

- Forty-seven maskable interrupts, external to NVIC
- Sixteen priority levels
- Dynamic reprioritization of interrupts
- Priority grouping
 - Selection of preempting interrupt levels and non-preempting interrupt levels
- Support for tail-chaining and late arrival of interrupts
 - Back-to-back interrupt processing without the overhead of state saving and restoration between interrupts
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead



10.13 Chip Identification

• Chip Identifier (CHIPID) registers permit recognition of the device and its revision.

Table 10-1. SAM G53 Chip ID Registers

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAM G53G19 Rev A	0X247E_0AE0	0x0
SAM G53N19 Rev A	0X247E_0AE8	0x0
SAM G53G19 Rev B	0X247E_0AE1	0x0
SAM G53N19 Rev B	0X247E_0AE9	0x0

JTAG ID: 0x05B3_C03F

10.14 PIO Controllers

- Two PIO Controllers, PIOA and PIOB, that control a maximum of 25 I/O lines
- Fully programmable through Set/Clear Registers

Table 10-2. PIO Lines Available Depending on Pin Count

Version	49 Pins	100 Pins
PIOA	25	25
PIOB	13	13

- Multiplexing of four peripheral functions per I/O line
- For each I/O line (whether assigned to a peripheral or used as general purpose I/O):
 - Input change, rising edge, falling edge, low level and level interrupt
 - Debouncing and glitch filter
 - Multi-drive option enables driving in open drain
 - Programmable pull-up on each I/O line
 - Pin data status register, supplies visibility of the level on the pin at any time
 - Additional interrupt modes on a programmable event: rising edge, falling edge, low level or high level
 - Lock of the configuration by the connected peripheral
- Selection of the drive level
- Synchronous output, provides Set and Clear of several I/O lines in a single write
- Write Protect Registers
- Programmable Schmitt trigger inputs



10.15 Peripheral Identifiers

Table 10-3 defines the peripheral identifiers of the SAM G53. A peripheral identifier is required:

- for the control of the peripheral interrupts by the Nested Vectored Interrupt Controller
- to enable/disable the peripheral clocks by means of the Peripheral Clock Enable and Disable registers (PMC_PCERx, PMC_PCDRx) in the Power Management Controller.

The external interrupts are connected to WKUP pins.

Table 10-3. Peripheral Identifiers

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
0	SUPC	Х	_	Supply Controller
1	RSTC	Х	_	Reset Controller
2	-	Х	_	Reserved
3	RTT	Х	_	Real Time Timer
4	WDT	Х	_	Watchdog Timer
5	PMC	Х	_	Power Management Controller
6	EFC	Х	_	Enhanced Flash Controller
7	-	_	_	Reserved
8	UART0	Х	Х	UART 0
9	UART1	X	Х	UART 1
10	-	_	_	Reserved
11	PIOA	X	Х	Parallel I/O Controller A
12	PIOB	X	Х	Parallel I/O Controller B
13	PDMIC0	X	Х	PDM 0
14	USART	X	Х	USART
15	MEM2MEM	X	Х	MEM2MEM
16	I2SC0	X	Х	I2SC0
17	I2SC1	Х	Х	I2SC1
18	PDMIC1	X	Х	PDM 1
19	TWIO	X	Х	Two-Wire Interface 0 HS
20	TWI1	X	Х	Two-Wire Interface 1
21	SPI	X	Х	Serial Peripheral Interface
22	TWI2	X	Х	Two-Wire Interface 2
23	TC0	X	Х	Timer/Counter 0
24	TC1	X	Х	Timer/Counter 1
25	TC2	Х	X	Timer/Counter 2
26	TC3	Х	X	Timer/Counter 3
27	TC4	Х	X	Timer/Counter 4
28	TC5	Х	X	Timer/Counter 5
29	ADC	X	X	Analog-to-Digital Converter



Table 10-3. Peripheral Identifiers (Continued)

Instance ID	Instance Name	NVIC Interrupt	PMC Clock Control	Instance Description
30	ARM	Х	_	FPU
31	WKUP0	Х	_	External interrupt 0
32	WKUP1	Х	_	External interrupt 1
33	WKUP2	Х	_	External interrupt 2
34	WKUP3	Х	_	External interrupt 3
35	WKUP4	Х	_	External interrupt 4
36	WKUP5	Х	_	External interrupt 5
37	WKUP6	Х	_	External interrupt 6
38	WKUP7	Х	_	External interrupt 7
39	WKUP8	Х	_	External interrupt 8
40	WKUP9	Х	_	External interrupt 9
41	WKUP10	Х	_	External interrupt 10
42	WKUP11	Х	_	External interrupt 11
43	WKUP12	Х	_	External interrupt 12
44	WKUP13	Х	_	External interrupt 13
45	WKUP14	Х	_	External interrupt 14
46	WKUP15	X	_	External interrupt 15

10.16 Peripherals Signals Multiplexing on I/O Lines

The SAM G53 features two PIO controllers, PIOA and PIOB, which multiplex the I/O lines of the peripheral set.

Each line can be assigned to one of two peripheral functions: A or B. The multiplexing tables in the following paragraphs define how the I/O lines of the peripherals A and B are multiplexed on the PIO controllers.

Note that some peripheral functions which are output only, might be duplicated within both tables.

10.16.1 PIO Controller A Multiplexing

Table 10-4. Multiplexing on PIO Controller A (PIOA)

I/O Line	Peripheral A	Peripheral B	Extra Function	System Function
PA0	I2SCK0	TIOA0	WKUP0	_
PA1	I2SWS0	TIOB0	WKUP1	_
PA2	TCLK0	12SDI0	WKUP2	_
PA3	TWD0	I2SD00	_	_
PA4	TWCK0	I2SMCK0	_	_
PA5	RXD	NPCS1	WKUP4	_
PA6	TXD	PCK0	_	_
PA7	_	_	_	XIN32
PA8	_	ADTRG	WKUP5	XOUT32
PA9	URXD0	PDMDAT0	WKUP6	_
PA10	UTXD0	PDMCLK0	_	_
PA11	NPCS0	_	_	-
PA12	MISO	_	_	_
PA13	MOSI	_	_	_
PA14	SPCK	_	WKUP8	_
PA15	RTS ⁽¹⁾	SCK	_	_
PA16	CTS	TIOB1	WKUP7	_
PA17	I2SD00	PCK1	AD0	_
PA18	I2SMCK0	PCK2	AD1	_
PA19	TCLK1	I2SCK1	AD2	_
PA20	TCLK2	I2SWS1	AD3	-
PA21	TIOA2	PCK1	WKUP9	-
PA22	TIOB2	I2SDI1	WKUP10	-
PA23	I2SDO1	TIOA1	WKUP3	_
PA24	I2SMCK1	_	WKUP11	_

Note: 1. In USART SPI Master mode, RTS cannot be used. Management of the Slave Select (NSS) must be done with a GPIO.



10.16.2 PIO Controller B Multiplexing

Table 10-5. Multiplexing on PIO Controller B (PIOB)

I/O Line	Peripheral A	Peripheral B	Extra Function	System Function
PB0	_	TWD2	AD4	-
PB1	_	TWCK2	AD5	-
PB2	URXD1	NPCS1	AD6/WKUP12	-
PB3	UTXD1	PCK2	AD7/WKUP13	-
PB4	_	_	-	TDI
PB5	_	_	_	TDO/ TRACESWO
PB6	_	_	_	TMS/SWDIO
PB7	_	_	_	TCK/SWCLK
PB8	TWD1	_	WKUP14	XOUT
PB9	TWCK1	_	WKUP15	XIN
PB10	TWD1 ^(Note:)	TWD2 ^(Note:)	_	-
PB11	TWCK1 ^(Note:)	TWCK2 ^(Note:)	-	-
PB12	_	_	_	ERASE

Note: Each TWI (TWI1,TWI2) can be routed on two different pairs of IOs. TWI1 and TWI2 share one pair of IOs (PB10 and PB11). The configuration of the shared IOs determine which TWI is selected.

10.16.2.1 TWI Muxing on PB10 and PB11

The selection of the TWI used in PB10 and PB11 is determined by the configuration of PB10 and PB11. Three modes are possible: Normal mode, Alternative mode TWI1 and Alternative mode TWI2.

Normal Mode

- Only TWI1 used: PB09 and PB08 must be configured as PIO Peripheral A
- Only TWI2 used: PB00 and PB01 must be configured as PIO Peripheral B
- Both TWI1 and TWI2 used: PB09 and PB08 must be configured as PIO Peripheral A and PB00 and PB01 must be configured as PIO Peripheral B

Alternative Mode TWI1

TWI1 is muxing on PB10 and PB11: PB10 and PB11 must be configured as PIO Peripheral A. PB8 and PB9
can be configured as GPIO, WKUP pin or XIN, XOUT. PB8 and PB9 cannot be used as peripherals

Alternative Mode TWI2

TWI2 is muxing on PB10 and PB11: PB10 and PB11 must be configured as PIO Peripheral B. PB0 and PB1
can be configured as GPIO, Analog Input. PB0 and PB1 cannot be used as peripherals

Example: Alternative Mode TWI1

- PB10 is driven by TWD1 signal if the PB10 is configured as peripheral (PIO_PSR[10]=1 and PIO_ABCDSR1[10]=PIO_ABCDSR2[10]=0).
- PB11 is driven by TWCK1 signal if the PB11 is configured as peripheral (PIO_PSR[11]=1 and PIO_ABCDSR1[11]=PIO_ABCDSR2[11]=0).




Table 10-6. TWI Multiplexing

Requirement Configuration	PIO Config		PB0	PB1	PB8	PB9	PB10	PB11
	Configuration of PB10	Configuration of PB11						
Normal mode TWI1 and/or TWI2 Used	Enable PIO_PER[10]	Enable PIO_PER[11]	TWD2	TWCK2	TWD1	TWCK1	GPIO	GPIO
Alternative mode TWI1	Config PB10 as Peripheral A	Config PB11 as Peripheral A	TWD2	TWCK2	GPIO or WKUP pin or XOUT ⁽¹⁾	GPIO or WKUP pin or XIN ⁽¹⁾	TWD1	TWCK1
Alternative mode TWI2	Config PB10 as Peripheral B	Config PB10 as Peripheral B	GPIO or AD Input ⁽¹⁾	GPIO or AD Input ⁽¹⁾	TWD1	TWCK1	TWD2	TWCK2

Note: 1. Configuration of PBx can be done after the configuration of PB10 and PB11.

Figure 10-3. TWI Master PIO Muxing Selection





11. Event System

The events generated by peripherals are designed to be directly routed to peripherals managing/using these events without processor intervention. Peripherals receiving events contain logic by which to select the one required.

11.1 Embedded Characteristics

- Timers, IO, peripherals generate event triggers which are directly routed to event managers such as ADC, to start measurement/conversion without processor intervention.
- UART, USART, SPI, TWI, ADC also generate event triggers directly connected to Peripheral DMA Controller (PDC) for data transfer without processor intervention.
- PMC security event (clock failure detection) can be programmed to switch the MCK on a reliable main RC internal clock without processor intervention.



11.2 Real-Time Event Mapping

Table 11-1. Real-time Event Mapping List

Event Generator	Event Manager	Function			
IO (WKUP0/1)	General Purpose Register (GPBR)	Security / Immediate GPBR clear (asynchronous) on tamper detection through WKUP0/1 IO pins			
Power Management Controller (PMC)	PMC	Safety / Automatic switch to reliable main RC oscillator in case of main crystal clock failure			
IO (ADTRG)	Analog-to-Digital Converter (ADC)	Trigger for measurement. Selection in ADC module.			
TC Output 0	ADC	Trigger for measurement. Selection in ADC module.			
TC Output 1	ADC	Trigger for measurement. Selection in ADC module.			
TC Output 2	ADC	Trigger for measurement. Selection in ADC module.			
RTCOUT0	ADC	Trigger for measurement. Selection in ADC module.			
RTTINC	ADC	Trigger for measurement. Selection in ADC module.			
UART	PDC	Triggers 1 word transfer			
USART	PDC	Triggers 1 word transfer			
TWI0/1/2	PDC	Triggers 1 word transfer			
ADC	PDC	Triggers 1 word transfer			
Timer Counter	PDC	Triggers 1 word transfer			
SPI	PDC	Triggers 1 word transfer			
I2SC0	PDC	Triggers 1 word transfer			
I2SC1	PDC	Triggers 1 word transfer			
PDMIC0	PDC	Triggers 1 word transfer			
PDMIC1	PDC	Triggers 1 word transfer			



12. ARM Cortex-M4 Processor

12.1 Description

The Cortex-M4 processor is a high performance 32-bit processor designed for the microcontroller market. It offers significant benefits to developers, including outstanding processing performance combined with fast interrupt handling, enhanced system debug with extensive breakpoint and trace capabilities, efficient processor core, system and memories, ultra-low power consumption with integrated sleep modes, and platform security robustness, with integrated memory protection unit (MPU).

The Cortex-M4 processor is built on a high-performance processor core, with a 3-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The processor delivers exceptional power efficiency through an efficient instruction set and extensively optimized design, providing high-end processing hardware including IEEE754-compliant single-precision floating-point computation, a range of single-cycle and SIMD multiplication and multiply-with-accumulate capabilities, saturating arithmetic and dedicated hardware division.

To facilitate the design of cost-sensitive devices, the Cortex-M4 processor implements tightly-coupled system components that reduce processor area while significantly improving interrupt handling and system debug capabilities. The Cortex-M4 processor implements a version of the Thumb® instruction set based on Thumb-2 technology, ensuring high code density and reduced program memory requirements. The Cortex-M4 instruction set provides the exceptional performance expected of a modern 32-bit architecture, with the high code density of 8-bit and 16-bit microcontrollers.

The Cortex-M4 processor closely integrates a configurable NVIC, to deliver industry-leading interrupt performance. The NVIC includes a non-maskable interrupt (NMI), and provides up to 256 interrupt priority levels. The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), dramatically reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to suspend load-multiple and store-multiple operations. Interrupt handlers do not require wrapping in assembler code, removing any code overhead from the ISRs. A tail-chain optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates with the sleep modes, that include a deep sleep function that enables the entire device to be rapidly powered down while still retaining program state.

12.1.1 System Level Interface

The Cortex-M4 processor provides multiple interfaces using AMBA® technology to provide high speed, low latency memory accesses. It supports unaligned data accesses and implements atomic bit manipulation that enables faster peripheral controls, system spinlocks and thread-safe Boolean data handling.

The Cortex-M4 processor has a Memory Protection Unit (MPU) that provides fine grain memory control, enabling applications to utilize multiple privilege levels, separating and protecting code, data and stack on a task-by-task basis. Such requirements are becoming critical in many embedded applications such as automotive.

12.1.2 Integrated Configurable Debug

The Cortex-M4 processor implements a complete hardware debug solution. This provides high system visibility of the processor and memory through either a traditional JTAG port or a 2-pin Serial Wire Debug (SWD) port that is ideal for microcontrollers and other small package devices.

For system trace the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system events these generate, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.




The Flash Patch and Breakpoint Unit (FPB) provides up to eight hardware breakpoint comparators that debuggers can use. The comparators in the FPB also provide remap functions of up to eight words in the program code in the CODE memory region. This enables applications stored on a non-erasable, ROM-based microcontroller to be patched if a small programmable memory, for example flash, is available in the device. During initialization, the application in ROM detects, from the programmable memory, whether a patch is required. If a patch is required, the application programs the FPB to remap a number of addresses. When those addresses are accessed, the accesses are redirected to a remap table specified in the FPB configuration, which means the program in the non-modifiable ROM can be patched.

12.2 Embedded Characteristics

- Tight integration of system peripherals reduces area and development costs
- Thumb instruction set combines high code density with 32-bit performance
- IEEE754-compliant single-precision FPU
- Code-patch ability for ROM system updates
- Power control optimization of system components
- Integrated sleep modes for low power consumption
- Fast code execution permits slower processor clock or increases sleep mode time
- Hardware division and fast digital-signal-processing oriented multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- Memory Protection Unit (MPU) for safety-critical applications
- Extensive debug and trace capabilities:
 - Serial Wire Debug and Serial Wire Trace reduce the number of pins required for debugging, tracing, and code profiling.

12.3 Block Diagram

Figure 12-1. Typical Cortex-M4F Implementation





12.4 Cortex-M4 Models

12.4.1 Programmers Model

This section describes the Cortex-M4 programmers model. In addition to the individual core register descriptions, it contains information about the processor modes and privilege levels for software execution and stacks.

12.4.1.1 Processor Modes and Privilege Levels for Software Execution

The processor modes are:

- Thread mode
 Used to execute application software. The processor enters the Thread mode when it comes out of reset.
- Handler mode
 Used to handle exceptions. The processor returns to the Thread mode when it has finished exception processing.

The privilege levels for software execution are:

Unprivileged

The software:

- Has limited access to the MSR and MRS instructions, and cannot use the CPS instruction
- Cannot access the System Timer, NVIC, or System Control Block
- Might have a restricted access to memory or peripherals.

Unprivileged software executes at the unprivileged level.

Privileged

The software can use all the instructions and has access to all resources. *Privileged software* executes at the privileged level.

In Thread mode, the Control Register controls whether the software execution is privileged or unprivileged, see "Control Register". In Handler mode, software execution is always privileged.

Only privileged software can write to the Control Register to change the privilege level for software execution in Thread mode. Unprivileged software can use the SVC instruction to make a *supervisor call* to transfer control to privileged software.

12.4.1.2 Stacks

The processor uses a full descending stack. This means the stack pointer holds the address of the last stacked item in memory When the processor pushes a new item onto the stack, it decrements the stack pointer and then writes the item to the new memory location. The processor implements two stacks, the *main stack* and the *process stack*, with a pointer for each held in independent registers, see "Stack Pointer".

In Thread mode, the Control Register controls whether the processor uses the main stack or the process stack, see "Control Register".

In Handler mode, the processor always uses the main stack.



The options for processor operations are:

Table 12-1. Summary of processor mode, execution privilege level, and stack use options

Processor Mode	Used to Execute	Privilege Level for Software Execution	Stack Used
Thread	Applications	Privileged or unprivileged ⁽¹⁾	Main stack or process stack ⁽¹⁾
Handler	Exception handlers	Always privileged	Main stack

Note: 1. See "Control Register".

12.4.1.3 Core Registers

Figure 12-2. Processor Core Registers






Table 12-2. Core Processor Registers

Register	Name	Access ⁽¹⁾	Required Privilege ⁽²⁾	Reset
General-purpose registers	R0-R12	Read/Write	Either	Unknown
Stack Pointer	MSP	Read/Write	Privileged	See description
Stack Pointer	PSP	Read/Write	Either	Unknown
Link Register	LR	Read/Write	Either	0xFFFFFFF
Program Counter	PC	Read/Write	Either	See description
Program Status Register	PSR	Read/Write	Privileged	0x01000000
Application Program Status Register	APSR	Read/Write	Either	0x00000000
Interrupt Program Status Register	IPSR	Read-only	Privileged	0x00000000
Execution Program Status Register	EPSR	Read-only	Privileged	0x01000000
Priority Mask Register	PRIMASK	Read/Write	Privileged	0x00000000
Fault Mask Register	FAULTMASK	Read/Write	Privileged	0x00000000
Base Priority Mask Register	BASEPRI	Read/Write	Privileged	0x00000000
Control Register	CONTROL	Read/Write	Privileged	0x00000000

Notes: 1. Describes access type during program execution in thread mode and Handler mode. Debug access can differ.

2. An entry of Either means privileged and unprivileged software can access the register.

12.4.1.4 General-purpose Registers

R0-R12 are 32-bit general-purpose registers for data operations.

12.4.1.5 Stack Pointer

The Stack Pointer (SP) is register R13. In Thread mode, bit[1] of the Control Register indicates the stack pointer to use:

- 0 = Main Stack Pointer (MSP). This is the reset value.
- 1 = Process Stack Pointer (PSP).

On reset, the processor loads the MSP with the value from address 0x00000000.

12.4.1.6 Link Register

The *Link Register* (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions. On reset, the processor loads the LR value 0xFFFFFFF.

12.4.1.7 Program Counter

The *Program Counter* (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value of the reset vector, which is at address 0x00000004. Bit[0] of the value is loaded into the EPSR T-bit at reset and must be 1.



12.4.1.8 Program Status Register

Name: PSR

Access: Read/Write

Reset: 0x000000000

31	30	29	28	27	26	25	24
N	Z	С	V	Q	ICI	/IT	Т
23	22	21	20	19	18	17	16
				_			
15	14	13	12	11	10	9	8
		IC	I/IT			-	ISR_NUMBER
7	6	5	4	3	2	1	0
			ISR_N	UMBER			

The Program Status Register (PSR) combines:

- Application Program Status Register (APSR)
- Interrupt Program Status Register (IPSR)
- Execution Program Status Register (EPSR).

These registers are mutually exclusive bitfields in the 32-bit PSR.

The PSR accesses these registers individually or as a combination of any two or all three registers, using the register name as an argument to the MSR or MRS instructions. For example:

- Read of all the registers using PSR with the MRS instruction
- Write to the APSR N, Z, C, V and Q bits using APSR_nzcvq with the MSR instruction.

The PSR combinations and attributes are:

Name	Access	Combination
PSR	Read/Write ⁽¹⁾⁽²⁾	APSR, EPSR, and IPSR
IEPSR	Read-only	EPSR and IPSR
IAPSR	Read/Write ⁽¹⁾	APSR and IPSR
EAPSR	Read/Write ⁽²⁾	APSR and EPSR

Notes: 1. The processor ignores writes to the IPSR bits.

2. Reads of the EPSR bits return zero, and the processor ignores writes to these bits.

See the instruction descriptions "MRS" and "MSR" for more information about how to access the program status registers.



12.4.1.9 Application Program Status Register

Name: APSR

Access: Read/Write

Reset: 0x000000000

31	30	29	28	27	26	25	24
N	Z	С	V	Q		_	
23	22	21	20	19	18	17	16
	_	-			GE[3:0]	
15	14	13	12	11	10	9	8
			-	-			
7	6	5	4	3	2	1	0
			_	-			

The APSR contains the current state of the condition flags from previous instruction executions.

N: Negative Flag

- 0: Operation result was positive, zero, greater than, or equal
- 1: Operation result was negative or less than.

· Z: Zero Flag

- 0: Operation result was not zero
- 1: Operation result was zero.

• C: Carry or Borrow Flag

Carry or borrow flag:

- 0: Add operation did not result in a carry bit or subtract operation resulted in a borrow bit
- 1: Add operation resulted in a carry bit or subtract operation did not result in a borrow bit.

V: Overflow Flag

- 0: Operation did not result in an overflow
- 1: Operation resulted in an overflow.

• Q: DSP Overflow and Saturation Flag

Sticky saturation flag:

- 0: Indicates that saturation has not occurred since reset or since the bit was last cleared to zero
- 1: Indicates when an SSAT or USAT instruction results in saturation.

This bit is cleared to zero by software using an MRS instruction.

• GE[19:16]: Greater Than or Equal Flags

See "SEL" for more information.



12.4.1.10 Interrupt Program Status Register

Name: IPSR

Access: Read/Write

Reset: 0x000000000

31	30	29	28	27	26	25	24
				-			
23	22	21	20	19	18	17	16
			-	-			
15	14	13	12	11	10	9	8
			-				ISR_NUMBER
7	6	5	4	3	2	1	0
			ISR_NL	JMBER			

The IPSR contains the exception type number of the current Interrupt Service Routine (ISR).

• ISR_NUMBER: Number of the Current Exception

- 0 = Thread mode
- 1 = Reserved
- 2 = NMI
- 3 = Hard fault
- 4 = Memory management fault
- 5 = Bus fault
- 6 = Usage fault
- 7-10 = Reserved
- 11 = SVCall
- 12 = Reserved for Debug
- 13 = Reserved
- 14 = PendSV
- 15 = SysTick
- 16 = IRQ0
- 61 = IRQ46

See "Exception Types" for more information.



12.4.1.11 Execution Program Status Register

Name: EPSR

Access: Read/Write

Reset: 0x000000000

31	30	29	28	27	26	25	24
		_			ICI/	/IT	Т
23	22	21	20	19	18	17	16
				_			
15	14	13	12	11	10	9	8
		ICI	/IT			-	_
7	6	5	4	3	2	1	0
			-	-	·		

The EPSR contains the Thumb state bit, and the execution state bits for either the *If-Then* (IT) instruction, or the *Interrupt-ible-Continuable Instruction* (ICI) field for an interrupted load multiple or store multiple instruction.

Attempts to read the EPSR directly through application software using the MSR instruction always return zero. Attempts to write the EPSR using the MSR instruction in the application software are ignored. Fault handlers can examine the EPSR value in the stacked PSR to indicate the operation that is at fault. See "Exception Entry and Return".

• ICI: Interruptible-continuable Instruction

When an interrupt occurs during the execution of an LDM, STM, PUSH, POP, VLDM, VSTM, VPUSH, or VPOP instruction, the processor:

- Stops the load multiple or store multiple instruction operation temporarily
- Stores the next register operand in the multiple operation to EPSR bits[15:12].

After servicing the interrupt, the processor:

- Returns to the register pointed to by bits[15:12]
- Resumes the execution of the multiple load or store instruction.

When the EPSR holds the ICI execution state, bits[26:25,11:10] are zero.

IT: If-Then Instruction

Indicates the execution state bits of the IT instruction.

The If-Then block contains up to four instructions following an IT instruction. Each instruction in the block is conditional. The conditions for the instructions are either all the same, or some can be the inverse of others. See "IT" for more information.

• T: Thumb State

The Cortex-M4 processor only supports the execution of instructions in Thumb state. The following can clear the T bit to 0:

- Instructions BLX, BX and POP{PC}
- Restoration from the stacked xPSR value on an exception return
- Bit[0] of the vector value on an exception entry or reset.

Attempting to execute instructions when the T bit is 0 results in a fault or lockup. See "Lockup" for more information.



12.4.1.12 Exception Mask Registers

The exception mask registers disable the handling of exceptions by the processor. Disable exceptions where they might impact on timing critical tasks.

To access the exception mask registers use the MSR and MRS instructions, or the CPS instruction to change the value of PRIMASK or FAULTMASK. See "MRS", "MSR", and "CPS" for more information.



12.4.1.13 Priority Mask Register

Name: **PRIMASK** Read/Write Access: Reset: 0x00000000 PRIMASK

The PRIMASK register prevents the activation of all exceptions with a configurable priority.

• PRIMASK

0: No effect

1: Prevents the activation of all exceptions with a configurable priority.

12.4.1.14 Fault Mask Register

Name:	FAULTMASK						
Access:	Read/Write						
Reset:	0x000000000						
31	30	29	28	27	26	25	24
			_	-			
23	22	21	20	19	18	17	16
				-			
15	14	13	12	11	10	9	8
				<u>-</u>			
7	6	5	4	3	2	1	0
	_		-	_	_	_	FAULTMASK

The FAULTMASK register prevents the activation of all exceptions except for Non-Maskable Interrupt (NMI).

• FAULTMASK

0: No effect.

The processor clears the FAULTMASK bit to 0 on exit from any exception handler except the NMI handler.



^{1:} Prevents the activation of all exceptions except for NMI.

12.4.1.15 Base Priority Mask Register

Name:	BASEPRI						
Access:	Read/Write						
Reset:	0x00000000						
31	30	29	28	27	26	25	24
				_			
23	22	21	20	19	18	17	16
				-			
15	14	13	12	11	10	9	8
				-			
7	6	5	4	3	2	1	0
	_	_	BASI	EPRI	<u> </u>	<u> </u>	_

The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is set to a nonzero value, it prevents the activation of all exceptions with same or lower priority level as the BASEPRI value.

BASEPRI

Priority mask bits:

0x0000: No effect

Nonzero: Defines the base priority for exception processing

The processor does not process any exception with a priority value greater than or equal to BASEPRI.

This field is similar to the priority fields in the interrupt priority registers. The processor implements only bits[7:4] of this field, bits[3:0] read as zero and ignore writes. See "Interrupt Priority Registers" for more information. Remember that higher priority field values correspond to lower exception priorities.



12.4.1.16 Control Register

Name: CONTROL
Access: Read/Write
Reset: 0x000000000

Neset.	0x00000000						
31	30	29	28	27	26	25	24
				•			
23	22	21	20	19	18	17	16
				•			
15	14	13	12	11	10	9	8
				•			
7	6	5	4	3	2	1	0
		-			FPCA	SPSEL	nPRIV

The Control Register controls the stack used and the privilege level for software execution when the processor is in Thread mode and indicates whether the FPU state is active.

• FPCA: Floating-point Context Active

Indicates whether the floating-point context is currently active:

- 0: No floating-point context active.
- 1: Floating-point context active.

The Cortex-M4 uses this bit to determine whether to preserve the floating-point state when processing an exception.

SPSEL: Active Stack Pointer

Defines the current stack:

- 0: MSP is the current stack pointer.
- 1: PSP is the current stack pointer.

In Handler mode, this bit reads as zero and ignores writes. The Cortex-M4 updates this bit automatically on exception return.

nPRIV: Thread Mode Privilege Level

Defines the Thread mode privilege level:

- 0: Privileged.
- 1: Unprivileged.

Handler mode always uses the MSP, so the processor ignores explicit writes to the active stack pointer bit of the Control Register when in Handler mode. The exception entry and return mechanisms update the Control Register based on the EXC RETURN value.

In an OS environment, ARM recommends that threads running in Thread mode use the process stack, and the kernel and exception handlers use the main stack.

By default, the Thread mode uses the MSP. To switch the stack pointer used in Thread mode to the PSP, either:

- Use the MSR instruction to set the Active stack pointer bit to 1, see "MSR", or
- Perform an exception return to Thread mode with the appropriate EXC_RETURN value, see Table 12-10.



Note: When changing the stack pointer, the software must use an ISB instruction immediately after the MSR instruction. This ensures that instructions after the ISB execute using the new stack pointer. See "ISB".

12.4.1.17 Exceptions and Interrupts

The Cortex-M4 processor supports interrupts and system exceptions. The processor and the *Nested Vectored Interrupt Controller* (NVIC) prioritize and handle all exceptions. An exception changes the normal flow of software control. The processor uses the Handler mode to handle all exceptions except for reset. See "Exception Entry" and "Exception Return" for more information.

The NVIC registers control interrupt handling. See "Nested Vectored Interrupt Controller (NVIC)" for more information.

12.4.1.18 Data Types

The processor supports the following data types:

- 32-bit words
- 16-bit halfwords
- 8-bit bytes
- The processor manages all data memory accesses as little-endian. Instruction memory and *Private Peripheral Bus* (PPB) accesses are always little-endian. See "Memory Regions, Types and Attributes" for more information.

12.4.1.19 Cortex Microcontroller Software Interface Standard (CMSIS)

For a Cortex-M4 microcontroller system, the Cortex Microcontroller Software Interface Standard (CMSIS) defines:

- A common way to:
 - Access peripheral registers
 - Define exception vectors
- The names of:
 - The registers of the core peripherals
 - The core exception vectors
- A device-independent interface for RTOS kernels, including a debug channel.

The CMSIS includes address definitions and data structures for the core peripherals in the Cortex-M4 processor.

The CMSIS simplifies the software development by enabling the reuse of template code and the combination of CMSIS-compliant software components from various middleware vendors. Software vendors can expand the CMSIS to include their peripheral definitions and access functions for those peripherals.

This document includes the register names defined by the CMSIS, and gives short descriptions of the CMSIS functions that address the processor core and the core peripherals.

Note: This document uses the register short names defined by the CMSIS. In a few cases, these differ from the architectural short names that might be used in other documents.

The following sections give more information about the CMSIS:


- Section 12.5.3 "Power Management Programming Hints"
- Section 12.6.2 "CMSIS Functions"
- Section 12.8.2.1 "NVIC Programming Hints".



12.4.2 Memory Model

This section describes the processor memory map, the behavior of memory accesses, and the bit-banding features. The processor has a fixed memory map that provides up to 4 GB of addressable memory.

Figure 12-3. Memory Map



The regions for SRAM and peripherals include bit-band regions. Bit-banding provides atomic operations to bit data, see "Bit-banding".

The processor reserves regions of the *Private peripheral bus* (PPB) address range for core peripheral registers.

This memory mapping is generic to ARM Cortex-M4 products. To get the specific memory mapping of this product, refer to the Memories section of the datasheet.

12.4.2.1 Memory Regions, Types and Attributes

The memory map and the programming of the MPU split the memory map into regions. Each region has a defined memory type, and some regions have additional memory attributes. The memory type and attributes determine the behavior of accesses to the region.



Memory Types

Normal

The processor can re-order transactions for efficiency, or perform speculative reads.

Device

The processor preserves transaction order relative to other transactions to Device or Strongly-ordered memory.

Strongly-ordered

The processor preserves transaction order relative to all other transactions.

The different ordering requirements for Device and Strongly-ordered memory mean that the memory system can buffer a write to Device memory, but must not buffer a write to Strongly-ordered memory.

Additional Memory Attributes

Shareable

For a shareable memory region, the memory system provides data synchronization between bus masters in a system with multiple bus masters, for example, a processor with a DMA controller.

Strongly-ordered memory is always shareable.

If multiple bus masters can access a non-shareable memory region, the software must ensure data coherency between the bus masters.

Execute Never (XN)

Means the processor prevents instruction accesses. A fault exception is generated only on execution of an instruction executed from an XN region.

12.4.2.2 Memory System Ordering of Memory Accesses

For most memory accesses caused by explicit memory access instructions, the memory system does not guarantee that the order in which the accesses complete matches the program order of the instructions, providing this does not affect the behavior of the instruction sequence. Normally, if correct program execution depends on two memory accesses completing in program order, the software must insert a memory barrier instruction between the memory access instructions, see "Software Ordering of Memory Accesses".

However, the memory system does guarantee some ordering of accesses to Device and Strongly-ordered memory. For two memory access instructions A1 and A2, if A1 occurs before A2 in program order, the ordering of the memory accesses is described below.

Table 12-3. Ordering of the Memory Accesses Caused by Two Instructions

A2		Device	Device Access			
A1	Normal Access	Non- shareable	Shareable	Strongly- ordered Access		
Normal Access	-	_	_	_		
Device access, non-shareable	-	<	_	>		
Device access, shareable	_	_	<	<		
Strongly-ordered access	-	<	<	<		

Where:

- Means that the memory system does not guarantee the ordering of the accesses.
- Means that accesses are observed in program order, that is, A1 is always observed before A2.



12.4.2.3 Behavior of Memory Accesses

The following table describes the behavior of accesses to each region in the memory map.

Table 12-4. Memory Access Behavior

Address Range	Memory Region	Memory Type	XN	Description
0x00000000-0x1FFFFFF	Code	Normal ⁽¹⁾	_	Executable region for program code. Data can also be put here.
0x20000000-0x3FFFFFF	SRAM	Normal ⁽¹⁾	_	Executable region for data. Code can also be put here. This region includes bit band and bit band alias areas, see Table 12-6.
0x40000000-0x5FFFFFF	Peripheral	Device ⁽¹⁾	XN	This region includes bit band and bit band alias areas, see Table 12-6.
0x60000000-0x9FFFFFF	External RAM	Normal ⁽¹⁾	_	Executable region for data
0xA0000000-0xDFFFFFF	External device	Device ⁽¹⁾	XN	External Device memory
0xE0000000-0xE00FFFFF	Private Peripheral Bus	Strongly- ordered ⁽¹⁾	XN	This region includes the NVIC, system timer, and system control block.
0xE0100000-0xFFFFFFF	Reserved	Device ⁽¹⁾	XN	Reserved

Note: 1. See "Memory Regions, Types and Attributes" for more information.

The Code, SRAM, and external RAM regions can hold programs. However, ARM recommends that programs always use the Code region. This is because the processor has separate buses that enable instruction fetches and data accesses to occur simultaneously.

The MPU can override the default memory access behavior described in this section. For more information, see "Memory Protection Unit (MPU)".

Additional Memory Access Constraints For Shared Memory

When a system includes shared memory, some memory regions have additional access constraints, and some regions are subdivided, as Table 12-5 shows.

Table 12-5. Memory Region Shareability Policies

Address Range	Memory Region	Memory Type	Shareability
0x00000000-0x1FFFFFF	Code	Normal ⁽¹⁾	_
0x20000000-0x3FFFFFF	SRAM	Normal ⁽¹⁾	-
0x40000000-0x5FFFFFF	Peripheral	Device ⁽¹⁾	-
0x60000000-0x7FFFFFF	Futoreal DAM	Normal ⁽¹⁾	
0x80000000-0x9FFFFFF	External RAM	Normal	_
0xA0000000-0xBFFFFFF	Estamal desire	Device ⁽¹⁾	Shareable ⁽¹⁾
0xC0000000-0xDFFFFFF	External device	Device	Non-shareable ⁽¹⁾
0xE0000000-0xE00FFFFF	Private Peripheral Bus	Strongly-ordered ⁽¹⁾	Shareable ⁽¹⁾
0xE0100000-0xFFFFFFF	Vendor-specific device	Device ⁽¹⁾	-

Notes: 1. See "Memory Regions, Types and Attributes" for more information.



Instruction Prefetch and Branch Prediction

The Cortex-M4 processor:

- Prefetches instructions ahead of execution
- Speculatively prefetches from branch target addresses.

12.4.2.4 Software Ordering of Memory Accesses

The order of instructions in the program flow does not always guarantee the order of the corresponding memory transactions. This is because:

- The processor can reorder some memory accesses to improve efficiency, providing this does not affect the behavior of the instruction sequence.
- The processor has multiple bus interfaces
- Memory or devices in the memory map have different wait states
- Some memory accesses are buffered or speculative.

"Memory System Ordering of Memory Accesses" describes the cases where the memory system guarantees the order of memory accesses. Otherwise, if the order of memory accesses is critical, the software must include memory barrier instructions to force that ordering. The processor provides the following memory barrier instructions:

DMB

The *Data Memory Barrier* (DMB) instruction ensures that outstanding memory transactions complete before subsequent memory transactions. See "DMB".

DSB

The *Data Synchronization Barrier* (DSB) instruction ensures that outstanding memory transactions complete before subsequent instructions execute. See "DSB".

ISB

The *Instruction Synchronization Barrier* (ISB) ensures that the effect of all completed memory transactions is recognizable by subsequent instructions. See "ISB".

MPU Programming

Use a DSB followed by an ISB instruction or exception return to ensure that the new MPU configuration is used by subsequent instructions.

12.4.2.5 Bit-banding

A bit-band region maps each word in a *bit-band alias* region to a single bit in the *bit-band region*. The bit-band regions occupy the lowest 1 MB of the SRAM and peripheral memory regions.

The memory map has two 32 MB alias regions that map to two 1 MB bit-band regions:

- Accesses to the 32 MB SRAM alias region map to the 1 MB SRAM bit-band region, as shown in Table 12-6.
- Accesses to the 32 MB peripheral alias region map to the 1 MB peripheral bit-band region, as shown in Table 12-7.



Table 12-6. SRAM Memory Bit-banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x20000000-0x200FFFFF	SRAM bit-band region	Direct accesses to this memory range behave as SRAM memory accesses, but this region is also bit-addressable through bit-band alias.
0x22000000-0x23FFFFF	SRAM bit-band alias	Data accesses to this region are remapped to bit-band region. A write operation is performed as read-modify-write. Instruction accesses are not remapped.

Table 12-7. Peripheral Memory Bit-banding Regions

Address Range	Memory Region	Instruction and Data Accesses
0x40000000-0x400FFFFF	Peripheral bit-band alias	Direct accesses to this memory range behave as peripheral memory accesses, but this region is also bit-addressable through bit-band alias.
0x42000000-0x43FFFFF	Peripheral bit-band region	Data accesses to this region are remapped to bit-band region. A write operation is performed as read-modify-write. Instruction accesses are not permitted.

Notes:

- 1. A word access to the SRAM or peripheral bit-band alias regions map to a single bit in the SRAM or peripheral bit-band region.
- 2. Bit-band accesses can use byte, halfword, or word transfers. The bit-band transfer size matches the transfer size of the instruction making the bit-band access.

The following formula shows how the alias region maps onto the bit-band region:

```
bit_word_offset = (byte_offset x 32) + (bit_number x 4)
bit_word_addr = bit_band_base + bit_word_offset
```

where:

- Bit_word_offset is the position of the target bit in the bit-band memory region.
- Bit word addr is the address of the word in the alias memory region that maps to the targeted bit.
- Bit_band_base is the starting address of the alias region.
- Byte_offset is the number of the byte in the bit-band region that contains the targeted bit.
- Bit_number is the bit position, 0-7, of the targeted bit.


Figure 12-4 shows examples of bit-band mapping between the SRAM bit-band alias region and the SRAM bit-band region:

- The alias word at 0x23FFFFE0 maps to bit[0] of the bit-band byte at 0x200FFFFF: 0x23FFFFE0 = 0x22000000 + (0xFFFFF*32) + (0*4).
- The alias word at 0x23FFFFC maps to bit[7] of the bit-band byte at 0x200FFFFF: 0x23FFFFC = 0x22000000 + (0xFFFFF*32) + (7*4).
- The alias word at 0x22000000 maps to bit[0] of the bit-band byte at 0x20000000: 0x22000000 = 0x22000000 + (0*32) + (0*4).
- The alias word at 0x2200001C maps to bit[7] of the bit-band byte at 0x20000000: 0x2200001C = 0x22000000+ (0*32) + (7*4).




Figure 12-4. Bit-band Mapping

32 MB alias region



1 MB SRAM bit-band region



Directly Accessing an Alias Region

Writing to a word in the alias region updates a single bit in the bit-band region.

Bit[0] of the value written to a word in the alias region determines the value written to the targeted bit in the bit-band region. Writing a value with bit[0] set to 1 writes a 1 to the bit-band bit, and writing a value with bit[0] set to 0 writes a 0 to the bit-band bit.

Bits[31:1] of the alias word have no effect on the bit-band bit. Writing 0x01 has the same effect as writing 0xFF. Writing 0x00 has the same effect as writing 0x0E.

Reading a word in the alias region:

- 0x00000000 indicates that the targeted bit in the bit-band region is set to 0
- 0x00000001 indicates that the targeted bit in the bit-band region is set to 1

Directly Accessing a Bit-band Region

"Behavior of Memory Accesses" describes the behavior of direct byte, halfword, or word accesses to the bit-band regions.

12.4.2.6 Memory Endianness


The processor views memory as a linear collection of bytes numbered in ascending order from zero. For example, bytes 0–3 hold the first stored word, and bytes 4–7 hold the second stored word. "Little-endian Format" describes how words of data are stored in memory.

Little-endian Format

In little-endian format, the processor stores the least significant byte of a word at the lowest-numbered byte, and the most significant byte at the highest-numbered byte. For example:



Figure 12-5. Little-endian Format



12.4.2.7 Synchronization Primitives

The Cortex-M4 instruction set includes pairs of *synchronization primitives*. These provide a non-blocking mechanism that a thread or process can use to obtain exclusive access to a memory location. The software can use them to perform a guaranteed read-modify-write memory update sequence, or for a semaphore mechanism.

A pair of synchronization primitives comprises:

A Load-exclusive Instruction, used to read the value of a memory location, requesting exclusive access to that location.

A Store-Exclusive instruction, used to attempt to write to the same memory location, returning a status bit to a register. If this bit is:

- 0: It indicates that the thread or process gained exclusive access to the memory, and the write succeeds,
- 1: It indicates that the thread or process did not gain exclusive access to the memory, and no write is performed.

The pairs of Load-Exclusive and Store-Exclusive instructions are:

- The word instructions LDREX and STREX
- The halfword instructions LDREXH and STREXH
- The byte instructions LDREXB and STREXB.

The software must use a Load-Exclusive instruction with the corresponding Store-Exclusive instruction.

To perform an exclusive read-modify-write of a memory location, the software must:

- 1. Use a Load-Exclusive instruction to read the value of the location.
- 2. Update the value, as required.
- 3. Use a Store-Exclusive instruction to attempt to write the new value back to the memory location
- 4. Test the returned status bit. If this bit is:
 - 0: The read-modify-write completed successfully.
 - 1: No write was performed. This indicates that the value returned at step 1 might be out of date. The software must retry the read-modify-write sequence.

The software can use the synchronization primitives to implement a semaphore as follows:

- Use a Load-Exclusive instruction to read from the semaphore address to check whether the semaphore
 is free
- 2. If the semaphore is free, use a Store-Exclusive instruction to write the claim value to the semaphore address.



3. If the returned status bit from step 2 indicates that the Store-Exclusive instruction succeeded then the software has claimed the semaphore. However, if the Store-Exclusive instruction failed, another process might have claimed the semaphore after the software performed the first step.

The Cortex-M4 includes an exclusive access monitor, that tags the fact that the processor has executed a Load-Exclusive instruction. If the processor is part of a multiprocessor system, the system also globally tags the memory locations addressed by exclusive accesses by each processor.

The processor removes its exclusive access tag if:

- It executes a CLREX instruction
- It executes a Store-Exclusive instruction, regardless of whether the write succeeds.
- An exception occurs. This means that the processor can resolve semaphore conflicts between different threads.

In a multiprocessor implementation:

- Executing a CLREX instruction removes only the local exclusive access tag for the processor
- Executing a Store-Exclusive instruction, or an exception, removes the local exclusive access tags, and all global exclusive access tags for the processor.

For more information about the synchronization primitive instructions, see "LDREX and STREX" and "CLREX".

12.4.2.8 Programming Hints for the Synchronization Primitives

ISO/IEC C cannot directly generate the exclusive access instructions. CMSIS provides intrinsic functions for generation of these instructions:

Table 12-8. CMSIS Functions for Exclusive Access Instructions

Instruction	CMSIS Function
LDREX	uint32_tLDREXW (uint32_t *addr)
LDREXH	uint16_tLDREXH (uint16_t *addr)
LDREXB	uint8_tLDREXB (uint8_t *addr)
STREX	uint32_tSTREXW (uint32_t value, uint32_t *addr)
STREXH	uint32_tSTREXH (uint16_t value, uint16_t *addr)
STREXB	uint32_tSTREXB (uint8_t value, uint8_t *addr)
CLREX	voidCLREX (void)

The actual exclusive access instruction generated depends on the data type of the pointer passed to the intrinsic function. For example, the following C code generates the required LDREXB operation:

```
__ldrex((volatile char *) 0xFF);
```



12.4.3 Exception Model

This section describes the exception model.

12.4.3.1 Exception States

Each exception is in one of the following states:

Inactive

The exception is not active and not pending.

Pending

The exception is waiting to be serviced by the processor.

An interrupt request from a peripheral or from software can change the state of the corresponding interrupt to pending.

Active

An exception is being serviced by the processor but has not completed.

An exception handler can interrupt the execution of another exception handler. In this case, both exceptions are in the active state.

Active and Pending

The exception is being serviced by the processor and there is a pending exception from the same source.

12.4.3.2 Exception Types

The exception types are:

Reset

Reset is invoked on power up or a warm reset. The exception model treats reset as a special form of exception. When reset is asserted, the operation of the processor stops, potentially at any point in an instruction. When reset is deasserted, execution restarts from the address provided by the reset entry in the vector table. Execution restarts as privileged execution in Thread mode.

Non Maskable Interrupt (NMI)

A non maskable interrupt (NMI) can be signalled by a peripheral or triggered by software. This is the highest priority exception other than reset. It is permanently enabled and has a fixed priority of -2.

NMIs cannot be:

- Masked or prevented from activation by any other exception.
- Preempted by any exception other than Reset.

Hard Fault

A hard fault is an exception that occurs because of an error during exception processing, or because an exception cannot be managed by any other exception mechanism. Hard Faults have a fixed priority of -1, meaning they have higher priority than any exception with configurable priority.

Memory Management Fault (MemManage)

A Memory Management Fault is an exception that occurs because of a memory protection related fault. The MPU or the fixed memory protection constraints determines this fault, for both instruction and data memory transactions. This fault is used to abort instruction accesses to *Execute Never* (XN) memory regions, even if the MPU is disabled.

Bus Fault

A Bus Fault is an exception that occurs because of a memory related fault for an instruction or data memory transaction. This might be from an error detected on a bus in the memory system.



Usage Fault

A Usage Fault is an exception that occurs because of a fault related to an instruction execution. This includes:

- An undefined instruction
- An illegal unaligned access
- An invalid state on instruction execution
- An error on exception return.

The following can cause a Usage Fault when the core is configured to report them:

- An unaligned address on word and halfword memory access
- A division by zero.

SVCall

A *supervisor call* (SVC) is an exception that is triggered by the SVC instruction. In an OS environment, applications can use SVC instructions to access OS kernel functions and device drivers.

PendSV

PendSV is an interrupt-driven request for system-level service. In an OS environment, use PendSV for context switching when no other exception is active.

SysTick

A SysTick exception is an exception the system timer generates when it reaches zero. Software can also generate a SysTick exception. In an OS environment, the processor can use this exception as system tick.

Interrupt (IRQ)

A interrupt, or IRQ, is an exception signalled by a peripheral, or generated by a software request. All interrupts are asynchronous to instruction execution. In the system, peripherals use interrupts to communicate with the processor.

Table 12-9. Properties of the Different Exception Types

Exception Number ⁽¹⁾	Irq Number ⁽¹⁾	Exception Type	Priority	Vector Address or Offset ⁽²⁾	Activation
1	_	Reset	-3, the highest	0x00000004	Asynchronous
2	-14	NMI	-2	0x00000008	Asynchronous
3	-13	Hard fault	-1	0x000000C	_
4	-12	Memory management fault	Configurable (3)	0x00000010	Synchronous
5	-11	Bus fault	Configurable ⁽³⁾	0x00000014	Synchronous when precise, asynchronous when imprecise
6	-10	Usage fault	Configurable (3)	0x00000018	Synchronous
7–10	_	_	_	Reserved	_
11	-5	SVCall	Configurable (3)	0x0000002C	Synchronous
12–13	_	_	_	Reserved	_
14	-2	PendSV	Configurable (3)	0x00000038	Asynchronous
15	-1	SysTick	Configurable (3)	0x0000003C	Asynchronous
16 and above	0 and above	Interrupt (IRQ)	Configurable ⁽⁴⁾	0x00000040 and above ⁽⁵⁾	Asynchronous

Notes: 1. To simplify the software layer, the CMSIS only uses IRQ numbers and therefore uses negative values for exceptions other than interrupts. The IPSR returns the Exception number, see "Interrupt Program Status Register".

2. See "Vector Table" for more information



- 3. See "System Handler Priority Registers"
- 4. See "Interrupt Priority Registers"
- 5. Increasing in steps of 4.

For an asynchronous exception, other than reset, the processor can execute another instruction between when the exception is triggered and when the processor enters the exception handler.

Privileged software can disable the exceptions that Table 12-9 shows as having configurable priority, see:

- "System Handler Control and State Register"
- "Interrupt Clear-enable Registers".

For more information about hard faults, memory management faults, bus faults, and usage faults, see "Fault Handling".

12.4.3.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs)
 Interrupts IRQ0 to IRQ46 are the exceptions handled by ISRs.
- Fault Handlers
 Hard fault, memory management fault, usage fault, bus fault are fault exceptions handled by the fault handlers.
- System Handlers
 NMI, PendSV, SVCall SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

12.4.3.4 Vector Table

The vector table contains the reset value of the stack pointer, and the start addresses, also called exception vectors, for all exception handlers. Figure 12-6 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code.



Figure 12-6. Vector Table

Exception number	IRQ number	Offset	Vector
255	239	0x03FC	IRQ239
18 17 16 15 14 13 12 11 10 9 8	2 1 0 -1 -2	0x004C 0x004C 0x0048 0x0044 0x0040 0x003C 0x0038	IRQ2 IRQ1 IRQ0 SysTick PendSV Reserved Reserved for Debug SVCall
6	-10	0x0018	Usage fault
5	-11	0x0014	Bus fault
4	-12	0x0010	Memory management fault
3	-13	0x000C	Hard fault
2	-14	0x0008	NMI
1		0x0004	Reset
		0x000x	Initial SP value

On system reset, the vector table is fixed at address 0x00000000. Privileged software can write to the SCB_VTOR to relocate the vector table start address to a different memory location, in the range 0x00000080 to 0x3FFFF80, see "Vector Table Offset Register".

12.4.3.5 Exception Priorities

As Table 12-9 shows, all exceptions have an associated priority, with:

- A lower priority value indicating a higher priority
- Configurable priorities for all exceptions except Reset, Hard fault and NMI.

If the software does not configure any priorities, then all exceptions with a configurable priority have a priority of 0. For information about configuring exception priorities see "System Handler Priority Registers", and "Interrupt Priority Registers".

Note: Configurable priority values are in the range 0–15. This means that the Reset, Hard fault, and NMI exceptions, with fixed negative priority values, always have higher priority than any other exception.

For example, assigning a higher priority value to IRQ[0] and a lower priority value to IRQ[1] means that IRQ[1] has higher priority than IRQ[0]. If both IRQ[1] and IRQ[0] are asserted, IRQ[1] is processed before IRQ[0].

If multiple pending exceptions have the same priority, the pending exception with the lowest exception number takes precedence. For example, if both IRQ[0] and IRQ[1] are pending and have the same priority, then IRQ[0] is processed before IRQ[1].



When the processor is executing an exception handler, the exception handler is preempted if a higher priority exception occurs. If an exception occurs with the same priority as the exception being handled, the handler is not preempted, irrespective of the exception number. However, the status of the new interrupt changes to pending.

12.4.3.6 Interrupt Priority Grouping

To increase priority control in systems with interrupts, the NVIC supports priority grouping. This divides each interrupt priority register entry into two fields:

- An upper field that defines the group priority
- A lower field that defines a subpriority within the group.

Only the group priority determines preemption of interrupt exceptions. When the processor is executing an interrupt exception handler, another interrupt with the same group priority as the interrupt being handled does not preempt the handler.

If multiple pending interrupts have the same group priority, the subpriority field determines the order in which they are processed. If multiple pending interrupts have the same group priority and subpriority, the interrupt with the lowest IRQ number is processed first.

For information about splitting the interrupt priority fields into group priority and subpriority, see "Application Interrupt and Reset Control Register".

12.4.3.7 Exception Entry and Return

Descriptions of exception handling use the following terms:

Preemption

When the processor is executing an exception handler, an exception can preempt the exception handler if its priority is higher than the priority of the exception being handled. See "Interrupt Priority Grouping" for more information about preemption by an interrupt.

When one exception preempts another, the exceptions are called nested exceptions. See "Exception Entry" more information.

Return

This occurs when the exception handler is completed, and:

- There is no pending exception with sufficient priority to be serviced
- The completed exception handler was not handling a late-arriving exception.

The processor pops the stack and restores the processor state to the state it had before the interrupt occurred. See "Exception Return" for more information.

Tail-chaining

This mechanism speeds up exception servicing. On completion of an exception handler, if there is a pending exception that meets the requirements for exception entry, the stack pop is skipped and control transfers to the new exception handler.

Late-arriving

This mechanism speeds up preemption. If a higher priority exception occurs during state saving for a previous exception, the processor switches to handle the higher priority exception and initiates the vector fetch for that exception. State saving is not affected by late arrival because the state saved is the same for both exceptions. Therefore the state saving continues uninterrupted. The processor can accept a late arriving exception until the first instruction of the exception handler of the original exception enters the execute stage of the processor. On return from the exception handler of the late-arriving exception, the normal tail-chaining rules apply.

Exception Entry



An Exception entry occurs when there is a pending exception with sufficient priority and either the processor is in Thread mode, or the new exception is of a higher priority than the exception being handled, in which case the new exception preempts the original exception.

When one exception preempts another, the exceptions are nested.

Sufficient priority means that the exception has more priority than any limits set by the mask registers, see "Exception Mask Registers". An exception with less priority than this is pending but is not handled by the processor.

When the processor takes an exception, unless the exception is a tail-chained or a late-arriving exception, the processor pushes information onto the current stack. This operation is referred as *stacking* and the structure of eight data words is referred to as *stack frame*.

When using floating-point routines, the Cortex-M4 processor automatically stacks the architected floating-point state on exception entry. Figure 12-7 "Exception Stack Frame" shows the Cortex-M4 stack frame layout when floating-point state is preserved on the stack as the result of an interrupt or an exception.

Note: Where stack space for floating-point state is not allocated, the stack frame is the same as that of ARMv7-M implementations without an FPU. Figure 12-7 "Exception Stack Frame" shows this stack frame also.




Figure 12-7. Exception Stack Frame

Immediately after stacking, the stack pointer indicates the lowest address in the stack frame. The alignment of the stack frame is controlled via the STKALIGN bit of the Configuration Control Register (CCR).

The stack frame includes the return address. This is the address of the next instruction in the interrupted program. This value is restored to the PC at exception return so that the interrupted program resumes.



In parallel to the stacking operation, the processor performs a vector fetch that reads the exception handler start address from the vector table. When stacking is complete, the processor starts executing the exception handler. At the same time, the processor writes an EXC_RETURN value to the LR. This indicates which stack pointer corresponds to the stack frame and what operation mode the processor was in before the entry occurred.

If no higher priority exception occurs during the exception entry, the processor starts executing the exception handler and automatically changes the status of the corresponding pending interrupt to active.

If another higher priority exception occurs during the exception entry, the processor starts executing the exception handler for this exception and does not change the pending status of the earlier exception. This is the late arrival case.

Exception Return

An Exception return occurs when the processor is in Handler mode and executes one of the following instructions to load the EXC RETURN value into the PC:

- An LDM or POP instruction that loads the PC
- An LDR instruction with the PC as the destination.
- A BX instruction using any register.

EXC_RETURN is the value loaded into the LR on exception entry. The exception mechanism relies on this value to detect when the processor has completed an exception handler. The lowest five bits of this value provide information on the return stack and processor mode. Table 12-10 shows the EXC_RETURN values with a description of the exception return behavior.

All EXC_RETURN values have bits[31:5] set to one. When this value is loaded into the PC, it indicates to the processor that the exception is complete, and the processor initiates the appropriate exception return sequence.

Table 12-10. Exception Return Behavior

EXC_RETURN[31:0]	Description
0xFFFFFF1	Return to Handler mode, exception return uses non-floating-point state from the MSP and execution uses MSP after return.
0xFFFFFF9	Return to Thread mode, exception return uses state from MSP and execution uses MSP after return.
0xFFFFFFD	Return to Thread mode, exception return uses state from the PSP and execution uses PSP after return.
0xFFFFFE1	Return to Handler mode, exception return uses floating-point-state from MSP and execution uses MSP after return.
0xFFFFFE9	Return to Thread mode, exception return uses floating-point state from MSP and execution uses MSP after return.
0xFFFFFED	Return to Thread mode, exception return uses floating-point state from PSP and execution uses PSP after return.

12.4.3.8 Fault Handling

Faults are a subset of the exceptions, see "Exception Model". The following generate a fault:

- A bus error on:
 - An instruction fetch or vector table load
 - A data access
- An internally-detected error such as an undefined instruction
- An attempt to execute an instruction from a memory region marked as Non-Executable (XN).
- A privilege violation or an attempt to access an unmanaged region causing an MPU fault.



Fault Types

Table 12-11 shows the types of fault, the handler used for the fault, the corresponding fault status register, and the register bit that indicates that the fault has occurred. See "Configurable Fault Status Register" for more information about the fault status registers.

Table 12-11. Faults

Fault	Handler	Bit Name	Fault Status Register	
Bus error on a vector read	Liend for the	VECTTBL	Wilson Fred Otatos Danistani	
Fault escalated to a hard fault	Hard fault	FORCED	"Hard Fault Status Register"	
MPU or default memory map mismatch:		_	-	
on instruction access		IACCVIOL ⁽¹⁾		
on data access	Memory	DACCVIOL ⁽²⁾		
during exception stacking	management fault	MSTKERR	"MMFSR: Memory Management Fault Status Subregister"	
during exception unstacking		MUNSTKERR	- Cubi oglicioi	
during lazy floating-point state preservation		MLSPERR ⁽³⁾		
Bus error:		_	-	
during exception stacking	Bus fault	STKERR		
during exception unstacking		UNSTKERR		
during instruction prefetch		IBUSERR	"BFSR: Bus Fault Status Subregister"	
during lazy floating-point state preservation		LSPERR ⁽³⁾	Brok. Bus rault Status Subregister	
Precise data bus error		PRECISERR		
Imprecise data bus error		IMPRECISERR		
Attempt to access a coprocessor		NOCP		
Undefined instruction		UNDEFINSTR		
Attempt to enter an invalid instruction set state	Usage fault	INVSTATE	#UFOD: Use as Foods Obstace Only as sisted.	
Invalid EXC_RETURN value		INVPC	"UFSR: Usage Fault Status Subregister"	
Illegal unaligned load or store		UNALIGNED		
Divide By 0		DIVBYZERO		

Notes: 1. Occurs on an access to an XN region even if the processor does not include an MPU or the MPU is disabled.

- 2. Attempt to use an instruction set other than the Thumb instruction set, or return to a non load/store-multiple instruction with ICI continuation.
- 3. Only present in a Cortex-M4F device

Fault Escalation and Hard Faults

All faults exceptions except for hard fault have configurable exception priority, see "System Handler Priority Registers". The software can disable the execution of the handlers for these faults, see "System Handler Control and State Register".

Usually, the exception priority, together with the values of the exception mask registers, determines whether the processor enters the fault handler, and whether a fault handler can preempt another fault handler, as described in "Exception Model".

In some situations, a fault with configurable priority is treated as a hard fault. This is called *priority escalation*, and the fault is described as *escalated to hard fault*. Escalation to hard fault occurs when:



- A fault handler causes the same kind of fault as the one it is servicing. This escalation to hard fault occurs because a fault handler cannot preempt itself; it must have the same priority as the current priority level.
- A fault handler causes a fault with the same or lower priority as the fault it is servicing. This is because the handler for the new fault cannot preempt the currently executing fault handler.
- An exception handler causes a fault for which the priority is the same as or lower than the currently executing exception.
- A fault occurs and the handler for that fault is not enabled.

If a bus fault occurs during a stack push when entering a bus fault handler, the bus fault does not escalate to a hard fault. This means that if a corrupted stack causes a fault, the fault handler executes even though the stack push for the handler failed. The fault handler operates but the stack contents are corrupted.

Note: Only Reset and NMI can preempt the fixed priority hard fault. A hard fault can preempt any exception other than Reset, NMI, or another hard fault.

Fault Status Registers and Fault Address Registers

The fault status registers indicate the cause of a fault. For bus faults and memory management faults, the fault address register indicates the address accessed by the operation that caused the fault, as shown in Table 12-12.

Table 12-12. Fault Status and Fault Address Registers

Handler	Status Register Name	Address Register Name	Register Description
Hard fault	SCB_HFSR	_	"Hard Fault Status Register"
Memory management fault	MMFSR	SCB_MMFAR	"MMFSR: Memory Management Fault Status Subregister" "MemManage Fault Address Register"
Bus fault	BFSR	SCB_BFAR	"BFSR: Bus Fault Status Subregister" "Bus Fault Address Register"
Usage fault	UFSR	-	"UFSR: Usage Fault Status Subregister"

Lockup

The processor enters a lockup state if a hard fault occurs when executing the NMI or hard fault handlers. When the processor is in lockup state, it does not execute any instructions. The processor remains in lockup state until either:

- It is reset
- An NMI occurs
- It is halted by a debugger.

Note: If the lockup state occurs from the NMI handler, a subsequent NMI does not cause the processor to leave the lockup state.



12.5 Power Management

The Cortex-M4 processor sleep modes reduce the power consumption:

- Sleep mode stops the processor clock
- Deep sleep mode stops the system clock and switches off the PLL and flash memory.

The SLEEPDEEP bit of the SCR selects which sleep mode is used; see "System Control Register".

This section describes the mechanisms for entering sleep mode, and the conditions for waking up from sleep mode.

12.5.1 Entering Sleep Mode

This section describes the mechanisms software can use to put the processor into sleep mode.

The system can generate spurious wakeup events, for example a debug operation wakes up the processor. Therefore, the software must be able to put the processor back into sleep mode after such an event. A program might have an idle loop to put the processor back to sleep mode.

12.5.1.1 Wait for Interrupt

The *wait for interrupt* instruction, WFI, causes immediate entry to sleep mode. When the processor executes a WFI instruction it stops executing instructions and enters sleep mode. See "WFI" for more information.

12.5.1.2 Wait for Event

The *wait for event* instruction, WFE, causes entry to sleep mode conditional on the value of an one-bit event register. When the processor executes a WFE instruction, it checks this register:

- If the register is 0, the processor stops executing instructions and enters sleep mode
- If the register is 1, the processor clears the register to 0 and continues executing instructions without entering sleep mode.

See "WFE" for more information.

12.5.1.3 Sleep-on-exit

If the SLEEPONEXIT bit of the SCR is set to 1 when the processor completes the execution of an exception handler, it returns to Thread mode and immediately enters sleep mode. Use this mechanism in applications that only require the processor to run when an exception occurs.

12.5.2 Wakeup from Sleep Mode

The conditions for the processor to wake up depend on the mechanism that cause it to enter sleep mode.

12.5.2.1 Wakeup from WFI or Sleep-on-exit

Normally, the processor wakes up only when it detects an exception with sufficient priority to cause exception entry.

Some embedded systems might have to execute system restore tasks after the processor wakes up, and before it executes an interrupt handler. To achieve this, set the PRIMASK bit to 1 and the FAULTMASK bit to 0. If an interrupt arrives that is enabled and has a higher priority than the current exception priority, the processor wakes up but does not execute the interrupt handler until the processor sets PRIMASK to zero. For more information about PRIMASK and FAULTMASK, see "Exception Mask Registers".



12.5.2.2 Wakeup from WFE

The processor wakes up if:

- It detects an exception with sufficient priority to cause an exception entry
- It detects an external event signal. See "External Event Input"
- In a multiprocessor system, another processor in the system executes an SEV instruction.

In addition, if the SEVONPEND bit in the SCR is set to 1, any new pending interrupt triggers an event and wakes up the processor, even if the interrupt is disabled or has insufficient priority to cause an exception entry. For more information about the SCR, see "System Control Register".

12.5.2.3 External Event Input

The processor provides an external event input signal. Peripherals can drive this signal, either to wake the processor from WFE, or to set the internal WFE event register to 1 to indicate that the processor must not enter sleep mode on a later WFE instruction. See "Wait for Event" for more information.

12.5.3 Power Management Programming Hints

ISO/IEC C cannot directly generate the WFI and WFE instructions. The CMSIS provides the following functions for these instructions:

```
void __WFE(void) // Wait for Event
void __WFI(void) // Wait for Interrupt
```



12.6 Cortex-M4 Instruction Set

12.6.1 Instruction Set Summary

The processor implements a version of the Thumb instruction set. Table 12-13 lists the supported instructions.

- Angle brackets, <>, enclose alternative forms of the operand
- Braces, {}, enclose optional operands
- The Operands column is not exhaustive
- Op2 is a flexible second operand that can be either a register or a constant
- Most instructions can use an optional condition code suffix.

For more information on the instructions and operands, see the instruction descriptions.

Table 12-13. Cortex-M4 Instructions

Mnemonic	Operands	Description	Flags
ADC, ADCS	{Rd,} Rn, Op2	Add with Carry	N,Z,C,V
ADD, ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD, ADDW	{Rd,} Rn, #imm12	Add	N,Z,C,V
ADR	Rd, label	Load PC-relative address	_
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR, ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic Shift Right	N,Z,C
В	label	Branch	_
BFC	Rd, #lsb, #width	Bit Field Clear	_
BFI	Rd, Rn, #lsb, #width	Bit Field Insert	_
BIC, BICS	{Rd,} Rn, Op2	Bit Clear	N,Z,C
BKPT	#imm	Breakpoint	_
BL	label	Branch with Link	_
BLX	Rm	Branch indirect with Link	_
вх	Rm	Branch indirect	_
CBNZ	Rn, label	Compare and Branch if Non Zero	_
CBZ	Rn, label	Compare and Branch if Zero	_
CLREX	_	Clear Exclusive	_
CLZ	Rd, Rm	Count leading zeros	_
CMN	Rn, Op2	Compare Negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change Processor State, Disable Interrupts	_
CPSIE	i	Change Processor State, Enable Interrupts	_
DMB	-	Data Memory Barrier	_
DSB	-	Data Synchronization Barrier	_
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction Synchronization Barrier	-
IT	-	If-Then condition block	_
LDM	Rn{!}, reglist	Load Multiple registers, increment after	_



Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
LDMDB, LDMEA	Rn{!}, reglist	Load Multiple registers, decrement before	_
LDMFD, LDMIA	Rn{!}, reglist	Load Multiple registers, increment after	_
LDR	Rt, [Rn, #offset]	Load Register with word	_
LDRB, LDRBT	Rt, [Rn, #offset]	Load Register with byte	_
LDRD	Rt, Rt2, [Rn, #offset]	Load Register with two bytes	_
LDREX	Rt, [Rn, #offset]	Load Register Exclusive	_
LDREXB	Rt, [Rn]	Load Register Exclusive with byte	_
LDREXH	Rt, [Rn]	Load Register Exclusive with halfword	_
LDRH, LDRHT	Rt, [Rn, #offset]	Load Register with halfword	_
LDRSB, DRSBT	Rt, [Rn, #offset]	Load Register with signed byte	_
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load Register with signed halfword	_
LDRT	Rt, [Rn, #offset]	Load Register with word	_
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical Shift Left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical Shift Right	N,Z,C
MLA	Rd, Rn, Rm, Ra	Multiply with Accumulate, 32-bit result	_
MLS	Rd, Rn, Rm, Ra	Multiply and Subtract, 32-bit result	_
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOVT	Rd, #imm16	Move Top	_
MOVW, MOV	Rd, #imm16	Move 16-bit constant	N,Z,C
MRS	Rd, spec_reg	Move from special register to general register	_
MSR	spec_reg, Rm	Move from general register to special register	N,Z,C,V
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP	_	No Operation	_
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
PKHTB, PKHBT	{Rd,} Rn, Rm, Op2	Pack Halfword	_
POP	reglist	Pop registers from stack	_
PUSH	reglist	Push registers onto stack	_
QADD	{Rd,} Rn, Rm	Saturating double and Add	Q
QADD16	{Rd,} Rn, Rm	Saturating Add 16	_
QADD8	{Rd,} Rn, Rm	Saturating Add 8	_
QASX	{Rd,} Rn, Rm	Saturating Add and Subtract with Exchange	
QDADD	{Rd,} Rn, Rm	Saturating Add	Q
QDSUB	{Rd,} Rn, Rm	Saturating double and Subtract	Q
QSAX	{Rd,} Rn, Rm	Saturating Subtract and Add with Exchange	_
QSUB	{Rd,} Rn, Rm	Saturating Subtract	Q



Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
QSUB16	{Rd,} Rn, Rm	Saturating Subtract 16	-
QSUB8	{Rd,} Rn, Rm	Saturating Subtract 8	-
RBIT	Rd, Rn	Reverse Bits	-
REV	Rd, Rn	Reverse byte order in a word	_
REV16	Rd, Rn	Reverse byte order in each halfword	_
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	-
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate Right	N,Z,C
RRX, RRXS	Rd, Rm	Rotate Right with Extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse Subtract	N,Z,C,V
SADD16	{Rd,} Rn, Rm	Signed Add 16	GE
SADD8	{Rd,} Rn, Rm	Signed Add 8 and Subtract with Exchange	GE
SASX	{Rd,} Rn, Rm	Signed Add	GE
SBC, SBCS	{Rd,} Rn, Op2	Subtract with Carry	N,Z,C,V
SBFX	Rd, Rn, #lsb, #width	Signed Bit Field Extract	_
SDIV	{Rd,} Rn, Rm	Signed Divide	_
SEL	{Rd,} Rn, Rm	Select bytes	_
SEV	_	Send Event	_
SHADD16	{Rd,} Rn, Rm	Signed Halving Add 16	_
SHADD8	{Rd,} Rn, Rm	Signed Halving Add 8	_
SHASX	{Rd,} Rn, Rm	Signed Halving Add and Subtract with Exchange	_
SHSAX	{Rd,} Rn, Rm	Signed Halving Subtract and Add with Exchange	_
SHSUB16	{Rd,} Rn, Rm	Signed Halving Subtract 16	_
SHSUB8	{Rd,} Rn, Rm	Signed Halving Subtract 8	_
SMLABB, SMLABT, SMLATB, SMLATT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Long (halfwords)	Q
SMLAD, SMLADX	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Dual	Q
SMLAL	RdLo, RdHi, Rn, Rm	Signed Multiply with Accumulate (32 \times 32 + 64), 64-bit result	_
SMLALBB, SMLALBT, SMLALTB, SMLALTT	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long, halfwords	_
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long Dual	-
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate, word by halfword	Q
SMLSD	Rd, Rn, Rm, Ra	Signed Multiply Subtract Dual	Q
SMLSLD	RdLo, RdHi, Rn, Rm	Signed Multiply Subtract Long Dual	
SMMLA	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Accumulate	_
SMMLS, SMMLR	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Subtract	_
SMMUL, SMMULR	{Rd,} Rn, Rm	Signed Most significant word Multiply	_
SMUAD	{Rd,} Rn, Rm	Signed dual Multiply Add	Q

Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
SMULBB, SMULBT SMULTB, SMULTT	{Rd,} Rn, Rm	Signed Multiply (halfwords)	-
SMULL	RdLo, RdHi, Rn, Rm	Signed Multiply (32 × 32), 64-bit result	_
SMULWB, SMULWT	{Rd,} Rn, Rm	Signed Multiply word by halfword	_
SMUSD, SMUSDX	{Rd,} Rn, Rm	Signed dual Multiply Subtract	_
SSAT	Rd, #n, Rm {,shift #s}	Signed Saturate	Q
SSAT16	Rd, #n, Rm	Signed Saturate 16	Q
SSAX	{Rd,} Rn, Rm	Signed Subtract and Add with Exchange	GE
SSUB16	{Rd,} Rn, Rm	Signed Subtract 16	_
SSUB8	{Rd,} Rn, Rm	Signed Subtract 8	_
STM	Rn{!}, reglist	Store Multiple registers, increment after	_
STMDB, STMEA	Rn{!}, reglist	Store Multiple registers, decrement before	_
STMFD, STMIA	Rn{!}, reglist	Store Multiple registers, increment after	_
STR	Rt, [Rn, #offset]	Store Register word	_
STRB, STRBT	Rt, [Rn, #offset]	Store Register byte	_
STRD	Rt, Rt2, [Rn, #offset]	Store Register two words	_
STREX	Rd, Rt, [Rn, #offset]	Store Register Exclusive	_
STREXB	Rd, Rt, [Rn]	Store Register Exclusive byte	_
STREXH	Rd, Rt, [Rn]	Store Register Exclusive halfword	_
STRH, STRHT	Rt, [Rn, #offset]	Store Register halfword	_
STRT	Rt, [Rn, #offset]	Store Register word	_
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V
SUB, SUBW	{Rd,} Rn, #imm12	Subtract	N,Z,C,V
SVC	#imm	Supervisor Call	_
SXTAB	{Rd,} Rn, Rm,{,ROR #}	Extend 8 bits to 32 and add	_
SXTAB16	{Rd,} Rn, Rm,{,ROR #}	Dual extend 8 bits to 16 and add	_
SXTAH	{Rd,} Rn, Rm,{,ROR #}	Extend 16 bits to 32 and add	_
SXTB16	{Rd,} Rm {,ROR #n}	Signed Extend Byte 16	_
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	_
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	_
TBB	[Rn, Rm]	Table Branch Byte	_
ТВН	[Rn, Rm, LSL #1]	Table Branch Halfword	_
TEQ	Rn, Op2	Test Equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C
UADD16	{Rd,} Rn, Rm	Unsigned Add 16	GE
UADD8	{Rd,} Rn, Rm	Unsigned Add 8	GE
USAX	{Rd,} Rn, Rm	Unsigned Subtract and Add with Exchange	GE



Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
UHADD16	{Rd,} Rn, Rm	Unsigned Halving Add 16	_
UHADD8	{Rd,} Rn, Rm	Unsigned Halving Add 8	_
UHASX	{Rd,} Rn, Rm	Unsigned Halving Add and Subtract with Exchange	_
UHSAX	{Rd,} Rn, Rm	Unsigned Halving Subtract and Add with Exchange	_
UHSUB16	{Rd,} Rn, Rm	Unsigned Halving Subtract 16	_
UHSUB8	{Rd,} Rn, Rm	Unsigned Halving Subtract 8	_
UBFX	Rd, Rn, #Isb, #width	Unsigned Bit Field Extract	_
UDIV	{Rd,} Rn, Rm	Unsigned Divide	_
UMAAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply Accumulate Accumulate Long ($32 \times 32 + 32 + 32$), 64-bit result	_
UMLAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply with Accumulate (32 × 32 + 64), 64-bit result	_
UMULL	RdLo, RdHi, Rn, Rm	Unsigned Multiply (32 × 32), 64-bit result	_
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	_
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	_
UQASX	{Rd,} Rn, Rm	Unsigned Saturating Add and Subtract with Exchange	_
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	_
UQSUB16	{Rd,} Rn, Rm	Unsigned Saturating Subtract 16	_
UQSUB8	{Rd,} Rn, Rm	Unsigned Saturating Subtract 8	_
USAD8	{Rd,} Rn, Rm	Unsigned Sum of Absolute Differences	_
USADA8	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	_
USAT	Rd, #n, Rm {,shift #s}	Unsigned Saturate	Q
USAT16	Rd, #n, Rm	Unsigned Saturate 16	Q
UASX	{Rd,} Rn, Rm	Unsigned Add and Subtract with Exchange	GE
USUB16	{Rd,} Rn, Rm	Unsigned Subtract 16	GE
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	GE
UXTAB	{Rd,} Rn, Rm,{,ROR #}	Rotate, extend 8 bits to 32 and Add	_
UXTAB16	{Rd,} Rn, Rm,{,ROR #}	Rotate, dual extend 8 bits to 16 and Add	_
UXTAH	{Rd,} Rn, Rm,{,ROR #}	Rotate, unsigned extend and Add Halfword	_
UXTB	{Rd,} Rm {,ROR #n}	Zero extend a byte	_
UXTB16	{Rd,} Rm {,ROR #n}	Unsigned Extend Byte 16	_
UXTH	{Rd,} Rm {,ROR #n}	Zero extend a halfword	_
VABS.F32	Sd, Sm	Floating-point Absolute	_
VADD.F32	{Sd,} Sn, Sm	Floating-point Add	_
VCMP.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero	FPSCR
VCMPE.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check	FPSCR
VCVT.S32.F32	Sd, Sm	Convert between floating-point and integer	_

Table 12-13. Cortex-M4 Instructions (Continued)

Mnemonic	Operands	Description	Flags
VCVT.S16.F32	Sd, Sd, #fbits	Convert between floating-point and fixed point	_
VCVTR.S32.F32	Sd, Sm	Convert between floating-point and integer with rounding -	
VCVT <b h>.F32.F16</b h>	Sd, Sm	Converts half-precision value to single-precision	_
VCVTT <b t>.F32.F16</b t>	Sd, Sm	Converts single-precision register to half-precision	_
VDIV.F32	{Sd,} Sn, Sm	Floating-point Divide	_
VFMA.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Accumulate	_
VFNMA.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Accumulate	_
VFMS.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Subtract	_
VFNMS.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Subtract	_
VLDM.F<32 64>	Rn{!}, list	Load Multiple extension registers	_
VLDR.F<32 64>	<dd sd>, [Rn]</dd sd>	Load an extension register from memory	-
VLMA.F32	{Sd,} Sn, Sm	Floating-point Multiply Accumulate	_
VLMS.F32	{Sd,} Sn, Sm	Floating-point Multiply Subtract	_
VMOV.F32	Sd, #imm	Floating-point Move immediate	_
VMOV	Sd, Sm	Floating-point Move register	_
VMOV	Sn, Rt	Copy ARM core register to single precision	_
VMOV	Sm, Sm1, Rt, Rt2	Copy 2 ARM core registers to 2 single precision	_
VMOV	Dd[x], Rt	Copy ARM core register to scalar	_
VMOV	Rt, Dn[x]	Copy scalar to ARM core register	_
VMRS	Rt, FPSCR	Move FPSCR to ARM core register or APSR	N,Z,C,V
VMSR	FPSCR, Rt	Move to FPSCR from ARM Core register	FPSCR
VMUL.F32	{Sd,} Sn, Sm	Floating-point Multiply	_
VNEG.F32	Sd, Sm	Floating-point Negate	_
VNMLA.F32	Sd, Sn, Sm	Floating-point Multiply and Add	_
VNMLS.F32	Sd, Sn, Sm	Floating-point Multiply and Subtract	_
VNMUL	{Sd,} Sn, Sm	Floating-point Multiply	_
VPOP	list	Pop extension registers	_
VPUSH	list	Push extension registers	_
VSQRT.F32	Sd, Sm	Calculates floating-point Square Root	_
VSTM	Rn{!}, list	Floating-point register Store Multiple	_
VSTR.F<32 64>	Sd, [Rn]	Stores an extension register to memory	-
VSUB.F<32 64>	{Sd,} Sn, Sm	Floating-point Subtract	_
WFE	_	Wait For Event	_
WFI	_	Wait For Interrupt	_



12.6.2 CMSIS Functions

ISO/IEC cannot directly access some Cortex-M4 instructions. This section describes intrinsic functions that can generate these instructions, provided by the CMIS and that might be provided by a C compiler. If a C compiler does not support an appropriate intrinsic function, the user might have to use inline assembler to access some instructions.

The CMSIS provides the following intrinsic functions to generate instructions that ISO/IEC C code cannot directly access:

Table 12-14. CMSIS Functions to Generate some Cortex-M4 Instructions

Instruction	CMSIS Function
CPSIE I	voidenable_irq(void)
CPSID I	voiddisable_irq(void)
CPSIE F	voidenable_fault_irq(void)
CPSID F	voiddisable_fault_irq(void)
ISB	voidISB(void)
DSB	voidDSB(void)
DMB	voidDMB(void)
REV	uint32_tREV(uint32_t int value)
REV16	uint32_tREV16(uint32_t int value)
REVSH	uint32_tREVSH(uint32_t int value)
RBIT	uint32_tRBIT(uint32_t int value)
SEV	voidSEV(void)
WFE	voidWFE(void)
WFI	voidWFI(void)

The CMSIS also provides a number of functions for accessing the special registers using MRS and MSR instructions:

Table 12-15. CMSIS Intrinsic Functions to Access the Special Registers

Special Register	Access	CMSIS Function
PRIMASK	Read	uint32_tget_PRIMASK (void)
FRIIVIASK	Write	voidset_PRIMASK (uint32_t value)
FAULTMASK	Read	uint32_tget_FAULTMASK (void
FAULTWASK	Write	voidset_FAULTMASK (uint32_t value)
BASEPRI	Read	uint32_tget_BASEPRI (void)
DASEPRI	Write	voidset_BASEPRI (uint32_t value)
CONTROL	Read	uint32_tget_CONTROL (void)
CONTROL	Write	voidset_CONTROL (uint32_t value)
MCD	Read	uint32_tget_MSP (void)
MSP	Write	voidset_MSP (uint32_t TopOfMainStack)
PSP	Read	uint32_tget_PSP (void)
FOF	Write	voidset_PSP (uint32_t TopOfProcStack)

12.6.3 Instruction Descriptions

12.6.3.1 Operands

An instruction operand can be an ARM register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. When there is a destination register in the instruction, it is usually specified before the operands.

Operands in some instructions are flexible, can either be a register or a constant. See "Flexible Second Operand".

12.6.3.2 Restrictions when Using PC or SP

Many instructions have restrictions on whether the *Program Counter* (PC) or *Stack Pointer* (SP) for the operands or destination register can be used. See instruction descriptions for more information.

Note: Bit[0] of any address written to the PC with a BX, BLX, LDM, LDR, or POP instruction must be 1 for correct execution, because this bit indicates the required instruction set, and the Cortex-M4 processor only supports Thumb instructions.

12.6.3.3 Flexible Second Operand

Many general data processing instructions have a flexible second operand. This is shown as *Operand2* in the descriptions of the syntax of each instruction.

Operand2 can be a:

- "Constant"
- "Register with Optional Shift"

Constant

Specify an Operand2 constant in the form:

#constant

where constant can be:

- Any constant that can be produced by shifting an 8-bit value left by any number of bits within a 32-bit word
- Any constant of the form 0x00XY00XY
- Any constant of the form 0xXY00XY00
- Any constant of the form 0xXYXYXYXY.

Note: In the constants shown above, X and Y are hexadecimal digits.

In addition, in a small number of instructions, *constant* can take a wider range of values. These are described in the individual instruction descriptions.

When an Operand2 constant is used with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[31] of the constant, if the constant is greater than 255 and can be produced by shifting an 8-bit value. These instructions do not affect the carry flag if *Operand2* is any other constant.

Instruction Substitution

The assembler might be able to produce an equivalent instruction in cases where the user specifies a constant that is not permitted. For example, an assembler might assemble the instruction CMP Rd, #0xFFFFFFE as the equivalent instruction CMN Rd, #0x2.



Register with Optional Shift

Specify an Operand2 register in the form:

```
Rm {, shift}
```

where:

Rm is the register holding the data for the second operand. shift is an optional shift to be applied to *Rm*. It can be one of:

ASR #n arithmetic shift right n bits, $1 \le n \le 32$. LSL #n logical shift left n bits, $1 \le n \le 31$. LSR #n logical shift right n bits, $1 \le n \le 32$. ROR #n rotate right n bits, $1 \le n \le 31$. RRX rotate right one bit, with extend.

- if omitted, no shift occurs, equivalent to LSL #0.

If the user omits the shift, or specifies LSL #0, the instruction uses the value in Rm.

If the user specifies a shift, the shift is applied to the value in Rm, and the resulting 32-bit value is used by the instruction. However, the contents in the register Rm remains unchanged. Specifying a register with shift also updates the carry flag when used with certain instructions. For information on the shift operations and how they affect the carry flag, see "Flexible Second Operand".

12.6.3.4 Shift Operations

Register shift operations move the bits in a register left or right by a specified number of bits, the *shift length*. Register shift can be performed:

- Directly by the instructions ASR, LSR, LSL, ROR, and RRX, and the result is written to a destination register
- During the calculation of *Operand2* by the instructions that specify the second operand as a register with shift. See "Flexible Second Operand". The result is used by the instruction.

The permitted shift lengths depend on the shift type and the instruction. If the shift length is 0, no shift occurs. Register shift operations update the carry flag except when the specified shift length is 0. The following subsections describe the various shift operations and how they affect the carry flag. In these descriptions, *Rm* is the register containing the value to be shifted, and *n* is the shift length.

ASR

Arithmetic shift right by n bits moves the left-hand 32-n bits of the register, Rm, to the right by n places, into the right-hand 32-n bits of the result. And it copies the original bit[31] of the register into the left-hand n bits of the result. See Figure 12-8.


The ASR #n operation can be used to divide the value in the register Rm by 2^n , with the result being rounded towards negative-infinity.

When the instruction is ASRS or when ASR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[*n*-1], of the register *Rm*.

- If n is 32 or more, then all the bits in the result are set to the value of bit[31] of Rm.
- If n is 32 or more and the carry flag is updated, it is updated to the value of bit[31] of Rm.



Figure 12-8. ASR #3



LSR


Logical shift right by n bits moves the left-hand 32-n bits of the register Rm, to the right by *n* places, into the right-hand 32-n bits of the result. And it sets the left-hand n bits of the result to 0. See Figure 12-9.

The LSR #n operation can be used to divide the value in the register Rm by 2^n , if the value is regarded as an unsigned integer.

When the instruction is LSRS or when LSR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[n-1], of the register Rm.

- If n is 32 or more, then all the bits in the result are cleared to 0.
- If n is 33 or more and the carry flag is updated, it is updated to 0.

Figure 12-9. LSR #3



LSL

Logical shift left by *n* bits moves the right-hand 32-n bits of the register Rm, to the left by *n* places, into the left-hand 32-n bits of the result; and it sets the right-hand *n* bits of the result to 0. See Figure 12-10.

The LSL #n operation can be used to multiply the value in the register Rm by 2^n , if the value is regarded as an unsigned integer or a two's complement signed integer. Overflow can occur without warning.

When the instruction is LSLS or when LSL #n, with non-zero n, is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit shifted out, bit[32-n], of the register Rm. These instructions do not affect the carry flag when used with LSL #0.

- If *n* is 32 or more, then all the bits in the result are cleared to 0.
- If n is 33 or more and the carry flag is updated, it is updated to 0.



Figure 12-10. LSL #3



ROR

Rotate right by n bits moves the left-hand 32-n bits of the register Rm, to the right by n places, into the right-hand 32-n bits of the result; and it moves the right-hand n bits of the register into the left-hand n bits of the result. See Figure 12-11.

When the instruction is RORS or when ROR #n is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to the last bit rotation, bit[n-1], of the register *Rm*.

- If *n* is 32, then the value of the result is same as the value in *Rm*, and if the carry flag is updated, it is updated to bit[31] of *Rm*.
- ROR with shift length, *n*, more than 32 is the same as ROR with shift length *n*-32.

Figure 12-11. ROR #3




RRX

Rotate right with extend moves the bits of the register *Rm* to the right by one bit; and it copies the carry flag into bit[31] of the result. See Figure 12-12.

When the instruction is RRXS or when RRX is used in *Operand2* with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[0] of the register *Rm*.

Figure 12-12. RRX



12.6.3.5 Address Alignment

An aligned access is an operation where a word-aligned address is used for a word, dual word, or multiple word access, or where a halfword-aligned address is used for a halfword access. Byte accesses are always aligned.

The Cortex-M4 processor supports unaligned access only for the following instructions:

- LDR, LDRT
- LDRH, LDRHT
- LDRSH, LDRSHT
- STR. STRT
- STRH, STRHT

All other load and store instructions generate a usage fault exception if they perform an unaligned access, and therefore their accesses must be address-aligned. For more information about usage faults, see "Fault Handling".

Unaligned accesses are usually slower than aligned accesses. In addition, some memory regions might not support unaligned accesses. Therefore, ARM recommends that programmers ensure that accesses are aligned. To avoid accidental generation of unaligned accesses, use the UNALIGN_TRP bit in the Configuration and Control Register to trap all unaligned accesses, see "Configuration and Control Register".

12.6.3.6 PC-relative Expressions

A PC-relative expression or *label* is a symbol that represents the address of an instruction or literal data. It is represented in the instruction as the PC value plus or minus a numeric offset. The assembler calculates the required offset from the label and the address of the current instruction. If the offset is too big, the assembler produces an error.

- For B, BL, CBNZ, and CBZ instructions, the value of the PC is the address of the current instruction plus 4 bytes.
- For all other instructions that use labels, the value of the PC is the address of the current instruction plus 4 bytes, with bit[1] of the result cleared to 0 to make it word-aligned.
- Your assembler might permit other syntaxes for PC-relative expressions, such as a label plus or minus a number, or an expression of the form [PC, #number].

12.6.3.7 Conditional Execution

Most data processing instructions can optionally update the condition flags in the *Application Program Status Register* (APSR) according to the result of the operation, see "Application Program Status Register". Some instructions update all flags, and some only update a subset. If a flag is not updated, the original value is preserved. See the instruction descriptions for the flags they affect.

An instruction can be executed conditionally, based on the condition flags set in another instruction, either:

- Immediately after the instruction that updated the flags
- After any number of intervening instructions that have not updated the flags.

Conditional execution is available by using conditional branches or by adding condition code suffixes to instructions. See Table 12-16 for a list of the suffixes to add to instructions to make them conditional instructions. The condition code suffix enables the processor to test a condition based on the flags. If the condition test of a conditional instruction fails, the instruction:

- Does not execute
- Does not write any value to its destination register
- Does not affect any of the flags
- Does not generate any exception.



Conditional instructions, except for conditional branches, must be inside an If-Then instruction block. See "IT" for more information and restrictions when using the IT instruction. Depending on the vendor, the assembler might automatically insert an IT instruction if there are conditional instructions outside the IT block.

The CBZ and CBNZ instructions are used to compare the value of a register against zero and branch on the result.

This section describes:

- "Condition Flags"
- "Condition Code Suffixes".

Condition Flags

The APSR contains the following condition flags:

- N Set to 1 when the result of the operation was negative, cleared to 0 otherwise.
- Z Set to 1 when the result of the operation was zero, cleared to 0 otherwise.
- C Set to 1 when the operation resulted in a carry, cleared to 0 otherwise.
- V Set to 1 when the operation caused overflow, cleared to 0 otherwise.

For more information about the APSR, see "Program Status Register".

A carry occurs:

- If the result of an addition is greater than or equal to 2³²
- If the result of a subtraction is positive or zero
- As the result of an inline barrel shifter operation in a move or logical instruction.

An overflow occurs when the sign of the result, in bit[31], does not match the sign of the result, had the operation been performed at infinite precision, for example:

- If adding two negative values results in a positive value
- If adding two positive values results in a negative value
- If subtracting a positive value from a negative value generates a positive value
- If subtracting a negative value from a positive value generates a negative value.

The Compare operations are identical to subtracting, for CMP, or adding, for CMN, except that the result is discarded. See the instruction descriptions for more information.

Note: Most instructions update the status flags only if the S suffix is specified. See the instruction descriptions for more information.

Condition Code Suffixes

The instructions that can be conditional have an optional condition code, shown in syntax descriptions as {cond}. Conditional execution requires a preceding IT instruction. An instruction with a condition code is only executed if the condition code flags in the APSR meet the specified condition. Table 12-16 shows the condition codes to use.

A conditional execution can be used with the IT instruction to reduce the number of branch instructions in code.

Table 12-16 also shows the relationship between condition code suffixes and the N, Z, C, and V flags.

Table 12-16. Condition Code Suffixes

Suffix	Flags	Meaning
EQ	Z = 1	Equal
NE	Z = 0	Not equal
CS or HS	C = 1	Higher or same, unsigned ≥
CC or LO	C = 0	Lower, unsigned <
MI	N = 1	Negative



Table 12-16. Condition Code Suffixes (Continued)

Suffix	Flags	Meaning
PL	N = 0	Positive or zero
VS	V = 1	Overflow
VC	V = 0	No overflow
HI	C = 1 and Z = 0	Higher, unsigned >
LS	C = 0 or Z = 1	Lower or same, unsigned ≤
GE	N = V	Greater than or equal, signed ≥
LT	N != V	Less than, signed <
GT	Z = 0 and $N = V$	Greater than, signed >
LE	Z = 1 and N != V	Less than or equal, signed ≤
AL	Can have any value	Always. This is the default when no suffix is specified.

Absolute Value

The example below shows the use of a conditional instruction to find the absolute value of a number. R0 = ABS(R1).

```
MOVS R0, R1 ; R0 = R1, setting flags IT MI ; IT instruction for the negative condition RSBMI R0, R1, \#0 ; If negative, R0 = -R1
```

Compare and Update Value

The example below shows the use of conditional instructions to update the value of R4 if the signed values R0 is greater than R1 and R2 is greater than R3.

```
CMP R0, R1 ; Compare R0 and R1, setting flags
ITT GT ; IT instruction for the two GT conditions
CMPGT R2, R3 ; If 'greater than', compare R2 and R3, setting flags
MOVGT R4, R5 ; If still 'greater than', do R4 = R5
```

12.6.3.8 Instruction Width Selection

There are many instructions that can generate either a 16-bit encoding or a 32-bit encoding depending on the operands and destination register specified. For some of these instructions, the user can force a specific instruction size by using an instruction width suffix. The .W suffix forces a 32-bit instruction encoding. The .N suffix forces a 16-bit instruction encoding.

If the user specifies an instruction width suffix and the assembler cannot generate an instruction encoding of the requested width, it generates an error.

Note: In some cases, it might be necessary to specify the .W suffix, for example if the operand is the label of an instruction or literal data, as in the case of branch instructions. This is because the assembler might not automatically generate the right size encoding.

To use an instruction width suffix, place it immediately after the instruction mnemonic and condition code, if any. The example below shows instructions with the instruction width suffix.

```
BCS.W label ; creates a 32-bit instruction even for a short ; branch

ADDS.W R0, R0, R1; creates a 32-bit instruction even though the same ; operation can be done by a 16-bit instruction
```



12.6.4 Memory Access Instructions

The table below shows the memory access instructions.

Table 12-17. Memory Access Instructions

Mnemonic	Description
ADR	Load PC-relative address
CLREX	Clear Exclusive
LDM{mode}	Load Multiple registers
LDR{type}	Load Register using immediate offset
LDR{type}	Load Register using register offset
LDR{type}T	Load Register with unprivileged access
LDR	Load Register using PC-relative address
LDRD	Load Register Dual
LDREX{type}	Load Register Exclusive
POP	Pop registers from stack
PUSH	Push registers onto stack
STM{mode}	Store Multiple registers
STR{type}	Store Register using immediate offset
STR{type}	Store Register using register offset
STR{type}T	Store Register with unprivileged access
STREX{type}	Store Register Exclusive

12.6.4.1 ADR

Load PC-relative address.

Syntax

```
ADR{cond} Rd, label
```

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

label is a PC-relative expression. See "PC-relative Expressions".

Operation

ADR determines the address by adding an immediate value to the PC, and writes the result to the destination register.

ADR produces position-independent code, because the address is PC-relative.

If ADR is used to generate a target address for a BX or BLX instruction, ensure that bit[0] of the address generated is set to 1 for correct execution.

Values of *label* must be within the range of –4095 to +4095 from the address in the PC.

Note: The user might have to use the .W suffix to get the maximum offset range or to generate addresses that are not word-aligned. See "Instruction Width Selection".

Restrictions

Rd must not be SP and must not be PC.

Condition Flags

This instruction does not change the flags.

```
ADR R1, TextMessage ; Write address value of a location labelled as ; TextMessage to R1
```



12.6.4.2 LDR and STR, Immediate Offset

Load and Store with immediate offset, pre-indexed immediate offset, or post-indexed immediate offset.

Syntax

```
 op\{type\}\{cond\} \ Rt, \ [Rn \ \{, \ \#offset\}] \qquad ; \ immediate \ offset \\ op\{type\}\{cond\} \ Rt, \ [Rn, \ \#offset]! \qquad ; \ pre-indexed \\ op\{type\}\{cond\} \ Rt, \ [Rn], \ \#offset\}] \qquad ; \ immediate \ offset, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn, \ \#offset]! \qquad ; \ pre-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ two \ words \\ opD\{cond\} \ Rt, \ Rt2, \ [Rn], \ \#offset \qquad ; \ post-indexed, \ Rt2, \ Rt3, \ Rt
```

where:

op is one of:

LDR Load Register.
STR Store Register.

type is one of:

B unsigned byte, zero extend to 32 bits on loads.

SB signed byte, sign extend to 32 bits (LDR only).

H unsigned halfword, zero extend to 32 bits on loads.

SH signed halfword, sign extend to 32 bits (LDR only).

- omit, for word.

cond is an optional condition code, see "Conditional Execution".

Rt is the register to load or store.

Rn is the register on which the memory address is based.

offset is an offset from *Rn*. If offset is omitted, the address is the contents of *Rn*.

Rt2 is the additional register to load or store for two-word operations.

Operation

LDR instructions load one or two registers with a value from memory.

STR instructions store one or two register values to memory.

Load and store instructions with immediate offset can use the following addressing modes:

Offset Addressing

The offset value is added to or subtracted from the address obtained from the register Rn. The result is used as the address for the memory access. The register Rn is unaltered. The assembly language syntax for this mode is:

```
[Rn, #offset]
```



Pre-indexed Addressing

The offset value is added to or subtracted from the address obtained from the register *Rn*. The result is used as the address for the memory access and written back into the register *Rn*. The assembly language syntax for this mode is:

[Rn, #offset]!

Post-indexed Addressing

The address obtained from the register *Rn* is used as the address for the memory access. The offset value is added to or subtracted from the address, and written back into the register *Rn*. The assembly language syntax for this mode is:

[Rn], #offset

The value to load or store can be a byte, halfword, word, or two words. Bytes and halfwords can either be signed or unsigned. See "Address Alignment".

The table below shows the ranges of offset for immediate, pre-indexed and post-indexed forms.

Table 12-18. Offset Ranges

Instruction Type	Immediate Offset	Pre-indexed	Post-indexed
Word, halfword, signed halfword, byte, or signed byte	-255 to 4095	-255 to 255	-255 to 255
Two words	multiple of 4 in the range -1020 to 1020	multiple of 4 in the range -1020 to 1020	multiple of 4 in the range -1020 to 1020

Restrictions

For load instructions:

- Rt can be SP or PC for word loads only
- Rt must be different from Rt2 for two-word loads
- Rn must be different from Rt and Rt2 in the pre-indexed or post-indexed forms.

When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution
- A branch occurs to the address created by changing bit[0] of the loaded value to 0
- If the instruction is conditional, it must be the last instruction in the IT block.

For store instructions:

- Rt can be SP for word stores only
- Rt must not be PC
- Rn must not be PC
- Rn must be different from Rt and Rt2 in the pre-indexed or post-indexed forms.

Condition Flags

These instructions do not change the flags.



Examples

```
LDR
       R8, [R10]
                              ; Loads R8 from the address in R10.
       R2, [R5, #960]!
LDRNE
                              ; Loads (conditionally) R2 from a word
                              ; 960 bytes above the address in R5, and
                              ; increments R5 by 960.
STR
       R2, [R9, #const-struc] ; const-struc is an expression evaluating
                              ; to a constant in the range 0-4095.
       R3, [R4], #4
STRH
                              ; Store R3 as halfword data into address in
                              ; R4, then increment R4 by 4
LDRD
       R8, R9, [R3, #0x20] ; Load R8 from a word 32 bytes above the
                              ; address in R3, and load R9 from a word 36
                              ; bytes above the address in R3
      RO, R1, [R8], #-16
STRD
                              ; Store R0 to address in R8, and store R1 to
                              ; a word 4 bytes above the address in R8,
                              ; and then decrement R8 by 16.
```

12.6.4.3 LDR and STR, Register Offset

Load and Store with register offset.

Syntax

```
op\{type\}\{cond\} Rt, [Rn, Rm {, LSL \#n\}]
```

where:

op is one of:

LDR Load Register.STR Store Register.

type is one of:

B unsigned byte, zero extend to 32 bits on loads.

SB signed byte, sign extend to 32 bits (LDR only).

H unsigned halfword, zero extend to 32 bits on loads.

SH signed halfword, sign extend to 32 bits (LDR only).

- omit, for word.

cond is an optional condition code, see "Conditional Execution".

Rt is the register to load or store.

Rn is the register on which the memory address is based.
Rm is a register containing a value to be used as the offset.

LSL #n is an optional shift, with n in the range 0 to 3.

Operation

LDR instructions load a register with a value from memory.

STR instructions store a register value into memory.

The memory address to load from or store to is at an offset from the register Rn. The offset is specified by the register Rm and can be shifted left by up to 3 bits using LSL.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned. See "Address Alignment".



Restrictions

In these instructions:

- Rn must not be PC
- Rm must not be SP and must not be PC
- Rt can be SP only for word loads and word stores
- Rt can be PC only for word loads.

When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

```
STR R0, [R5, R1] ; Store value of R0 into an address equal to ; sum of R5 and R1

LDRSB R0, [R5, R1, LSL #1] ; Read byte value from an address equal to ; sum of R5 and two times R1, sign extended it ; to a word value and put it in R0

STR R0, [R1, R2, LSL #2] ; Stores R0 to an address equal to sum of R1 ; and four times R2
```



12.6.4.4 LDR and STR, Unprivileged

Load and Store with unprivileged access.

```
Syntax
```

```
op{type}T{cond} Rt, [Rn {, #offset}] ; immediate offset
where:
             is one of:
op
     LDR
             Load Register.
     STR
             Store Register.
type is one of:
     В
             unsigned byte, zero extend to 32 bits on loads.
     SB
             signed byte, sign extend to 32 bits (LDR only).
     Н
             unsigned halfword, zero extend to 32 bits on loads.
     SH
             signed halfword, sign extend to 32 bits (LDR only).
             omit, for word.
```

cond is an optional condition code, see "Conditional Execution".

Rt is the register to load or store.

Rn is the register on which the memory address is based.

offset is an offset from Rn and can be 0 to 255.

If *offset* is omitted, the address is the value in *Rn*.

Operation

These load and store instructions perform the same function as the memory access instructions with immediate offset, see "LDR and STR, Immediate Offset". The difference is that these instructions have only unprivileged access even when used in privileged software.

When used in unprivileged software, these instructions behave in exactly the same way as normal memory access instructions with immediate offset.

Restrictions

In these instructions:

- Rn must not be PC
- Rt must not be SP and must not be PC.

Condition Flags

These instructions do not change the flags.

```
STRBTEQ R4, [R7]
                      ; Conditionally store least significant byte in
                       ; R4 to an address in R7, with unprivileged access
        R2, [R2, \#8] ; Load halfword value from an address equal to
THACT
                       ; sum of R2 and 8 into R2, with unprivileged access
```



12.6.4.5 LDR, PC-relative

Load register from memory.

Syntax

where:

type is one of:

B unsigned byte, zero extend to 32 bits.

SB signed byte, sign extend to 32 bits.

H unsigned halfword, zero extend to 32 bits.

SH signed halfword, sign extend to 32 bits.

- omit, for word.

cond is an optional condition code, see "Conditional Execution".

Rt is the register to load or store.

Rt2 is the second register to load or store.

label is a PC-relative expression. See "PC-relative Expressions".

Operation

LDR loads a register with a value from a PC-relative memory address. The memory address is specified by a label or by an offset from the PC.

The value to load or store can be a byte, halfword, or word. For load instructions, bytes and halfwords can either be signed or unsigned. See "Address Alignment".

label must be within a limited range of the current instruction. The table below shows the possible offsets between *label* and the PC.

Table 12-19. Offset Ranges

Instruction Type	Offset Range
Word, halfword, signed halfword, byte, signed byte	-4095 to 4095
Two words	-1020 to 1020

The user might have to use the .W suffix to get the maximum offset range. See "Instruction Width Selection".

Restrictions

In these instructions:

- Rt can be SP or PC only for word loads
- Rt2 must not be SP and must not be PC
- Rt must be different from Rt2.



When Rt is PC in a word load instruction:

- Bit[0] of the loaded value must be 1 for correct execution, and a branch occurs to this halfword-aligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

Examples

```
LDR R0, LookUpTable ; Load R0 with a word of data from an address ; labelled as LookUpTable

LDRSB R7, localdata ; Load a byte value from an address labelled ; as localdata, sign extend it to a word ; value, and put it in R7
```

12.6.4.6 LDM and STM

Load and Store Multiple registers.

Syntax

```
op{addr_mode}{cond} Rn{!}, reglist
```

where:

op is one of:

LDM Load Multiple registers.

STM Store Multiple registers.

addr_mode is any one of the following:

IA Increment address After each access. This is the default.

DB Decrement address Before each access.

cond is an optional condition code, see "Conditional Execution".

Rn is the register on which the memory addresses are based.

! is an optional writeback suffix.

If ! is present, the final address, that is loaded from or stored to, is written back into Rn.

reglist is a list of one or more registers to be loaded or stored, enclosed in braces. It

can contain register ranges. It must be comma separated if it contains more

than one register or register range, see "Examples".

LDM and LDMFD are synonyms for LDMIA. LDMFD refers to its use for popping data from Full Descending stacks.

LDMEA is a synonym for LDMDB, and refers to its use for popping data from Empty Ascending stacks.

STM and STMEA are synonyms for STMIA. STMEA refers to its use for pushing data onto Empty Ascending stacks.

STMFD is s synonym for STMDB, and refers to its use for pushing data onto Full Descending stacks

Operation

LDM instructions load the registers in reglist with word values from memory addresses based on Rn.

STM instructions store the word values in the registers in reglist to memory addresses based on Rn.

For LDM, LDMIA, LDMFD, STM, STMIA, and STMEA the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn + 4 * (n-1), where n is the number of registers in *reglist*. The accesses happens in order of increasing register numbers, with the lowest numbered register using the lowest memory address and the



highest number register using the highest memory address. If the writeback suffix is specified, the value of Rn + 4 * (n-1) is written back to Rn.

For LDMDB, LDMEA, STMDB, and STMFD the memory addresses used for the accesses are at 4-byte intervals ranging from Rn to Rn - 4 * (n-1), where n is the number of registers in *reglist*. The accesses happen in order of decreasing register numbers, with the highest numbered register using the highest memory address and the lowest number register using the lowest memory address. If the writeback suffix is specified, the value of Rn - 4 * (n-1) is written back to Rn.

The PUSH and POP instructions can be expressed in this form. See "PUSH and POP" for details.

Restrictions

In these instructions:

- Rn must not be PC
- reglist must not contain SP
- In any STM instruction, reglist must not contain PC
- In any LDM instruction, reglist must not contain PC if it contains LR
- reglist must not contain Rn if the writeback suffix is specified.

When PC is in reglist in an LDM instruction:

- Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfwordaligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

```
LDM R8,\{R0,R2,R9\} ; LDMIA is a synonym for LDM STMDB R1!,\{R3-R6,R11,R12\}

Incorrect Examples

STM R5!,\{R5,R4,R9\} ; Value stored for R5 is unpredictable LDM R2, \{\} ; There must be at least one register in the list
```



12.6.4.7 PUSH and POP

Push registers onto, and pop registers off a full-descending stack.

Syntax

```
PUSH{cond} reglist
POP{cond} reglist
```

where:

cond is an optional condition code, see "Conditional Execution".

reglist is a non-empty list of registers, enclosed in braces. It can contain register

ranges. It must be comma separated if it contains more than one register or

register range.

PUSH and POP are synonyms for STMDB and LDM (or LDMIA) with the memory addresses for the access based on SP, and with the final address for the access written back to the SP. PUSH and POP are the preferred mnemonics in these cases.

Operation

PUSH stores registers on the stack in order of decreasing the register numbers, with the highest numbered register using the highest memory address and the lowest numbered register using the lowest memory address.

POP loads registers from the stack in order of increasing register numbers, with the lowest numbered register using the lowest memory address and the highest numbered register using the highest memory address.

See "LDM and STM" for more information.

Restrictions

In these instructions:

- reglist must not contain SP
- For the PUSH instruction, reglist must not contain PC
- For the POP instruction, reglist must not contain PC if it contains LR.

When PC is in reglist in a POP instruction:

- Bit[0] of the value loaded to the PC must be 1 for correct execution, and a branch occurs to this halfwordaligned address
- If the instruction is conditional, it must be the last instruction in the IT block.

Condition Flags

These instructions do not change the flags.

```
PUSH {R0,R4-R7}
PUSH {R2,LR}
POP {R0,R10,PC}
```



12.6.4.8 LDREX and STREX

Load and Store Register Exclusive.

Syntax

```
LDREX{cond} Rt, [Rn {, #offset}]

STREX{cond} Rd, Rt, [Rn {, #offset}]

LDREXB{cond} Rt, [Rn]

STREXB{cond} Rd, Rt, [Rn]

LDREXH{cond} Rt, [Rn]

STREXH{cond} Rd, Rt, [Rn]
```

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register for the returned status.

Rt is the register to load or store.

Rn is the register on which the memory address is based.

offset is an optional offset applied to the value in *Rn*.

If *offset* is omitted, the address is the value in *Rn*.

Operation

LDREX, LDREXB, and LDREXH load a word, byte, and halfword respectively from a memory address.

STREX, STREXB, and STREXH attempt to store a word, byte, and halfword respectively to a memory address. The address used in any Store-Exclusive instruction must be the same as the address in the most recently executed Load-exclusive instruction. The value stored by the Store-Exclusive instruction must also have the same data size as the value loaded by the preceding Load-exclusive instruction. This means software must always use a Load-exclusive instruction and a matching Store-Exclusive instruction to perform a synchronization operation, see "Synchronization Primitives".

If an Store-Exclusive instruction performs the store, it writes 0 to its destination register. If it does not perform the store, it writes 1 to its destination register. If the Store-Exclusive instruction writes 0 to the destination register, it is guaranteed that no other process in the system has accessed the memory location between the Load-exclusive and Store-Exclusive instructions.

For reasons of performance, keep the number of instructions between corresponding Load-Exclusive and Store-Exclusive instruction to a minimum.

The result of executing a Store-Exclusive instruction to an address that is different from that used in the preceding Load-Exclusive instruction is unpredictable.

Restrictions

In these instructions:

- Do not use PC
- Do not use SP for Rd and Rt
- For STREX, Rd must be different from both Rt and Rn
- The value of *offset* must be a multiple of four in the range 0–1020.



Condition Flags

These instructions do not change the flags.

Examples

```
; Initialize the 'lock taken' value try
MOV
       R1, #0x1
LDREX RO, [LockAddr] ; Load the lock value
       R0, #0
CMP
                           ; Is the lock free?
                           ; IT instruction for STREXEQ and CMPEQ
ITT
       ΕQ
STREXEQ RO, R1, [LockAddr] ; Try and claim the lock
CMPEQ R0, #0
                           ; Did this succeed?
BNE
       try
                           ; No - try again
                           ; Yes - we have the lock
```

12.6.4.9 CLREX

Clear Exclusive.

Syntax

CLREX{cond}

where:

cond is an optional cor

is an optional condition code, see "Conditional Execution".

Operation

Use CLREX to make the next STREX, STREXB, or STREXH instruction write a 1 to its destination register and fail to perform the store. It is useful in exception handler code to force the failure of the store exclusive if the exception occurs between a load exclusive instruction and the matching store exclusive instruction in a synchronization operation.

See "Synchronization Primitives" for more information.

Condition Flags

These instructions do not change the flags.

Examples

CLREX

12.6.5 General Data Processing Instructions

The table below shows the data processing instructions.

Table 12-20. Data Processing Instructions

Mnemonic	Description
ADC	Add with Carry
ADD	Add
ADDW	Add
AND	Logical AND
ASR	Arithmetic Shift Right
BIC	Bit Clear
CLZ	Count leading zeros
CMN	Compare Negative
CMP	Compare
EOR	Exclusive OR
LSL	Logical Shift Left
LSR	Logical Shift Right
MOV	Move
MOVT	Move Top
MOVW	Move 16-bit constant
MVN	Move NOT
ORN	Logical OR NOT
ORR	Logical OR
RBIT	Reverse Bits
REV	Reverse byte order in a word
REV16	Reverse byte order in each halfword
REVSH	Reverse byte order in bottom halfword and sign extend
ROR	Rotate Right
RRX	Rotate Right with Extend
RSB	Reverse Subtract
SADD16	Signed Add 16
SADD8	Signed Add 8
SASX	Signed Add and Subtract with Exchange
SSAX	Signed Subtract and Add with Exchange
SBC	Subtract with Carry
SHADD16	Signed Halving Add 16
SHADD8	Signed Halving Add 8
SHASX	Signed Halving Add and Subtract with Exchange
SHSAX	Signed Halving Subtract and Add with Exchange



Table 12-20. Data Processing Instructions (Continued)

Mnemonic	Description
SHSUB16	Signed Halving Subtract 16
SHSUB8	Signed Halving Subtract 8
SSUB16	Signed Subtract 16
SSUB8	Signed Subtract 8
SUB	Subtract
SUBW	Subtract
TEQ	Test Equivalence
TST	Test
UADD16	Unsigned Add 16
UADD8	Unsigned Add 8
UASX	Unsigned Add and Subtract with Exchange
USAX	Unsigned Subtract and Add with Exchange
UHADD16	Unsigned Halving Add 16
UHADD8	Unsigned Halving Add 8
UHASX	Unsigned Halving Add and Subtract with Exchange
UHSAX	Unsigned Halving Subtract and Add with Exchange
UHSUB16	Unsigned Halving Subtract 16
UHSUB8	Unsigned Halving Subtract 8
USAD8	Unsigned Sum of Absolute Differences
USADA8	Unsigned Sum of Absolute Differences and Accumulate
USUB16	Unsigned Subtract 16
USUB8	Unsigned Subtract 8



12.6.5.1 ADD, ADC, SUB, SBC, and RSB

Add, Add with carry, Subtract, Subtract with carry, and Reverse Subtract.

Syntax

 $op{S}{cond}$ {Rd,} Rn, Operand2 $op{cond}$ {Rd,} Rn, #imm12 ; ADD and SUB only

where:

op is one of:

ADD Add.

ADC Add with Carry.

SUB Subtract.

SBC Subtract with Carry. RSB Reverse Subtract.

S is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register. If Rd is omitted, the destination register is Rn.

Rn is the register holding the first operand.

Operand2 is a flexible second operand. See "Flexible Second Operand" for details of the

options.

imm12 is any value in the range 0–4095.

Operation

The ADD instruction adds the value of Operand2 or imm12 to the value in Rn.

The ADC instruction adds the values in Rn and Operand2, together with the carry flag.

The SUB instruction subtracts the value of Operand2 or imm12 from the value in Rn.

The SBC instruction subtracts the value of *Operand2* from the value in *Rn*. If the carry flag is clear, the result is reduced by one.

The RSB instruction subtracts the value in *Rn* from the value of *Operand2*. This is useful because of the wide range of options for *Operand2*.

Use ADC and SBC to synthesize multiword arithmetic, see Multiword arithmetic examples on.

See also "ADR".

Note: ADDW is equivalent to the ADD syntax that uses the *imm12* operand. SUBW is equivalent to the SUB syntax that uses the *imm12* operand.

Restrictions

In these instructions:

- Operand2 must not be SP and must not be PC
- Rd can be SP only in ADD and SUB, and only with the additional restrictions:
 - Rn must also be SP
 - Any shift in Operand2 must be limited to a maximum of 3 bits using LSL
- Rn can be SP only in ADD and SUB
- Rd can be PC only in the ADD{cond} PC, PC, Rm instruction where:
 - The user must not specify the S suffix
 - Rm must not be PC and must not be SP



- If the instruction is conditional, it must be the last instruction in the IT block
- With the exception of the ADD{cond} PC, PC, Rm instruction, Rn can be PC only in ADD and SUB, and only with the additional restrictions:
 - The user must not specify the S suffix
 - The second operand must be a constant in the range 0 to 4095.
 - Note: When using the PC for an addition or a subtraction, bits[1:0] of the PC are rounded to 0b00 before performing the calculation, making the base address for the calculation word-aligned.
 - Note: To generate the address of an instruction, the constant based on the value of the PC must be adjusted. ARM recommends to use the ADR instruction instead of ADD or SUB with Rn equal to the PC, because the assembler automatically calculates the correct constant for the ADR instruction.

When *Rd* is PC in the ADD{*cond*} PC, PC, Rm instruction:

- Bit[0] of the value written to the PC is ignored
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Condition Flags

If S is specified, these instructions update the N, Z, C and V flags according to the result.

Examples

```
ADD R2, R1, R3 ; Sets the flags on the result SUBS R8, R6, #240 ; Subtracts contents of R4 from 1280 RSB R4, R4, #1280 ; Only executed if C flag set and Z ADCHI R11, R0, R3 ; flag clear.
```

Multiword Arithmetic Examples

The example below shows two instructions that add a 64-bit integer contained in R2 and R3 to another 64-bit integer contained in R0 and R1, and place the result in R4 and R5.

64-bit Addition Example

```
ADDS R4, R0, R2 ; add the least significant words ADC R5, R1, R3 ; add the most significant words with carry
```

Multiword values do not have to use consecutive registers. The example below shows instructions that subtract a 96-bit integer contained in R9, R1, and R11 from another contained in R6, R2, and R8. The example stores the result in R6, R9, and R2.

96-bit Subtraction Example

```
SUBS R6, R6, R9 ; subtract the least significant words
SBCS R9, R2, R1 ; subtract the middle words with carry
SBC R2, R8, R11 ; subtract the most significant words with carry
```



12.6.5.2 AND, ORR, EOR, BIC, and ORN

Logical AND, OR, Exclusive OR, Bit Clear, and OR NOT.

Syntax

 $op{S}{cond}{Rd,} Rn, Operand2$

where:

op is one of:

AND logical AND.

ORR logical OR, or bit set. EOR logical Exclusive OR.

BIC logical AND NOT, or bit clear.

ORN logical OR NOT.

S is an optional suffix. If S is specified, the condition code flags are updated on the result of operation, see "Conditional Execution".

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the register holding the first operand.

Operand2 is a flexible second operand. See "Flexible Second Operand" for details of the

options.

Operation

The AND, EOR, and ORR instructions perform bitwise AND, Exclusive OR, and OR operations on the values in *Rn* and *Operand*2.

The BIC instruction performs an AND operation on the bits in *Rn* with the complements of the corresponding bits in the value of *Operand2*.

The ORN instruction performs an OR operation on the bits in *Rn* with the complements of the corresponding bits in the value of *Operand2*.

Restrictions

Do not use SP and do not use PC.

Condition Flags

If S is specified, these instructions:

- Update the N and Z flags according to the result
- Can update the C flag during the calculation of Operand2, see "Flexible Second Operand"
- Do not affect the V flag.

```
AND R9, R2, #0xFF00
ORREQ R2, R0, R5
ANDS R9, R8, #0x19
EORS R7, R11, #0x18181818
BIC R0, R1, #0xab
ORN R7, R11, R14, ROR #4
ORNS R7, R11, R14, ASR #32
```



12.6.5.3 ASR, LSL, LSR, ROR, and RRX

Arithmetic Shift Right, Logical Shift Left, Logical Shift Right, Rotate Right, and Rotate Right with Extend.

Syntax

```
op{S}{cond} Rd, Rm, Rs

op{S}{cond} Rd, Rm, #n

RRX{S}{cond} Rd, Rm
```

where:

op is one of:

ASR Arithmetic Shift Right.
LSL Logical Shift Left.
LSR Logical Shift Right.
ROR Rotate Right.

S is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

Rd is the destination register.

Rm is the register holding the value to be shifted.

Rs is the register holding the shift length to apply to the value in *Rm*. Only the least

significant byte is used and can be in the range 0 to 255.

n is the shift length. The range of shift length depends on the instruction:

ASR shift length from 1 to 32 LSL shift length from 0 to 31 LSR shift length from 1 to 32 ROR shift length from 0 to 31

MOVS Rd, Rm is the preferred syntax for LSLS Rd, Rm, #0.

Operation

ASR, LSL, LSR, and ROR move the bits in the register *Rm* to the left or right by the number of places specified by constant *n* or register *Rs*.

RRX moves the bits in register *Rm* to the right by 1.

In all these instructions, the result is written to *Rd*, but the value in register *Rm* remains unchanged. For details on what result is generated by the different instructions, see "Shift Operations".

Restrictions

Do not use SP and do not use PC.

Condition Flags

If S is specified:

- These instructions update the N and Z flags according to the result
- The C flag is updated to the last bit shifted out, except when the shift length is 0, see "Shift Operations".

```
ASR R7, R8, #9 ; Arithmetic shift right by 9 bits

SLS R1, R2, #3 ; Logical shift left by 3 bits with flag update

LSR R4, R5, #6 ; Logical shift right by 6 bits

ROR R4, R5, R6 ; Rotate right by the value in the bottom byte of R6

RRX R4, R5 ; Rotate right with extend.
```



12.6.5.4 CLZ

Count Leading Zeros.

Syntax

CLZ{cond} Rd, Rm

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.
Rm is the operand register.

Operation

The CLZ instruction counts the number of leading zeros in the value in *Rm* and returns the result in *Rd*. The result value is 32 if no bits are set and zero if bit[31] is set.

Restrictions

Do not use SP and do not use PC.

Condition Flags

This instruction does not change the flags.

Examples

CLZ R4,R9 CLZNE R2,R3



12.6.5.5 CMP and CMN

Compare and Compare Negative.

Syntax

```
CMP{cond} Rn, Operand2
CMN{cond} Rn, Operand2
```

where:

cond is an optional condition code, see "Conditional Execution".

Rn is the register holding the first operand.

Operand2 is a flexible second operand. See "Flexible Second Operand" for details of the

options.

Operation

These instructions compare the value in a register with *Operand2*. They update the condition flags on the result, but do not write the result to a register.

The CMP instruction subtracts the value of *Operand2* from the value in *Rn*. This is the same as a SUBS instruction, except that the result is discarded.

The CMN instruction adds the value of *Operand2* to the value in *Rn*. This is the same as an ADDS instruction, except that the result is discarded.

Restrictions

In these instructions:

- Do not use PC
- Operand2 must not be SP.

Condition Flags

These instructions update the N, Z, C and V flags according to the result.

Examples

CMP R2, R9
CMN R0, #6400
CMPGT SP, R7, LSL #2



12.6.5.6 MOV and MVN

Move and Move NOT.

Syntax

```
\label{eq:movsigma} \begin{split} & \text{MOV}\{S\}\{cond\} \ \textit{Rd}, \ \textit{Operand2} \\ & \text{MOV}\{cond\} \ \textit{Rd}, \ \#imm16 \\ & \text{MVN}\{S\}\{cond\} \ \textit{Rd}, \ \textit{Operand2} \end{split}
```

where:

S is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Operand2 is a flexible second operand. See "Flexible Second Operand" for details of the

options.

imm16 is any value in the range 0–65535.

Operation

The MOV instruction copies the value of Operand2 into Rd.

When *Operand2* in a MOV instruction is a register with a shift other than LSL #0, the preferred syntax is the corresponding shift instruction:

- ASR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ASR #n
- LSL{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSL #n if n!= 0
- LSR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, LSR #n
- ROR{S}{cond} Rd, Rm, #n is the preferred syntax for MOV{S}{cond} Rd, Rm, ROR #n
- RRX{S}{cond} Rd, Rm is the preferred syntax for MOV{S}{cond} Rd, Rm, RRX.

Also, the MOV instruction permits additional forms of Operand2 as synonyms for shift instructions:

- MOV{S}{cond} Rd, Rm, ASR Rs is a synonym for ASR{S}{cond} Rd, Rm, Rs
- MOV{S}{cond} Rd, Rm, LSL Rs is a synonym for LSL{S}{cond} Rd, Rm, Rs
- MOV{S}{cond} Rd, Rm, LSR Rs is a synonym for LSR{S}{cond} Rd, Rm, Rs
- MOV{S}{cond} Rd, Rm, ROR Rs is a synonym for ROR{S}{cond} Rd, Rm, Rs

See "ASR, LSL, LSR, ROR, and RRX".

The MVN instruction takes the value of *Operand2*, performs a bitwise logical NOT operation on the value, and places the result into *Rd*.

The MOVW instruction provides the same function as MOV, but is restricted to using the *imm16* operand.

Restrictions

SP and PC only can be used in the MOV instruction, with the following restrictions:

- The second operand must be a register without shift
- The S suffix must not be specified.

When Rd is PC in a MOV instruction:

- Bit[0] of the value written to the PC is ignored
- A branch occurs to the address created by forcing bit[0] of that value to 0.

Though it is possible to use MOV as a branch instruction, ARM strongly recommends the use of a BX or BLX instruction to branch for software portability to the ARM instruction set.



Condition Flags

If S is specified, these instructions:

- Update the N and Z flags according to the result
- Can update the C flag during the calculation of Operand2, see "Flexible Second Operand"
- Do not affect the V flag.

Examples

```
MOVS R11, #0x000B ; Write value of 0x000B to R11, flags get updated
MOV R1, #0xFA05 ; Write value of 0xFA05 to R1, flags are not updated
MOVS R10, R12 ; Write value in R12 to R10, flags get updated
MOV R3, #23 ; Write value of 23 to R3
MOV R8, SP ; Write value of stack pointer to R8
MVNS R2, #0xF ; Write value of 0xFFFFFFF0 (bitwise inverse of 0xF)
; to the R2 and update flags.
```

12.6.5.7 MOVT

Move Top.

Syntax

MOVT{cond} Rd, #imm16

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

imm16 is a 16-bit immediate constant.

Operation

MOVT writes a 16-bit immediate value, *imm16*, to the top halfword, *Rd*[31:16], of its destination register. The write does not affect *Rd*[15:0].

The MOV, MOVT instruction pair enables to generate any 32-bit constant.

Restrictions

Rd must not be SP and must not be PC.

Condition Flags

This instruction does not change the flags.

```
MOVT R3, #0xF123; Write 0xF123 to upper halfword of R3, lower halfword; and APSR are unchanged.
```



12.6.5.8 REV, REV16, REVSH, and RBIT

Reverse bytes and Reverse bits.

Syntax

$$op\{cond\}$$
 Rd, Rn

where:

op is any of:

REV Reverse byte order in a word.

REV16 Reverse byte order in each halfword independently.

REVSH Reverse byte order in the bottom halfword, and sign extend to 32 bits.

RBIT Reverse the bit order in a 32-bit word.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the register holding the operand.

Operation

Use these instructions to change endianness of data:

REV converts either:

- 32-bit big-endian data into little-endian data
- 32-bit little-endian data into big-endian data.

REV16 converts either:

- 16-bit big-endian data into little-endian data
- 16-bit little-endian data into big-endian data.

REVSH converts either:

- 16-bit signed big-endian data into 32-bit signed little-endian data
- 16-bit signed little-endian data into 32-bit signed big-endian data.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
REV R3, R7; Reverse byte order of value in R7 and write it to R3
REV16 R0, R0; Reverse byte order of each 16-bit halfword in R0
REVSH R0, R5; Reverse Signed Halfword
REVHS R3, R7; Reverse with Higher or Same condition
RBIT R7, R8; Reverse bit order of value in R8 and write the result to R7.
```



12.6.5.9 SADD16 and SADD8

Signed Add 16 and Signed Add 8

Syntax

where:

op is any of:

SADD16 Performs two 16-bit signed integer additions. SADD8 Performs four 8-bit signed integer additions.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first register holding the operand.
Rm is the second register holding the operand.

Operation

Use these instructions to perform a halfword or byte add in parallel:

The SADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Writes the result in the corresponding halfwords of the destination register.

The SADD8 instruction:

1. Adds each byte of the first operand to the corresponding byte of the second operand.

Writes the result in the corresponding bytes of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SADD16 R1, R0 ; Adds the halfwords in R0 to the corresponding ; halfwords of R1 and writes to corresponding halfword ; of R1.

SADD8 R4, R0, R5 ; Adds bytes of R0 to the corresponding byte in R5 and ; writes to the corresponding byte in R4.
```



12.6.5.10 SHADD16 and SHADD8

Signed Halving Add 16 and Signed Halving Add 8

Syntax

where:

op is any of:

SHADD16 Signed Halving Add 16. SHADD8 Signed Halving Add 8.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first operand register.

Rm is the second operand register.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register:

The SHADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the halfword results in the destination register.

The SHADDB8 instruction:

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the byte results in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SHADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1; and writes halved result to corresponding halfword in; R1

SHADD8 R4, R0, R5; Adds bytes of R0 to corresponding byte in R5 and; writes halved result to corresponding byte in R4.
```



12.6.5.11 SHASX and SHSAX

Signed Halving Add and Subtract with Exchange and Signed Halving Subtract and Add with Exchange.

Syntax

```
op\{cond\} {Rd}, Rn, Rm
```

where:

op is any of:

SHASX Add and Subtract with Exchange and Halving.
SHSAX Subtract and Add with Exchange and Halving.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The SHASX instruction:

- 1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 2. Writes the halfword result of the addition to the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
- Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 4. Writes the halfword result of the division in the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

The SHSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Writes the halfword result of the addition to the bottom halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.
- 3. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 4. Writes the halfword result of the division in the top halfword of the destination register, shifted by one bit to the right causing a divide by two, or halving.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
SHASX R7, R4, R2; Adds top halfword of R4 to bottom halfword of R2; and writes halved result to top halfword of R7; Subtracts top halfword of R2 from bottom halfword of R4 and writes halved result to bottom halfword of R7 SHSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword; of R3 and writes halved result to top halfword of R0; Adds top halfword of R5 to bottom halfword of R3 and; writes halved result to bottom halfword of R0.
```



12.6.5.12 SHSUB16 and SHSUB8

Signed Halving Subtract 16 and Signed Halving Subtract 8

Syntax

```
op\{cond\}\{Rd,\} Rn, Rm
```

where:

op is any of:

SHSUB16 Signed Halving Subtract 16. SHSUB8 Signed Halving Subtract 8.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first operand register.

Rm is the second operand register.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register:

The SHSUB16 instruction:

- 1. Subtracts each halfword of the second operand from the corresponding halfwords of the first operand.
- 2. Shuffles the result by one bit to the right, halving the data.
- 3. Writes the halved halfword results in the destination register.

The SHSUBB8 instruction:

- 1. Subtracts each byte of the second operand from the corresponding byte of the first operand,
- 2. Shuffles the result by one bit to the right, halving the data,
- 3. Writes the corresponding signed byte results in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SHSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword ; of R1 and writes to corresponding halfword of R1

SHSUB8 R4, R0, R5 ; Subtracts bytes of R0 from corresponding byte in R5, ; and writes to corresponding byte in R4.
```



12.6.5.13 SSUB16 and SSUB8

Signed Subtract 16 and Signed Subtract 8

Syntax

```
op\{cond\}\{Rd,\} Rn, Rm
```

where:

op is any of:

SSUB16 Performs two 16-bit signed integer subtractions. SSUB8 Performs four 8-bit signed integer subtractions.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first operand register.

Rm is the second operand register.

Operation

Use these instructions to change endianness of data:

The SSUB16 instruction:

- 1. Subtracts each halfword from the second operand from the corresponding halfword of the first operand
- 2. Writes the difference result of two signed halfwords in the corresponding halfword of the destination register.

The SSUB8 instruction:

- 1. Subtracts each byte of the second operand from the corresponding byte of the first operand
- 2. Writes the difference result of four signed bytes in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword ; of R1 and writes to corresponding halfword of R1 SSUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in ; R0, and writes to corresponding byte of R4.
```



12.6.5.14 SASX and SSAX

Signed Add and Subtract with Exchange and Signed Subtract and Add with Exchange.

Syntax

$$op\{cond\}$$
 {Rd}, Rm, Rn

where:

op is any of:

SASX Signed Add and Subtract with Exchange. SSAX Signed Subtract and Add with Exchange.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The SASX instruction:

- 1. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
- 2. Writes the signed result of the addition to the top halfword of the destination register.
- 3. Subtracts the signed bottom halfword of the second operand from the top signed highword of the first operand.
- 4. Writes the signed result of the subtraction to the bottom halfword of the destination register.

The SSAX instruction:

- 1. Subtracts the signed bottom halfword of the second operand from the top signed highword of the first operand.
- 2. Writes the signed result of the addition to the bottom halfword of the destination register.
- 3. Adds the signed top halfword of the first operand with the signed bottom halfword of the second operand.
- 4. Writes the signed result of the subtraction to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
SASX R0, R4, R5; Adds top halfword of R4 to bottom halfword of R5 and; writes to top halfword of R0; Subtracts bottom halfword of R5 from top halfword of R4; and writes to bottom halfword of R0

SSAX R7, R3, R2; Subtracts top halfword of R2 from bottom halfword of R3; and writes to bottom halfword of R7; Adds top halfword of R3 with bottom halfword of R2 and; writes to top halfword of R7.
```



12.6.5.15 TST and TEQ

Test bits and Test Equivalence.

Syntax

```
TST{cond} Rn, Operand2
TEQ{cond} Rn, Operand2
```

where

cond is an optional condition code, see "Conditional Execution".

Rn is the register holding the first operand.

Operand2 is a flexible second operand. See "Flexible Second Operand" for details of the

options.

Operation

These instructions test the value in a register against *Operand2*. They update the condition flags based on the result, but do not write the result to a register.

The TST instruction performs a bitwise AND operation on the value in *Rn* and the value of *Operand2*. This is the same as the ANDS instruction, except that it discards the result.

To test whether a bit of *Rn* is 0 or 1, use the TST instruction with an *Operand*2 constant that has that bit set to 1 and all other bits cleared to 0.

The TEQ instruction performs a bitwise Exclusive OR operation on the value in *Rn* and the value of *Operand*2. This is the same as the EORS instruction, except that it discards the result.

Use the TEQ instruction to test if two values are equal without affecting the V or C flags.

TEQ is also useful for testing the sign of a value. After the comparison, the N flag is the logical Exclusive OR of the sign bits of the two operands.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions:

- Update the N and Z flags according to the result
- Can update the C flag during the calculation of Operand2, see "Flexible Second Operand"
- Do not affect the V flag.

```
TST R0, #0x3F8; Perform bitwise AND of R0 value to 0x3F8,
; APSR is updated but result is discarded

TEQEQ R10, R9; Conditionally test if value in R10 is equal to
; value in R9, APSR is updated but result is discarded.
```



12.6.5.16 UADD16 and UADD8

Unsigned Add 16 and Unsigned Add 8

Syntax

```
op{cond}{Rd,} Rn, Rm
```

where:

op is any of:

UADD16 Performs two 16-bit unsigned integer additions. UADD8 Performs four 8-bit unsigned integer additions.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first register holding the operand.
Rm is the second register holding the operand.

Operation

Use these instructions to add 16- and 8-bit unsigned data:

The UADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Writes the unsigned result in the corresponding halfwords of the destination register.

The UADD16 instruction:

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Writes the unsigned result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
UADD16 R1, R0 ; Adds halfwords in R0 to corresponding halfword of R1, ; writes to corresponding halfword of R1

UADD8 R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and ; writes to corresponding byte in R4.
```



12.6.5.17 UASX and USAX

Add and Subtract with Exchange and Subtract and Add with Exchange.

Syntax

$$op\{cond\}$$
 {Rd}, Rn, Rm

where:

op is one of:

UASX Add and Subtract with Exchange.
USAX Subtract and Add with Exchange.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The UASX instruction:

- 1. Subtracts the top halfword of the second operand from the bottom halfword of the first operand.
- 2. Writes the unsigned result from the subtraction to the bottom halfword of the destination register.
- 3. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 4. Writes the unsigned result of the addition to the top halfword of the destination register.

The USAX instruction:

- 1. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 2. Writes the unsigned result of the addition to the bottom halfword of the destination register.
- 3. Subtracts the bottom halfword of the second operand from the top halfword of the first operand.
- 4. Writes the unsigned result from the subtraction to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
UASX R0, R4, R5; Adds top halfword of R4 to bottom halfword of R5 and; writes to top halfword of R0; Subtracts bottom halfword of R5 from top halfword of R0; and writes to bottom halfword of R0

USAX R7, R3, R2; Subtracts top halfword of R2 from bottom halfword of R3; and writes to bottom halfword of R7; Adds top halfword of R3 to bottom halfword of R2 and; writes to top halfword of R7.
```



12.6.5.18 UHADD16 and UHADD8

Unsigned Halving Add 16 and Unsigned Halving Add 8

Syntax

where:

op is any of:

UHADD16 Unsigned Halving Add 16.
UHADD8 Unsigned Halving Add 8.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the register holding the first operand.
Rm is the register holding the second operand.

Operation

Use these instructions to add 16- and 8-bit data and then to halve the result before writing the result to the destination register:

The UHADD16 instruction:

- 1. Adds each halfword from the first operand to the corresponding halfword of the second operand.
- 2. Shuffles the halfword result by one bit to the right, halving the data.
- 3. Writes the unsigned results to the corresponding halfword in the destination register.

The UHADD8 instruction:

- 1. Adds each byte of the first operand to the corresponding byte of the second operand.
- 2. Shuffles the byte result by one bit to the right, halving the data.
- 3. Writes the unsigned results in the corresponding byte in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
UHADD16 R7, R3 ; Adds halfwords in R7 to corresponding halfword of R3 ; and writes halved result to corresponding halfword ; in R7

UHADD8 R4, R0, R5 ; Adds bytes of R0 to corresponding byte in R5 and ; writes halved result to corresponding byte in R4.
```



12.6.5.19 UHASX and UHSAX

Unsigned Halving Add and Subtract with Exchange and Unsigned Halving Subtract and Add with Exchange.

Syntax

$$op\{cond\}$$
 {Rd}, Rn, Rm

where:

op is one of:

UHASX Add and Subtract with Exchange and Halving.
UHSAX Subtract and Add with Exchange and Halving.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The UHASX instruction:

- 1. Adds the top halfword of the first operand with the bottom halfword of the second operand.
- 2. Shifts the result by one bit to the right causing a divide by two, or halving.
- 3. Writes the halfword result of the addition to the top halfword of the destination register.
- 4. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 5. Shifts the result by one bit to the right causing a divide by two, or halving.
- 6. Writes the halfword result of the division in the bottom halfword of the destination register.

The UHSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Shifts the result by one bit to the right causing a divide by two, or halving.
- 3. Writes the halfword result of the subtraction in the top halfword of the destination register.
- 4. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 5. Shifts the result by one bit to the right causing a divide by two, or halving.
- 6. Writes the halfword result of the addition to the bottom halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
UHASX R7, R4, R2; Adds top halfword of R4 with bottom halfword of R2; and writes halved result to top halfword of R7; Subtracts top halfword of R2 from bottom halfword of R7 and writes halved result to bottom halfword of R7 UHSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword of R3 and writes halved result to top halfword of R0; Adds top halfword of R5 to bottom halfword of R3 and ; writes halved result to bottom halfword of R0.
```



12.6.5.20 UHSUB16 and UHSUB8

Unsigned Halving Subtract 16 and Unsigned Halving Subtract 8

Syntax

```
op{cond}{Rd,} Rn, Rm
```

where:

op is any of:

UHSUB16 Performs two unsigned 16-bit integer additions, halves the results,

and writes the results to the destination register.

UHSUB8 Performs four unsigned 8-bit integer additions, halves the results, and

writes the results to the destination register.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first register holding the operand.
Rm is the second register holding the operand.

Operation

Use these instructions to add 16-bit and 8-bit data and then to halve the result before writing the result to the destination register:

The UHSUB16 instruction:

- 1. Subtracts each halfword of the second operand from the corresponding halfword of the first operand.
- 2. Shuffles each halfword result to the right by one bit, halving the data.
- 3. Writes each unsigned halfword result to the corresponding halfwords in the destination register.

The UHSUB8 instruction:

- 1. Subtracts each byte of second operand from the corresponding byte of the first operand.
- 2. Shuffles each byte result by one bit to the right, halving the data.
- 3. Writes the unsigned byte results to the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
UHSUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of ; R1 and writes halved result to corresponding halfword in R1 UHSUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in R0 and ; writes halved result to corresponding byte in R4.
```



12.6.5.21 SEL

Select Bytes. Selects each byte of its result from either its first operand or its second operand, according to the values of the GE flags.

Syntax

```
SEL{\langle c \rangle}{\langle q \rangle} {\langle Rd \rangle, \rangle} \langle Rn \rangle, \langle Rm \rangle
```

where:

c, q are standard assembler syntax fields.

Rd is the destination register.

Rn is the first register holding the operand.
Rm is the second register holding the operand.

Operation

The SEL instruction:

- 1. Reads the value of each bit of APSR.GE.
- 2. Depending on the value of APSR.GE, assigns the destination register the value of either the first or second operand register.

Restrictions

None.

Condition Flags

These instructions do not change the flags.

```
SADD16 R0, R1, R2 ; Set GE bits based on result SEL R0, R0, R3 ; Select bytes from R0 or R3, based on GE.
```



12.6.5.22 USAD8

Unsigned Sum of Absolute Differences

Syntax

```
USAD8{cond}{Rd,} Rn, Rm
```

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.
Rn is the first operand register.
Rm is the second operand register.

Operation

The USAD8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Adds the absolute values of the differences together.
- 3. Writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
USAD8 R1, R4, R0; Subtracts each byte in R0 from corresponding byte of R4; adds the differences and writes to R1
USAD8 R0, R5; Subtracts bytes of R5 from corresponding byte in R0,; adds the differences and writes to R0.
```



12.6.5.23 USADA8

Unsigned Sum of Absolute Differences and Accumulate

Syntax

```
USADA8\{cond\}\{Rd,\}\ Rn,\ Rm,\ Ra
```

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.
Rn is the first operand register.
Rm is the second operand register.

Ra is the register that contains the accumulation value.

Operation

The USADA8 instruction:

- Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Adds the unsigned absolute differences together.
- 3. Adds the accumulation value to the sum of the absolute differences.
- 4. Writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
USADA8 R1, R0, R6 ; Subtracts bytes in R0 from corresponding halfword of R1 ; adds differences, adds value of R6, writes to R1 USADA8 R4, R0, R5, R2 ; Subtracts bytes of R5 from corresponding byte in R0 ; adds differences, adds value of R2 writes to R4.
```



12.6.5.24 USUB16 and USUB8

Unsigned Subtract 16 and Unsigned Subtract 8

Syntax

$$op\{cond\}\{Rd,\}$$
 Rn, Rm

where

op is any of:

USUB16 Unsigned Subtract 16. USUB8 Unsigned Subtract 8.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first operand register.

Rm is the second operand register.

Operation

Use these instructions to subtract 16-bit and 8-bit data before writing the result to the destination register:

The USUB16 instruction:

- 1. Subtracts each halfword from the second operand register from the corresponding halfword of the first operand register.
- 2. Writes the unsigned result in the corresponding halfwords of the destination register.

The USUB8 instruction:

- 1. Subtracts each byte of the second operand register from the corresponding byte of the first operand register.
- 2. Writes the unsigned byte result in the corresponding byte of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
USUB16 R1, R0 ; Subtracts halfwords in R0 from corresponding halfword of R1 ; and writes to corresponding halfword in R1USUB8 R4, R0, R5 ; Subtracts bytes of R5 from corresponding byte in R0 and ; writes to the corresponding byte in R4.
```



12.6.6 Multiply and Divide Instructions

The table below shows the multiply and divide instructions.

Table 12-21. Multiply and Divide Instructions

Mnemonic	Description	
MLA	Multiply with Accumulate, 32-bit result	
MLS	Multiply and Subtract, 32-bit result	
MUL	Multiply, 32-bit result	
SDIV	Signed Divide	
SMLA[B,T]	Signed Multiply Accumulate (halfwords)	
SMLAD, SMLADX	Signed Multiply Accumulate Dual	
SMLAL	Signed Multiply with Accumulate (32 × 32 + 64), 64-bit result	
SMLAL[B,T]	Signed Multiply Accumulate Long (halfwords)	
SMLALD, SMLALDX	Signed Multiply Accumulate Long Dual	
SMLAW[B T]	Signed Multiply Accumulate (word by halfword)	
SMLSD	Signed Multiply Subtract Dual	
SMLSLD	Signed Multiply Subtract Long Dual	
SMMLA	Signed Most Significant Word Multiply Accumulate	
SMMLS, SMMLSR	Signed Most Significant Word Multiply Subtract	
SMUAD, SMUADX	Signed Dual Multiply Add	
SMUL[B,T]	Signed Multiply (word by halfword)	
SMMUL, SMMULR	Signed Most Significant Word Multiply	
SMULL	Signed Multiply (32x32), 64-bit result	
SMULWB, SMULWT	Signed Multiply (word by halfword)	
SMUSD, SMUSDX	Signed Dual Multiply Subtract	
UDIV	Unsigned Divide	
UMAAL	Unsigned Multiply Accumulate Accumulate Long (32 × 32 + 32 + 32), 64-bit result	
UMLAL	Unsigned Multiply with Accumulate (32 × 32 + 64), 64-bit result	
UMULL	Unsigned Multiply (32 \times 32), 64-bit result	



12.6.6.1 MUL, MLA, and MLS

Multiply, Multiply with Accumulate, and Multiply with Subtract, using 32-bit operands, and producing a 32-bit result. Syntax

```
\label{eq:muls} $\operatorname{MUL}_{S}(\operatorname{cond}) \ \{\operatorname{Rd}_{i}\} \ \operatorname{Rn}_{i}, \ \operatorname{Rm}_{i}; \ \operatorname{Multiply}_{i} \ \operatorname{M
```

where:

cond is an optional condition code, see "Conditional Execution".

S is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see "Conditional Execution".

Rd is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn, Rm are registers holding the values to be multiplied.

Ra is a register holding the value to be added or subtracted from.

Operation

The MUL instruction multiplies the values from *Rn* and *Rm*, and places the least significant 32 bits of the result in *Rd*.

The MLA instruction multiplies the values from *Rn* and *Rm*, adds the value from *Ra*, and places the least significant 32 bits of the result in *Rd*.

The MLS instruction multiplies the values from *Rn* and *Rm*, subtracts the product from the value from *Ra*, and places the least significant 32 bits of the result in *Rd*.

The results of these instructions do not depend on whether the operands are signed or unsigned.

Restrictions

In these instructions, do not use SP and do not use PC.

If the S suffix is used with the MUL instruction:

- Rd, Rn, and Rm must all be in the range R0 to R7
- Rd must be the same as Rm.
- The cond suffix must not be used.

Condition Flags

If S is specified, the MUL instruction:

- Updates the N and Z flags according to the result
- Does not affect the C and V flags.

```
MUL R10, R2, R5 ; Multiply, R10 = R2 x R5 

MLA R10, R2, R1, R5 ; Multiply with accumulate, R10 = (R2 x R1) + R5 

MULS R0, R2, R2 ; Multiply with flag update, R0 = R2 x R2 

MULLT R2, R3, R2 ; Conditionally multiply, R2 = R3 x R2 

MLS R4, R5, R6, R7 ; Multiply with subtract, R4 = R7 - (R5 x R6)
```



12.6.6.2 UMULL, UMAAL, UMLAL

Unsigned Long Multiply, with optional Accumulate, using 32-bit operands and producing a 64-bit result.

Syntax

where:

op is one of:

UMULL Unsigned Long Multiply.

UMAAL Unsigned Long Multiply with Accumulate Accumulate.

UMLAL Unsigned Long Multiply, with Accumulate.

cond is an optional condition code, see "Conditional Execution".

RdHi, RdLo are the destination registers. For UMAAL, UMLAL and UMLAL they also hold

the accumulating value.

Rn, Rm are registers holding the first and second operands.

Operation

These instructions interpret the values from *Rn* and *Rm* as unsigned 32-bit integers.

The UMULL instruction:

- Multiplies the two unsigned integers in the first and second operands.
- Writes the least significant 32 bits of the result in RdLo.
- Writes the most significant 32 bits of the result in RdHi.

The UMAAL instruction:

- Multiplies the two unsigned 32-bit integers in the first and second operands.
- Adds the unsigned 32-bit integer in RdHi to the 64-bit result of the multiplication.
- Adds the unsigned 32-bit integer in RdLo to the 64-bit result of the addition.
- Writes the top 32-bits of the result to RdHi.
- Writes the lower 32-bits of the result to RdLo.

The UMLAL instruction:

- Multiplies the two unsigned integers in the first and second operands.
- Adds the 64-bit result to the 64-bit unsigned integer contained in RdHi and RdLo.
- Writes the result back to RdHi and RdLo.

Restrictions

In these instructions:

- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

Condition Flags

These instructions do not affect the condition code flags.

```
UMULL R0, R4, R5, R6 ; Multiplies R5 and R6, writes the top 32 bits to R4 ; and the bottom 32 bits to R0

UMAAL R3, R6, R2, R7 ; Multiplies R2 and R7, adds R6, adds R3, writes the ; top 32 bits to R6, and the bottom 32 bits to R3

UMLAL R2, R1, R3, R5 ; Multiplies R5 and R3, adds R1:R2, writes to R1:R2.
```



12.6.6.3 SMLA and SMLAW

Signed Multiply Accumulate (halfwords).

Syntax

 $op{XY}{cond}$ Rd, Rn, Rm $op{Y}{cond}$ Rd, Rn, Rm, Ra

where:

op is one of:

SMLA Signed Multiply Accumulate Long (halfwords).

X and Y specifies which half of the source registers *Rn* and *Rm* are used as the first and second multiply operand.

If X is B, then the bottom halfword, bits [15:0], of Rn is used. If X is T, then the top halfword, bits [31:16], of Rn is used.

If Y is B, then the bottom halfword, bits [15:0], of Rm is used. If Y is T, then the top halfword, bits [31:16], of Rm is used

SMLAW Signed Multiply Accumulate (word by halfword).

Y specifies which half of the source register *Rm* is used as the second multiply operand.

If Y is T, then the top halfword, bits [31:16] of Rm is used. If Y is B, then the bottom halfword, bits [15:0] of Rm is used.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register. If Rd is omitted, the destination register is Rn.

Rn, Rm are registers holding the values to be multiplied.

Ra is a register holding the value to be added or subtracted from.

Operation

The SMALBB, SMLABT, SMLATB, SMLATT instructions:

- Multiplies the specified signed halfword, top or bottom, values from Rn and Rm.
- Adds the value in Ra to the resulting 32-bit product.
- Writes the result of the multiplication and addition in Rd.

The non-specified halfwords of the source registers are ignored.

The SMLAWB and SMLAWT instructions:

- Multiply the 32-bit signed values in Rn with:
 - The top signed halfword of Rm, T instruction suffix.
 - The bottom signed halfword of Rm, B instruction suffix.
- Add the 32-bit signed value in Ra to the top 32 bits of the 48-bit product
- Writes the result of the multiplication and addition in Rd.

The bottom 16 bits of the 48-bit product are ignored.

If overflow occurs during the addition of the accumulate value, the instruction sets the Q flag in the APSR. No overflow can occur during the multiplication.

Restrictions

In these instructions, do not use SP and do not use PC.

Condition Flags

If an overflow is detected, the Q flag is set.



```
SMLABB R5, R6, R4, R1; Multiplies bottom halfwords of R6 and R4, adds; R1 and writes to R5

SMLATB R5, R6, R4, R1; Multiplies top halfword of R6 with bottom halfword; of R4, adds R1 and writes to R5

SMLATT R5, R6, R4, R1; Multiplies top halfwords of R6 and R4, adds; R1 and writes the sum to R5

SMLABT R5, R6, R4, R1; Multiplies bottom halfword of R6 with top halfword; of R4, adds R1 and writes to R5

SMLABT R4, R3, R2; Multiplies bottom halfword of R4 with top halfword of; R3, adds R2 and writes to R4

SMLAWB R10, R2, R5, R3; Multiplies R2 with bottom halfword of R5, adds; R3 to the result and writes top 32-bits to R10

SMLAWT R10, R2, R1, R5; Multiplies R2 with top halfword of R1, adds R5; and writes top 32-bits to R10.
```



12.6.6.4 SMLAD

Signed Multiply Accumulate Long Dual

```
Syntax
```

```
op{X}{cond} Rd, Rn, Rm, Ra ;
```

where:

op is one of:

SMLAD Signed Multiply Accumulate Dual.

SMLADX Signed Multiply Accumulate Dual Reverse.

X specifies which halfword of the source register Rn is used as the multiply

operand.

If X is omitted, the multiplications are bottom \times bottom and top \times top. If X is present, the multiplications are bottom \times top and top \times bottom.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn is the first operand register holding the values to be multiplied.

Rm the second operand register.

Ra is the accumulate value.

Operation

The SMLAD and SMLADX instructions regard the two operands as four halfword 16-bit values. The SMLAD and SMLADX instructions:

- If X is not present, multiply the top signed halfword value in Rn with the top signed halfword of Rm and the bottom signed halfword values in Rn with the bottom signed halfword of Rm.
- Or if X is present, multiply the top signed halfword value in Rn with the bottom signed halfword of Rm and the bottom signed halfword values in Rn with the top signed halfword of Rm.
- Add both multiplication results to the signed 32-bit value in Ra.
- Writes the 32-bit signed result of the multiplication and addition to Rd.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SMLAD R10, R2, R1, R5; Multiplies two halfword values in R2 with ; corresponding halfwords in R1, adds R5 and ; writes to R10

SMLALDX R0, R2, R4, R6; Multiplies top halfword of R2 with bottom ; halfword of R4, multiplies bottom halfword of R2; with top halfword of R4, adds R6 and writes to ; R0.
```



12.6.6.5 SMLAL and SMLALD

Signed Multiply Accumulate Long, Signed Multiply Accumulate Long (halfwords) and Signed Multiply Accumulate Long Dual.

Syntax

```
op\{cond\} RdLo, RdHi, Rn, Rm op\{XY\}\{cond\} RdLo, RdHi, Rn, Rm op\{X\}\{cond\} RdLo, RdHi, Rn, Rm
```

where:

op

is one of:

MLAL Signed Multiply Accumulate Long.

SMLAL Signed Multiply Accumulate Long (halfwords, X and Y).

X and Y specify which halfword of the source registers *Rn* and *Rm* are used as the first and second multiply operand:

If *X* is B, then the bottom halfword, bits [15:0], of *Rn* is used. If *X* is T, then the top halfword, bits [31:16], of *Rn* is used.

If Y is B, then the bottom halfword, bits [15:0], of *Rm* is used. If Y is T, then the top halfword, bits [31:16], of *Rm* is used.

SMLALD Signed Multiply Accumulate Long Dual.

SMLALDX Signed Multiply Accumulate Long Dual Reversed.

If the X is omitted, the multiplications are bottom \mathbf{x} bottom and top \mathbf{x} top.

If X is present, the multiplications are bottom \times top and top \times bottom.

cond is an optional condition code, see "Conditional Execution".

RdHi, RdLo are the destination registers.

RdLo is the lower 32 bits and *RdHi* is the upper 32 bits of the 64-bit integer. For SMLAL, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLALD and SMLA

LDX, they also hold the accumulating value.

Rn, Rm are registers holding the first and second operands.

Operation

The SMLAL instruction:

- Multiplies the two's complement signed word values from Rn and Rm.
- Adds the 64-bit value in RdLo and RdHi to the resulting 64-bit product.
- Writes the 64-bit result of the multiplication and addition in RdLo and RdHi.

The SMLALBB, SMLALBT, SMLALTB and SMLALTT instructions:

- Multiplies the specified signed halfword, Top or Bottom, values from Rn and Rm.
- Adds the resulting sign-extended 32-bit product to the 64-bit value in RdLo and RdHi.
- Writes the 64-bit result of the multiplication and addition in RdLo and RdHi.

The non-specified halfwords of the source registers are ignored.

The SMLALD and SMLALDX instructions interpret the values from *Rn* and *Rm* as four halfword two's complement signed 16-bit integers. These instructions:

- If X is not present, multiply the top signed halfword value of Rn with the top signed halfword of Rm and the bottom signed halfword values of Rn with the bottom signed halfword of Rm.
- Or if X is present, multiply the top signed halfword value of Rn with the bottom signed halfword of Rm and the bottom signed halfword values of Rn with the top signed halfword of Rm.



- Add the two multiplication results to the signed 64-bit value in RdLo and RdHi to create the resulting 64-bit product.
- Write the 64-bit product in RdLo and RdHi.

Restrictions

In these instructions:

- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

Condition Flags

These instructions do not affect the condition code flags.

```
SMLAL
        R4, R5, R3, R8 ; Multiplies R3 and R8, adds R5:R4 and writes to
SMLALBT R2, R1, R6, R7; Multiplies bottom halfword of R6 with top
                        ; halfword of R7, sign extends to 32-bit, adds
                        ; R1:R2 and writes to R1:R2
SMLALTB R2, R1, R6, R7; Multiplies top halfword of R6 with bottom
                        ; halfword of R7, sign extends to 32-bit, adds R1:R2
                        ; and writes to R1:R2
SMLALD
       R6, R8, R5, R1; Multiplies top halfwords in R5 and R1 and bottom
                        ; halfwords of R5 and R1, adds R8:R6 and writes to
                        ; R8:R6
SMLALDX R6, R8, R5, R1 ; Multiplies top halfword in R5 with bottom
                        ; halfword of R1, and bottom halfword of R5 with
                        ; top halfword of R1, adds R8:R6 and writes to
                        ; R8:R6.
```



12.6.6.6 SMLSD and SMLSLD

Signed Multiply Subtract Dual and Signed Multiply Subtract Long Dual

Syntax

 $op{X}{cond}$ Rd, Rn, Rm, Ra

where:

op is one of:

SMLSD Signed Multiply Subtract Dual.

SMLSDX Signed Multiply Subtract Dual Reversed.

SMLSLD Signed Multiply Subtract Long Dual.

SMLSLDX Signed Multiply Subtract Long Dual Reversed.

SMLAW Signed Multiply Accumulate (word by halfword).

If X is present, the multiplications are bottom \times top and top \times bottom. If the X is omitted, the multiplications are bottom \times bottom and top \times top.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Ra is the register holding the accumulate value.

Operation

The SMLSD instruction interprets the values from the first and second operands as four signed halfwords. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 x 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the signed accumulate value to the result of the subtraction.
- Writes the result of the addition to the destination register.

The SMLSLD instruction interprets the values from Rn and Rm as four signed halfwords.

This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 x 16-bit halfword multiplications.
- Subtracts the result of the upper halfword multiplication from the result of the lower halfword multiplication.
- Adds the 64-bit value in RdHi and RdLo to the result of the subtraction.
- Writes the 64-bit result of the addition to the RdHi and RdLo.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition Flags

This instruction sets the Q flag if the accumulate operation overflows. Overflow cannot occur during the multiplications or subtraction.

For the Thumb instruction set, these instructions do not affect the condition code flags.



```
SMLSD R0, R4, R5, R6; Multiplies bottom halfword of R4 with bottom
                       ; halfword of R5, multiplies top halfword of R4
                       ; with top halfword of R5, subtracts second from
                       ; first, adds R6, writes to R0
SMLSDX R1, R3, R2, R0; Multiplies bottom halfword of R3 with top
                       ; halfword of R2, multiplies top halfword of R3
                       ; with bottom halfword of R2, subtracts second from
                       ; first, adds R0, writes to R1
SMLSLD R3, R6, R2, R7; Multiplies bottom halfword of R6 with bottom
                       ; halfword of R2, multiplies top halfword of R6
                       ; with top halfword of R2, subtracts second from
                       ; first, adds R6:R3, writes to R6:R3
SMLSLDX R3, R6, R2, R7; Multiplies bottom halfword of R6 with top
                       ; halfword of R2, multiplies top halfword of R6
                       ; with bottom halfword of R2, subtracts second from
                       ; first, adds R6:R3, writes to R6:R3.
```



12.6.6.7 SMMLA and SMMLS

Signed Most Significant Word Multiply Accumulate and Signed Most Significant Word Multiply Subtract Syntax

$$op{R}{cond}$$
 Rd, Rn, Rm, Ra

where:

op is one of:

SMMLA Signed Most Significant Word Multiply Accumulate. SMMLS Signed Most Significant Word Multiply Subtract.

If the X is omitted, the multiplications are bottom \times bottom and top \times top.

R is a rounding error flag. If R is specified, the result is rounded instead of being

truncated. In this case the constant 0x80000000 is added to the product before

the high word is extracted.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second multiply operands.

Ra is the register holding the accumulate value.

Operation

The SMMLA instruction interprets the values from *Rn* and *Rm* as signed 32-bit words.

The SMMLA instruction:

- Multiplies the values in Rn and Rm.
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
- Adds the value of Ra to the signed extracted value.
- Writes the result of the addition in Rd.

The SMMLS instruction interprets the values from *Rn* and *Rm* as signed 32-bit words.

The SMMLS instruction:

- Multiplies the values in Rn and Rm.
- Optionally rounds the result by adding 0x80000000.
- Extracts the most significant 32 bits of the result.
- Subtracts the extracted value of the result from the value in *Ra*.
- Writes the result of the subtraction in Rd.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.



Examples

```
SMMLA R0, R4, R5, R6; Multiplies R4 and R5, extracts top 32 bits, adds; R6, truncates and writes to R0

SMMLAR R6, R2, R1, R4; Multiplies R2 and R1, extracts top 32 bits, adds; R4, rounds and writes to R6

SMMLSR R3, R6, R2, R7; Multiplies R6 and R2, extracts top 32 bits, subtracts R7, rounds and writes to R3

SMMLS R4, R5, R3, R8; Multiplies R5 and R3, extracts top 32 bits, subtracts R8, truncates and writes to R4.
```

12.6.6.8 SMMUL

Signed Most Significant Word Multiply

Syntax

```
op{R}{cond} Rd, Rn, Rm
```

where:

op is one of:

SMMUL Signed Most Significant Word Multiply.

R is a rounding error flag. If R is specified, the result is rounded instead of being

truncated. In this case the constant 0x80000000 is added to the product before

the high word is extracted.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The SMMUL instruction interprets the values from *Rn* and *Rm* as two's complement 32-bit signed integers. The SMMUL instruction:

- Multiplies the values from Rn and Rm.
- Optionally rounds the result, otherwise truncates the result.
- Writes the most significant signed 32 bits of the result in Rd.

Restrictions

In this instruction:

do not use SP and do not use PC.

Condition Flags

This instruction does not affect the condition code flags.

```
SMULL R0, R4, R5; Multiplies R4 and R5, truncates top 32 bits; and writes to R0

SMULLR R6, R2; Multiplies R6 and R2, rounds the top 32 bits; and writes to R6.
```



12.6.6.9 SMUAD and SMUSD

Signed Dual Multiply Add and Signed Dual Multiply Subtract

Syntax

$$op{X}{cond}$$
 Rd, Rn, Rm

where:

op is one of:

SMUAD Signed Dual Multiply Add.

SMUADX Signed Dual Multiply Add Reversed.

SMUSD Signed Dual Multiply Subtract.

SMUSDX Signed Dual Multiply Subtract Reversed.

If X is present, the multiplications are bottom \times top and top \times bottom. If the X is omitted, the multiplications are bottom \times bottom and top \times top.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The SMUAD instruction interprets the values from the first and second operands as two signed halfwords in each operand. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 x 16-bit multiplications.
- Adds the two multiplication results together.
- Writes the result of the addition to the destination register.

The SMUSD instruction interprets the values from the first and second operands as two's complement signed integers. This instruction:

- Optionally rotates the halfwords of the second operand.
- Performs two signed 16 x 16-bit multiplications.
- Subtracts the result of the top halfword multiplication from the result of the bottom halfword multiplication.
- Writes the result of the subtraction to the destination register.

Restrictions

In these instructions:

Do not use SP and do not use PC.

Condition Flags

Sets the Q flag if the addition overflows. The multiplications cannot overflow.



Examples

```
SMUAD
        RO, R4, R5; Multiplies bottom halfword of R4 with the bottom
                    ; halfword of R5, adds multiplication of top halfword
                    ; of R4 with top halfword of R5, writes to R0
        R3, R7, R4; Multiplies bottom halfword of R7 with top halfword
SMUADX
                    ; of R4, adds multiplication of top halfword of R7
                    ; with bottom halfword of R4, writes to R3
        R3, R6, R2 ; Multiplies bottom halfword of R4 with bottom halfword
SMUSD
                    ; of R6, subtracts multiplication of top halfword of R6
                    ; with top halfword of R3, writes to R3
       R4, R5, R3 ; Multiplies bottom halfword of R5 with top halfword of
SMUSDX
                    ; R3, subtracts multiplication of top halfword of R5
                    ; with bottom halfword of R3, writes to R4.
```

12.6.6.10 SMUL and SMULW

Signed Multiply (halfwords) and Signed Multiply (word by halfword)

Syntax

```
op{XY}{cond} Rd,Rn, Rm op{Y}{cond} Rd. Rn, Rm
```

For SMULXY only:

op is one of:

SMUL{XY} Signed Multiply (halfwords).

X and Y specify which halfword of the source registers *Rn* and *Rm* is used as the first and second multiply operand.

If X is B, then the bottom halfword, bits [15:0] of Rn is used.

If X is T, then the top halfword, bits [31:16] of Rn is used. If Y is B, then the bot tom halfword, bits [15:0], of Rm is used.

If Y is T, then the top halfword, bits [31:16], of Rm is used.

SMULW{Y} Signed Multiply (word by halfword).

Y specifies which halfword of the source register *Rm* is used as the second multiply operand.

If Y is B, then the bottom halfword (bits [15:0]) of Rm is used. If Y is T, then the top halfword (bits [31:16]) of Rm is used.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The SMULBB, SMULTB, SMULBT and SMULTT instructions interprets the values from *Rn* and *Rm* as four signed 16-bit integers. These instructions:

- Multiplies the specified signed halfword, Top or Bottom, values from Rn and Rm.
- Writes the 32-bit result of the multiplication in Rd.

The SMULWT and SMULWB instructions interprets the values from *Rn* as a 32-bit signed integer and *Rm* as two halfword 16-bit signed integers. These instructions:

- Multiplies the first operand and the top, T suffix, or the bottom, B suffix, halfword of the second operand.
- Writes the signed most significant 32 bits of the 48-bit result in the destination register.



Restrictions

In these instructions:

- Do not use SP and do not use PC.
- RdHi and RdLo must be different registers.

SMULBT	R0, R4, R5	; Multiplies the bottom halfword of R4 with the
		; top halfword of R5, multiplies results and
		; writes to R0
SMULBB	R0, R4, R5	; Multiplies the bottom halfword of R4 with the
		; bottom halfword of R5, multiplies results and
		; writes to R0
SMULTT	R0, R4, R5	; Multiplies the top halfword of R4 with the top
		; halfword of R5, multiplies results and writes
		; to RO
SMULTB	R0, R4, R5	; Multiplies the top halfword of R4 with the
		; bottom halfword of R5, multiplies results and
		; and writes to R0
SMULWT	R4, R5, R3	; Multiplies R5 with the top halfword of R3,
		; extracts top 32 bits and writes to R4
SMULWB	R4, R5, R3	; Multiplies R5 with the bottom halfword of R3,
		; extracts top 32 bits and writes to R4.



12.6.6.11 UMULL, UMLAL, SMULL, and SMLAL

Signed and Unsigned Long Multiply, with optional Accumulate, using 32-bit operands and producing a 64-bit result.

Syntax

```
op{cond} RdLo, RdHi, Rn, Rm
```

where:

op is one of:

UMULL Unsigned Long Multiply.

UMLAL Unsigned Long Multiply, with Accumulate.

SMULL Signed Long Multiply.

SMLAL Signed Long Multiply, with Accumulate.

cond is an optional condition code, see "Conditional Execution".

RdHi, RdLo are the destination registers. For UMLAL and SMLAL they also hold the accu

mulating value.

Rn, Rm are registers holding the operands.

Operation

The UMULL instruction interprets the values from *Rn* and *Rm* as unsigned integers. It multiplies these integers and places the least significant 32 bits of the result in *RdLo*, and the most significant 32 bits of the result in *RdHi*.

The UMLAL instruction interprets the values from *Rn* and *Rm* as unsigned integers. It multiplies these integers, adds the 64-bit result to the 64-bit unsigned integer contained in *RdHi* and *RdLo*, and writes the result back to *RdHi* and *RdLo*.

The SMULL instruction interprets the values from *Rn* and *Rm* as two's complement signed integers. It multiplies these integers and places the least significant 32 bits of the result in *RdLo*, and the most significant 32 bits of the result in *RdHi*.

The SMLAL instruction interprets the values from *Rn* and *Rm* as two's complement signed integers. It multiplies these integers, adds the 64-bit result to the 64-bit signed integer contained in *RdHi* and *RdLo*, and writes the result back to *RdHi* and *RdLo*.

Restrictions

In these instructions:

- Do not use SP and do not use PC
- RdHi and RdLo must be different registers.

Condition Flags

These instructions do not affect the condition code flags.

```
UMULL R0, R4, R5, R6 ; Unsigned (R4,R0) = R5 \times R6
SMLAL R4, R5, R3, R8 ; Signed (R5,R4) = (R5,R4) + R3 \times R8
```



12.6.6.12 SDIV and UDIV

Signed Divide and Unsigned Divide.

Syntax

```
SDIV\{cond\} \{Rd,\} Rn, Rm
UDIV\{cond\} \{Rd,\} Rn, Rm
```

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register. If *Rd* is omitted, the destination register is *Rn*.

Rn is the register holding the value to be divided.

Rm is a register holding the divisor.

Operation

SDIV performs a signed integer division of the value in *Rn* by the value in *Rm*.

UDIV performs an unsigned integer division of the value in Rn by the value in Rm.

For both instructions, if the value in *Rn* is not divisible by the value in *Rm*, the result is rounded towards zero.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not change the flags.

```
SDIV R0, R2, R4 ; Signed divide, R0 = R2/R4 UDIV R8, R8, R1 ; Unsigned divide, R8 = R8/R1
```



12.6.7 Saturating Instructions

The table below shows the saturating instructions.

Table 12-22. Saturating Instructions

Mnemonic	Description
SSAT	Signed Saturate
SSAT16	Signed Saturate Halfword
USAT	Unsigned Saturate
USAT16	Unsigned Saturate Halfword
QADD	Saturating Add
QSUB	Saturating Subtract
QSUB16	Saturating Subtract 16
QASX	Saturating Add and Subtract with Exchange
QSAX	Saturating Subtract and Add with Exchange
QDADD	Saturating Double and Add
QDSUB	Saturating Double and Subtract
UQADD16	Unsigned Saturating Add 16
UQADD8	Unsigned Saturating Add 8
UQASX	Unsigned Saturating Add and Subtract with Exchange
UQSAX	Unsigned Saturating Subtract and Add with Exchange
UQSUB16	Unsigned Saturating Subtract 16
UQSUB8	Unsigned Saturating Subtract 8

For signed *n*-bit saturation, this means that:

- If the value to be saturated is less than -2^{n-1} , the result returned is -2^{n-1}
- If the value to be saturated is greater than $2^{n-1}-1$, the result returned is $2^{n-1}-1$
- Otherwise, the result returned is the same as the value to be saturated.

For unsigned *n*-bit saturation, this means that:

- If the value to be saturated is less than 0, the result returned is 0
- If the value to be saturated is greater than 2ⁿ-1, the result returned is 2ⁿ-1
- Otherwise, the result returned is the same as the value to be saturated.

If the returned result is different from the value to be saturated, it is called *saturation*. If saturation occurs, the instruction sets the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. To clear the Q flag to 0, the MSR instruction must be used; see "MSR".

To read the state of the Q flag, the MRS instruction must be used; see "MRS".



12.6.7.1 SSAT and USAT

Signed Saturate and Unsigned Saturate to any bit position, with optional shift before saturating.

Syntax

where:

op is one of:

SSAT Saturates a signed value to a signed range.

USAT Saturates a signed value to an unsigned range.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

n specifies the bit position to saturate to:

n ranges from 1 n ranges from 0 to 31 for USAT.

to 32 for SSAT

Rm is the register containing the value to saturate.

shift #s is an optional shift applied to Rm before saturating. It must be one of the

following:

ASR #s where s is in the range 1 to 31.

LSL #s where s is in the range 0 to 31.

Operation

These instructions saturate to a signed or unsigned *n*-bit value.

The SSAT instruction applies the specified shift, then saturates to the signed range $-2^{n-1} \le x \le 2^{n-1}-1$.

The USAT instruction applies the specified shift, then saturates to the unsigned range $0 \le x \le 2^n - 1$.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.

```
SSAT R7, #16, R7, LSL #4 ; Logical shift left value in R7 by 4, then ; saturate it as a signed 16-bit value and ; write it back to R7

USATNE R0, #7, R5 ; Conditionally saturate value in R5 as an ; unsigned 7 bit value and write it to R0.
```



12.6.7.2 SSAT16 and USAT16

Signed Saturate and Unsigned Saturate to any bit position for two halfwords.

Syntax

 $op\{cond\}$ Rd, #n, Rm

where:

op is one of:

SSAT16 Saturates a signed halfword value to a signed range.

USAT16 Saturates a signed halfword value to an unsigned range.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

n specifies the bit position to saturate to:

n ranges from 1 n ranges from 0 to 15 for USAT.

to 16 for SSAT

Rm is the register containing the value to saturate.

Operation

The SSAT16 instruction:

Saturates two signed 16-bit halfword values of the register with the value to saturate from selected by the bit position in *n*.

Writes the results as two signed 16-bit halfwords to the destination register.

The USAT16 instruction:

Saturates two unsigned 16-bit halfword values of the register with the value to saturate from selected by the bit position in *n*.

Writes the results as two unsigned halfwords in the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.

```
SSAT16 R7, #9, R2 ; Saturates the top and bottom highwords of R2 ; as 9-bit values, writes to corresponding halfword ; of R7
USAT16NE R0, #13, R5 ; Conditionally saturates the top and bottom ; halfwords of R5 as 13-bit values, writes to ; corresponding halfword of R0.
```



12.6.7.3 QADD and QSUB

Saturating Add and Saturating Subtract, signed.

Syntax

```
op\{cond\} {Rd}, Rn, Rm op\{cond\} {Rd}, Rn, Rm
```

where:

op is one of:

QADD Saturating 32-bit add.

QADD8 Saturating four 8-bit integer additions.

QADD16 Saturating two 16-bit integer additions.

QSUB Saturating 32-bit subtraction.

QSUB8 Saturating four 8-bit integer subtraction.

QSUB16 Saturating two 16-bit integer subtraction.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

These instructions add or subtract two, four or eight values from the first and second operands and then writes a signed saturated value in the destination register.

The QADD and QSUB instructions apply the specified add or subtract, and then saturate the result to the signed range $-2^{n-1} \le x \le 2^{n-1}-1$, where x is given by the number of bits applied in the instruction, 32, 16 or 8.

If the returned result is different from the value to be saturated, it is called *saturation*. If saturation occurs, the QADD and QSUB instructions set the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. The 8-bit and 16-bit QADD and QSUB instructions always leave the Q flag unchanged.

To clear the Q flag to 0, the MSR instruction must be used; see "MSR".

To read the state of the Q flag, the MRS instruction must be used; see "MRS".

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

If saturation occurs, these instructions set the Q flag to 1.



Examples

```
QADD16 R7, R4, R2 ; Adds halfwords of R4 with corresponding halfword of R2, saturates to 16 bits and writes to corresponding halfword of R7

QADD8 R3, R1, R6 ; Adds bytes of R1 to the corresponding bytes of R6, saturates to 8 bits and writes to corresponding byte of R3

QSUB16 R4, R2, R3 ; Subtracts halfwords of R3 from corresponding halfword of R2, saturates to 16 bits, writes to corresponding halfword of R4

QSUB8 R4, R2, R5 ; Subtracts bytes of R5 from the corresponding byte in R2, saturates to 8 bits, writes to corresponding byte of R4.
```

12.6.7.4 QASX and QSAX

Saturating Add and Subtract with Exchange and Saturating Subtract and Add with Exchange, signed.

Syntax

 $op\{cond\}$ {Rd}, Rm, Rn

where:

op is one of:

QASX Add and Subtract with Exchange and Saturate.

QSAX Subtract and Add with Exchange and Saturate.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The QASX instruction:

- 1. Adds the top halfword of the source operand with the bottom halfword of the second operand.
- 2. Subtracts the top halfword of the second operand from the bottom highword of the first operand.
- 3. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where x equals 16, to the bottom halfword of the destination register.
- 4. Saturates the results of the sum and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where *x* equals 16, to the top halfword of the destination register.

The QSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Adds the bottom halfword of the source operand with the top halfword of the second operand.
- 3. Saturates the results of the sum and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where *x* equals 16, to the bottom halfword of the destination register.
- 4. Saturates the result of the subtraction and writes a 16-bit signed integer in the range $-2^{15} \le x \le 2^{15} 1$, where *x* equals 16, to the top halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.



```
QASX R7, R4, R2; Adds top halfword of R4 to bottom halfword of R2,
; saturates to 16 bits, writes to top halfword of R7
; Subtracts top highword of R2 from bottom halfword of
; R4, saturates to 16 bits and writes to bottom halfword
; of R7

QSAX R0, R3, R5; Subtracts bottom halfword of R5 from top halfword of
; R3, saturates to 16 bits, writes to top halfword of R0
; Adds bottom halfword of R3 to top halfword of R5,
; saturates to 16 bits, writes to bottom halfword of R0.
```



12.6.7.5 QDADD and QDSUB

Saturating Double and Add and Saturating Double and Subtract, signed.

Syntax

$$op\{cond\}$$
 {Rd}, Rm, Rn

where:

op is one of:

QDADD Saturating Double and Add.

QDSUB Saturating Double and Subtract.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rm, Rn are registers holding the first and second operands.

Operation

The QDADD instruction:

- Doubles the second operand value.
- Adds the result of the doubling to the signed saturated value in the first operand.
- Writes the result to the destination register.

The QDSUB instruction:

- Doubles the second operand value.
- Subtracts the doubled value from the signed saturated value in the first operand.
- Writes the result to the destination register.

Both the doubling and the addition or subtraction have their results saturated to the 32-bit signed integer range $-2^{31} \le x \le 2^{31} - 1$. If saturation occurs in either operation, it sets the Q flag in the APSR.

Restrictions

Do not use SP and do not use PC.

Condition Flags

If saturation occurs, these instructions set the Q flag to 1.

```
QDADD R7, R4, R2; Doubles and saturates R4 to 32 bits, adds R2, ; saturates to 32 bits, writes to R7

QDSUB R0, R3, R5; Subtracts R3 doubled and saturated to 32 bits; from R5, saturates to 32 bits, writes to R0.
```



12.6.7.6 UQASX and UQSAX

Saturating Add and Subtract with Exchange and Saturating Subtract and Add with Exchange, unsigned.

Syntax

```
op\{cond\} {Rd}, Rm, Rn
```

where:

type is one of:

UQASX Add and Subtract with Exchange and Saturate. UQSAX Subtract and Add with Exchange and Saturate.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

The UQASX instruction:

- 1. Adds the bottom halfword of the source operand with the top halfword of the second operand.
- 2. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 3. Saturates the results of the sum and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the top halfword of the destination register.
- 4. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the bottom halfword of the destination register.

The UQSAX instruction:

- 1. Subtracts the bottom halfword of the second operand from the top highword of the first operand.
- 2. Adds the bottom halfword of the first operand with the top halfword of the second operand.
- 3. Saturates the result of the subtraction and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the top halfword of the destination register.
- 4. Saturates the results of the addition and writes a 16-bit unsigned integer in the range $0 \le x \le 2^{16} 1$, where x equals 16, to the bottom halfword of the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

```
UQASX R7, R4, R2 ; Adds top halfword of R4 with bottom halfword of R2, ; saturates to 16 bits, writes to top halfword of R7 ; Subtracts top halfword of R2 from bottom halfword of ; R4, saturates to 16 bits, writes to bottom halfword of R7 UQSAX R0, R3, R5 ; Subtracts bottom halfword of R5 from top halfword of R3, ; saturates to 16 bits, writes to top halfword of R0 ; Adds bottom halfword of R4 to top halfword of R5 ; saturates to 16 bits, writes to bottom halfword of R0.
```



12.6.7.7 UQADD and UQSUB

Saturating Add and Saturating Subtract Unsigned.

Syntax

```
op\{cond\} {Rd}, Rn, Rm op\{cond\} {Rd}, Rn, Rm
```

where:

op is one of:

UQADD8 Saturating four unsigned 8-bit integer additions.

UQADD16 Saturating two unsigned 16-bit integer additions.

UDSUB8 Saturating four unsigned 8-bit integer subtractions.

UQSUB16 Saturating two unsigned 16-bit integer subtractions.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rn, Rm are registers holding the first and second operands.

Operation

These instructions add or subtract two or four values and then writes an unsigned saturated value in the destination register.

The UQADD16 instruction:

- Adds the respective top and bottom halfwords of the first and second operands.
- Saturates the result of the additions for each halfword in the destination register to the unsigned range $0 \le x \le 2^{16}$ -1, where x is 16.

The UQADD8 instruction:

- Adds each respective byte of the first and second operands.
- Saturates the result of the addition for each byte in the destination register to the unsigned range $0 \le x \le 2^8$ 1, where x is 8.

The UQSUB16 instruction:

- Subtracts both halfwords of the second operand from the respective halfwords of the first operand.
- Saturates the result of the differences in the destination register to the unsigned range $0 \le x \le 2^{16}$ -1, where x is 16.

The UQSUB8 instructions:

- Subtracts the respective bytes of the second operand from the respective bytes of the first operand.
- Saturates the results of the differences for each byte in the destination register to the unsigned range $0 \le x \le 2^8$ -1, where x is 8.



Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the condition code flags.

Examples

12.6.8 Packing and Unpacking Instructions

The table below shows the instructions that operate on packing and unpacking data.

Table 12-23. Packing and Unpacking Instructions

Mnemonic	Description
PKH	Pack Halfword
SXTAB	Extend 8 bits to 32 and add
SXTAB16	Dual extend 8 bits to 16 and add
SXTAH	Extend 16 bits to 32 and add
SXTB	Sign extend a byte
SXTB16	Dual extend 8 bits to 16 and add
SXTH	Sign extend a halfword
UXTAB	Extend 8 bits to 32 and add
UXTAB16	Dual extend 8 bits to 16 and add
UXTAH	Extend 16 bits to 32 and add
UXTB	Zero extend a byte
UXTB16	Dual zero extend 8 bits to 16 and add
UXTH	Zero extend a halfword



12.6.8.1 PKHBT and PKHTB

Pack Halfword

Syntax

```
        op{cond} \ \{Rd\}, \ Rn, \ Rm \ \{, \ LSL \ \#imm\} \\        op{cond} \ \{Rd\}, \ Rn, \ Rm \ \{, \ ASR \ \#imm\}
```

where:

op is one of:

PKHBT Pack Halfword, bottom and top with shift. PKHTB Pack Halfword, top and bottom with shift.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.
Rn is the first operand register

Rm is the second operand register holding the value to be optionally shifted.

imm is the shift length. The type of shift length depends on the instruction:

For PKHBT

LSL a left shift with a shift length from 1 to 31, 0 means no shift.

For PKHTB

ASR an arithmetic shift right with a shift length from 1 to 32,

a shift of 32-bits is encoded as 0b00000.

Operation

The PKHBT instruction:

- 1. Writes the value of the bottom halfword of the first operand to the bottom halfword of the destination register.
- 2. If shifted, the shifted value of the second operand is written to the top halfword of the destination register.

The PKHTB instruction:

- 1. Writes the value of the top halfword of the first operand to the top halfword of the destination register.
- 2. If shifted, the shifted value of the second operand is written to the bottom halfword of the destination register.

Restrictions

Rd must not be SP and must not be PC.

Condition Flags



Examples

```
PKHBT R3, R4, R5 LSL #0 ; Writes bottom halfword of R4 to bottom halfword of ; R3, writes top halfword of R5, unshifted, to top ; halfword of R3

PKHTB R4, R0, R2 ASR #1 ; Writes R2 shifted right by 1 bit to bottom halfword ; of R4, and writes top halfword of R0 to top ; halfword of R4.
```

12.6.8.2 SXT and UXT

Sign extend and Zero extend.

Syntax

```
op\{cond\} {Rd,} Rm {, ROR #n} op\{cond\} {Rd}, Rm {, ROR #n}
```

where:

op is one of:

SXTB Sign extends an 8-bit value to a 32-bit value. SXTH Sign extends a 16-bit value to a 32-bit value.

SXTB16 Sign extends two 8-bit values to two 16-bit values.

UXTB Zero extends an 8-bit value to a 32-bit value. UXTH Zero extends a 16-bit value to a 32-bit value.

UXTB16 Zero extends two 8-bit values to two 16-bit values.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rm is the register holding the value to extend.

ROR #n is one of:

ROR #8 Value from Rm is rotated right 8 bits.

Operation

These instructions do the following:

- 1. Rotate the value from Rm right by 0, 8, 16 or 24 bits.
- 2. Extract bits from the resulting value:
 - SXTB extracts bits[7:0] and sign extends to 32 bits.
 - UXTB extracts bits[7:0] and zero extends to 32 bits.
 - SXTH extracts bits[15:0] and sign extends to 32 bits.
 - UXTH extracts bits[15:0] and zero extends to 32 bits.
 - SXTB16 extracts bits[7:0] and sign extends to 16 bits, and extracts bits [23:16] and sign extends to 16 bits.
 - UXTB16 extracts bits[7:0] and zero extends to 16 bits, and extracts bits [23:16] and zero extends to 16 bits.

Restrictions

Do not use SP and do not use PC.

Condition Flags



Examples

```
SXTH R4, R6, ROR #16 ; Rotates R6 right by 16 bits, obtains bottom halfword of ; of result, sign extends to 32 bits and writes to R4 UXTB R3, R10 ; Extracts lowest byte of value in R10, zero extends, and ; writes to R3.
```

12.6.8.3 SXTA and UXTA

Signed and Unsigned Extend and Add

Syntax

```
op\{cond\} {Rd,} Rn, Rm {, ROR #n} op\{cond\} {Rd,} Rn, Rm {, ROR #n}
```

where:

op is one of:

SXTAB Sign extends an 8-bit value to a 32-bit value and add.

SXTAH Sign extends a 16-bit value to a 32-bit value and add.

SXTAB16 Sign extends two 8-bit values to two 16-bit values and add.

UXTAB Zero extends an 8-bit value to a 32-bit value and add. UXTAH Zero extends a 16-bit value to a 32-bit value and add.

UXTAB16 Zero extends two 8-bit values to two 16-bit values and add.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register. Rn is the first operand register.

Rm is the register holding the value to rotate and extend.

ROR #n is one of:

ROR #8 Value from Rm is rotated right 8 bits.

ROR~#16~Value~from~Rm~is~rotated~right~16~bits.

ROR #24 Value from Rm is rotated right 24 bits.

If ROR #*n* is omitted, no rotation is performed.

Operation

These instructions do the following:

- 1. Rotate the value from Rm right by 0, 8, 16 or 24 bits.
- 2. Extract bits from the resulting value:
 - SXTAB extracts bits[7:0] from Rm and sign extends to 32 bits.
 - UXTAB extracts bits[7:0] from Rm and zero extends to 32 bits.
 - SXTAH extracts bits[15:0] from Rm and sign extends to 32 bits.
 - UXTAH extracts bits[15:0] from Rm and zero extends to 32 bits.
 - SXTAB16 extracts bits[7:0] from Rm and sign extends to 16 bits, and extracts bits [23:16] from Rm and sign extends to 16 bits.
 - UXTAB16 extracts bits[7:0] from Rm and zero extends to 16 bits, and extracts bits [23:16] from Rm and zero extends to 16 bits.
- 3. Adds the signed or zero extended value to the word or corresponding halfword of *Rn* and writes the result in *Rd*.



Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
SXTAH R4, R8, R6, ROR #16; Rotates R6 right by 16 bits, obtains bottom; halfword, sign extends to 32 bits, adds; R8, and writes to R4

UXTAB R3, R4, R10; Extracts bottom byte of R10 and zero extends; to 32 bits, adds R4, and writes to R3.
```



12.6.9 Bitfield Instructions

The table below shows the instructions that operate on adjacent sets of bits in registers or bitfields.

Table 12-24. Packing and Unpacking Instructions

Mnemonic	Description
BFC	Bit Field Clear
BFI	Bit Field Insert
SBFX	Signed Bit Field Extract
SXTB	Sign extend a byte
SXTH	Sign extend a halfword
UBFX	Unsigned Bit Field Extract
UXTB	Zero extend a byte
UXTH	Zero extend a halfword



12.6.9.1 BFC and BFI

Bit Field Clear and Bit Field Insert.

Syntax

```
BFC{cond} Rd, #lsb, #width
BFI{cond} Rd, Rn, #lsb, #width
```

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.
Rn is the source register.

lsb is the position of the least significant bit of the bitfield. *Isb* must be in the range

0 to 31.

width is the width of the bitfield and must be in the range 1 to 32-*lsb*.

Operation

BFC clears a bitfield in a register. It clears *width* bits in *Rd*, starting at the low bit position *lsb*. Other bits in *Rd* are unchanged.

BFI copies a bitfield into one register from another register. It replaces *width* bits in *Rd* starting at the low bit position *lsb*, with *width* bits from *Rn* starting at bit[0]. Other bits in *Rd* are unchanged.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
BFC R4, #8, #12 ; Clear bit 8 to bit 19 (12 bits) of R4 to 0
BFI R9, R2, #8, #12 ; Replace bit 8 to bit 19 (12 bits) of R9 with ; bit 0 to bit 11 from R2.
```



12.6.9.2 SBFX and UBFX

Signed Bit Field Extract and Unsigned Bit Field Extract.

Syntax

```
SBFX{cond} Rd, Rn, #lsb, #width UBFX{cond} Rd, Rn, #lsb, #width
```

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register. Rn is the source register.

lsb is the position of the least significant bit of the bitfield. *Isb* must be in the range

0 to 31.

width is the width of the bitfield and must be in the range 1 to 32-lsb.

Operation

SBFX extracts a bitfield from one register, sign extends it to 32 bits, and writes the result to the destination register.

UBFX extracts a bitfield from one register, zero extends it to 32 bits, and writes the result to the destination register.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
SBFX R0, R1, #20, #4 ; Extract bit 20 to bit 23 (4 bits) from R1 and sign ; extend to 32 bits and then write the result to R0. UBFX R8, R11, #9, #10 ; Extract bit 9 to bit 18 (10 bits) from R11 and zero ; extend to 32 bits and then write the result to R8.
```



12.6.9.3 SXT and UXT

Sign extend and Zero extend.

Syntax

where:

extend is one of:

B Extends an 8-bit value to a 32-bit value. H Extends a 16-bit value to a 32-bit value.

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

Rm is the register holding the value to extend.

ROR #n is one of:

ROR #8 Value from *Rm* is rotated right 8 bits. *ROR* #16 Value from *Rm* is rotated right 16 bits. *ROR* #24 Value from *Rm* is rotated right 24 bits. If ROR #*n* is omitted, no rotation is performed.

Operation

These instructions do the following:

- 1. Rotate the value from Rm right by 0, 8, 16 or 24 bits.
- Extract bits from the resulting value:
 - SXTB extracts bits[7:0] and sign extends to 32 bits.
 - UXTB extracts bits[7:0] and zero extends to 32 bits.
 - SXTH extracts bits[15:0] and sign extends to 32 bits.
 - UXTH extracts bits[15:0] and zero extends to 32 bits.

Restrictions

Do not use SP and do not use PC.

Condition Flags

These instructions do not affect the flags.

```
SXTH R4, R6, ROR #16 ; Rotate R6 right by 16 bits, then obtain the lower ; halfword of the result and then sign extend to ; 32 bits and write the result to R4.

UXTB R3, R10 ; Extract lowest byte of the value in R10 and zero ; extend it, and write the result to R3.
```



12.6.10 Branch and Control Instructions

The table below shows the branch and control instructions.

Table 12-25. Branch and Control Instructions

Mnemonic	Description
В	Branch
BL	Branch with Link
BLX	Branch indirect with Link
BX	Branch indirect
CBNZ	Compare and Branch if Non Zero
CBZ	Compare and Branch if Zero
IT	If-Then
TBB	Table Branch Byte
ТВН	Table Branch Halfword



12.6.10.1 B, BL, BX, and BLX

Branch instructions.

Syntax

 $B\{cond\}$ label $BL\{cond\}$ label $BX\{cond\}$ Rm $BLX\{cond\}$ Rm

where:

B is branch (immediate).

BL is branch with link (immediate).

BX is branch indirect (register).

BLX is branch indirect with link (register).

cond is an optional condition code, see "Conditional Execution".

label is a PC-relative expression. See "PC-relative Expressions".

Rm is a register that indicates an address to branch to. Bit[0] of the value in *Rm*

must be 1, but the address to branch to is created by changing bit[0] to 0.

Operation

All these instructions cause a branch to label, or to the address indicated in Rm. In addition:

- The BL and BLX instructions write the address of the next instruction to LR (the link register, R14).
- The BX and BLX instructions result in a UsageFault exception if bit[0] of Rm is 0.

Bcond label is the only conditional instruction that can be either inside or outside an IT block. All other branch instructions must be conditional inside an IT block, and must be unconditional outside the IT block, see "IT".

The table below shows the ranges for the various branch instructions.

Table 12-26. Branch Ranges

Instruction	Branch Range
B label	-16 MB to +16 MB
Bcond label (outside IT block)	-1 MB to +1 MB
Bcond label (inside IT block)	-16 MB to +16 MB
BL{cond} label	-16 MB to +16 MB
BX{cond} Rm	Any value in register
BLX{cond} Rm	Any value in register

The .W suffix might be used to get the maximum branch range. See "Instruction Width Selection".

Restrictions

The restrictions are:

- Do not use PC in the BLX instruction
- For BX and BLX, bit[0] of *Rm* must be 1 for correct execution but a branch occurs to the target address created by changing bit[0] to 0
- When any of these instructions is inside an IT block, it must be the last instruction of the IT block.

Bcond is the only conditional instruction that is not required to be inside an IT block. However, it has a longer branch range when it is inside an IT block.



Condition Flags

These instructions do not change the flags.

```
B loopA ; Branch to loopA

BLE ng ; Conditionally branch to label ng

B.W target ; Branch to target within 16MB range

BEQ target ; Conditionally branch to target

BEQ.W target ; Conditionally branch to target within 1MB

BL funC ; Branch with link (Call) to function funC, return address
 ; stored in LR

BX LR ; Return from function call

BXNE R0 ; Conditionally branch to address stored in R0

BLX R0 ; Branch with link and exchange (Call) to a address stored in R0.
```



12.6.10.2 CBZ and CBNZ

Compare and Branch on Zero, Compare and Branch on Non-Zero.

Syntax

```
CBZ Rn, label
CBNZ Rn, label
```

where:

Rn is the register holding the operand.

label is the branch destination.

Operation

Use the CBZ or CBNZ instructions to avoid changing the condition code flags and to reduce the number of instructions.

CBZ Rn, label does not change condition flags but is otherwise equivalent to:

CMP Rn, #0 BEQ label

CBNZ Rn, label does not change condition flags but is otherwise equivalent to:

CMP Rn, #0 BNE label

Restrictions

The restrictions are:

- Rn must be in the range of R0 to R7
- The branch destination must be within 4 to 130 bytes after the instruction
- These instructions must not be used inside an IT block.

Condition Flags

These instructions do not change the flags.

```
CBZ R5, target ; Forward branch if R5 is zero CBNZ R0, target ; Forward branch if R0 is not zero
```



12.6.10.3 IT

If-Then condition instruction.

Syntax

$$IT{x{y{z}}}$$
 cond

where:

x specifies the condition switch for the second instruction in the IT block.

y specifies the condition switch for the third instruction in the IT block.

z specifies the condition switch for the fourth instruction in the IT block.

cond specifies the condition for the first instruction in the IT block.

The condition switch for the second, third and fourth instruction in the IT block can be either:

Then. Applies the condition *cond* to the instruction.

E Else. Applies the inverse condition of *cond* to the instruction.

It is possible to use AL (the *always* condition) for *cond* in an IT instruction. If this is done, all of the instructions in the IT block must be unconditional, and each of *x*, *y*, and *z* must be T or omitted but not E.

Operation

The IT instruction makes up to four following instructions conditional. The conditions can be all the same, or some of them can be the logical inverse of the others. The conditional instructions following the IT instruction form the *IT block*.

The instructions in the IT block, including any branches, must specify the condition in the {cond} part of their syntax.

The assembler might be able to generate the required IT instructions for conditional instructions automatically, so that the user does not have to write them. See the assembler documentation for details.

A BKPT instruction in an IT block is always executed, even if its condition fails.

Exceptions can be taken between an IT instruction and the corresponding IT block, or within an IT block. Such an exception results in entry to the appropriate exception handler, with suitable return information in LR and stacked PSR.

Instructions designed for use for exception returns can be used as normal to return from the exception, and execution of the IT block resumes correctly. This is the only way that a PC-modifying instruction is permitted to branch to an instruction in an IT block.

Restrictions

The following instructions are not permitted in an IT block:

- IT
- CBZ and CBNZ
- CPSID and CPSIE.

Other restrictions when using an IT block are:

- A branch or any instruction that modifies the PC must either be outside an IT block or must be the last instruction inside the IT block. These are:
 - ADD PC, PC, Rm
 - MOV PC, Rm
 - B, BL, BX, BLX
 - Any LDM, LDR, or POP instruction that writes to the PC
 - TBB and TBH
- Do not branch to any instruction inside an IT block, except when returning from an exception handler



- All conditional instructions except Bcond must be inside an IT block. Bcond can be either outside or inside
 an IT block but has a larger branch range if it is inside one
- Each instruction inside the IT block must specify a condition code suffix that is either the same or logical inverse as for the other instructions in the block.

Your assembler might place extra restrictions on the use of IT blocks, such as prohibiting the use of assembler directives within them.

Condition Flags

This instruction does not change the flags.

Example

```
; Next 3 instructions are conditional
ITTE NE
ANDNE R0, R0, R1 ; ANDNE does not update condition flags
ADDSNE R2, R2, #1 ; ADDSNE updates condition flags
MOVEQ R2, R3
                ; Conditional move
CMP
     RO, #9
                   ; Convert RO hex value (0 to 15) into ASCII
                   ; ('0'-'9', 'A'-'F')
ITE
      GT
                   ; Next 2 instructions are conditional
ADDGT R1, R0, #55 ; Convert 0xA -> 'A'
ADDLE R1, R0, #48 ; Convert 0x0 -> '0'
TТ
      GТ
                   ; IT block with only one conditional instruction
ADDGT R1, R1, #1 ; Increment R1 conditionally
ITTEE EQ
                  ; Next 4 instructions are conditional
MOVEQ R0, R1 ; Conditional move
ADDEQ R2, R2, #10 ; Conditional add
ANDNE R3, R3, #1 ; Conditional AND
BNE.W dloop
                 ; Branch instruction can only be used in the last
                   ; instruction of an IT block
                   ; Next instruction is conditional
ΤТ
      RO, RO, R1 ; Syntax error: no condition code used in IT block
ADD
```

12.6.10.4 TBB and TBH

Table Branch Byte and Table Branch Halfword.

Syntax

```
TBB [Rn, Rm]
TBH [Rn, Rm, LSL #1]
```

where:

Rn is the register containing the address of the table of branch lengths.

If Rn is PC, then the address of the table is the address of the byte immediately

following the TBB or TBH instruction.

Rm is the index register. This contains an index into the table. For halfword tables,

LSL #1 doubles the value in *Rm* to form the right offset into the table.



Operation

These instructions cause a PC-relative forward branch using a table of single byte offsets for TBB, or halfword offsets for TBH. *Rn* provides a pointer to the table, and *Rm* supplies an index into the table. For TBB the branch offset is twice the unsigned value of the byte returned from the table. and for TBH the branch offset is twice the unsigned value of the halfword returned from the table. The branch occurs to the address at that offset from the address of the byte immediately after the TBB or TBH instruction.

Restrictions

The restrictions are:

- Rn must not be SP
- Rm must not be SP and must not be PC
- When any of these instructions is used inside an IT block, it must be the last instruction of the IT block.

Condition Flags



```
ADR.W RO, BranchTable_Byte
   TBB [R0, R1] ; R1 is the index, R0 is the base address of the
                       ; branch table
Case1
; an instruction sequence follows
Case2
; an instruction sequence follows
Case3
; an instruction sequence follows
BranchTable_Byte
        0
                             ; Casel offset calculation
   DCB
   DCB ((Case2-Case1)/2) ; Case2 offset calculation
        ((Case3-Case1)/2) ; Case3 offset calculation
   DCB
          [PC, R1, LSL #1] ; R1 is the index, PC is used as base of the
    TBH
                             ; branch table
BranchTable_H
          ((CaseA - BranchTable_H)/2) ; CaseA offset calculation
   DCI
          ((CaseB - BranchTable_H)/2) ; CaseB offset calculation
    DCI
   DCI
         ((CaseC - BranchTable_H)/2) ; CaseC offset calculation
CaseA
; an instruction sequence follows
; an instruction sequence follows
CaseC
; an instruction sequence follows
```

12.6.11 Floating-point Instructions

The table below shows the floating-point instructions.

These instructions are only available if the FPU is included, and enabled, in the system. See "Enabling the FPU" for information about enabling the floating-point unit.

Table 12-27. Floating-point Instructions

Mnemonic	Description
VABS	Floating-point Absolute
VADD	Floating-point Add
VCMP	Compare two floating-point registers, or one floating-point register and zero
VCMPE	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check
VCVT	Convert between floating-point and integer
VCVT	Convert between floating-point and fixed point
VCVTR	Convert between floating-point and integer with rounding
VCVTB	Converts half-precision value to single-precision
VCVTT	Converts single-precision register to half-precision
VDIV	Floating-point Divide
VFMA	Floating-point Fused Multiply Accumulate
VFNMA	Floating-point Fused Negate Multiply Accumulate
VFMS	Floating-point Fused Multiply Subtract
VFNMS	Floating-point Fused Negate Multiply Subtract
VLDM	Load Multiple extension registers
VLDR	Loads an extension register from memory
VLMA	Floating-point Multiply Accumulate
VLMS	Floating-point Multiply Subtract
VMOV	Floating-point Move Immediate
VMOV	Floating-point Move Register
VMOV	Copy ARM core register to single precision
VMOV	Copy 2 ARM core registers to 2 single precision
VMOV	Copies between ARM core register to scalar
VMOV	Copies between Scalar to ARM core register
VMRS	Move to ARM core register from floating-point System Register
VMSR	Move to floating-point System Register from ARM Core register
VMUL	Multiply floating-point
VNEG	Floating-point negate
VNMLA	Floating-point multiply and add
VNMLS	Floating-point multiply and subtract
VNMUL	Floating-point multiply
VPOP	Pop extension registers



Table 12-27. Floating-point Instructions (Continued)

Mnemonic	Description
VPUSH	Push extension registers
VSQRT	Floating-point square root
VSTM	Store Multiple extension registers
VSTR	Stores an extension register to memory
VSUB	Floating-point Subtract



12.6.11.1 VABS

Floating-point Absolute.

Syntax

VABS{cond}.F32 Sd, Sm

where:

cond is an optional condition code, see "Conditional Execution".

Sd, Sm are the destination floating-point value and the operand floating-point value.

Operation

This instruction:

1. Takes the absolute value of the operand floating-point register.

2. Places the results in the destination floating-point register.

Restrictions

There are no restrictions.

Condition Flags

The floating-point instruction clears the sign bit.

Examples

VABS.F32 S4, S6



12.6.11.2 VADD

Floating-point Add

Syntax

$$VADD\{cond\}.F32\ \{Sd,\}\ Sn,\ Sm$$

where:

cond is an optional condition code, see "Conditional Execution".

Sd, is the destination floating-point value.
Sn, Sm are the operand floating-point values.

Operation

This instruction:

- 1. Adds the values in the two floating-point operand registers.
- 2. Places the results in the destination floating-point register.

Restrictions

There are no restrictions.

Condition Flags

This instruction does not change the flags.

Examples

VADD.F32 S4, S6, S7

12.6.11.3 VCMP, VCMPE

Compares two floating-point registers, or one floating-point register and zero.

Syntax

where:

cond is an optional condition code, see "Conditional Execution".

E If present, any NaN operand causes an Invalid Operation exception.

Otherwise, only a signaling NaN causes the exception.

Sd is the floating-point operand to compare.

Sm is the floating-point operand that is compared with.

Operation

This instruction:

- 1. Compares:
 - Two floating-point registers.
 - One floating-point register and zero.
- 2. Writes the result to the FPSCR flags.

Restrictions

This instruction can optionally raise an Invalid Operation exception if either operand is any type of NaN. It always raises an Invalid Operation exception if either operand is a signaling NaN.

Condition Flags

When this instruction writes the result to the FPSCR flags, the values are normally transferred to the ARM flags by a subsequent VMRS instruction, see "."

```
VCMP.F32 S4, #0.0
VCMP.F32 S4, S2
```



12.6.11.4 VCVT, VCVTR between Floating-point and Integer

Converts a value in a register from floating-point to a 32-bit integer.

Syntax

```
VCVT{R}{cond}.Tm.F32 Sd, Sm
VCVT{cond}.F32.Tm Sd, Sm
```

where:

R If *R* is specified, the operation uses the rounding mode specified by the FPSCR.

If *R* is omitted. the operation uses the Round towards Zero rounding mode.

cond is an optional condition code, see "Conditional Execution".

Tm is the data type for the operand. It must be one of:

S32 signed 32- U32 unsigned 32-bit value.

bit value.

Sd, Sm are the destination register and the operand register.

Operation

These instructions:

- 1. Either
 - Converts a value in a register from floating-point value to a 32-bit integer.
 - Converts from a 32-bit integer to floating-point value.
- 2. Places the result in a second register.

The floating-point to integer operation normally uses the *Round towards Zero* rounding mode, but can optionally use the rounding mode specified by the FPSCR.

The integer to floating-point operation uses the rounding mode specified by the FPSCR.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.5 VCVT between Floating-point and Fixed-point

Converts a value in a register from floating-point to and from fixed-point.

Syntax

```
VCVT{cond}.Td.F32 Sd, Sd, #fbits
VCVT{cond}.F32.Td Sd, Sd, #fbits
```

where:

cond is an optional condition code, see "Conditional Execution".

Td is the data type for the fixed-point number. It must be one of:

S16 signed 16-bit value.
U16 unsigned 16-bit value.
S32 signed 32-bit value.
U32 unsigned 32-bit value.

Sd is the destination register and the operand register.

fbits is the number of fraction bits in the fixed-point number:

If *Td* is S16 or U16, *fbits* must be in the range 0–16. If *Td* is S32 or U32, *fbits* must be in the range 1–32.

Operation

These instructions:

1. Either

- Converts a value in a register from floating-point to fixed-point.
- Converts a value in a register from fixed-point to floating-point.
- Places the result in a second register.

The floating-point values are single-precision.

The fixed-point value can be 16-bit or 32-bit. Conversions from fixed-point values take their operand from the low-order bits of the source register and ignore any remaining bits.

Signed conversions to fixed-point values sign-extend the result value to the destination register width.

Unsigned conversions to fixed-point values zero-extend the result value to the destination register width.

The floating-point to fixed-point operation uses the *Round towards Zero* rounding mode. The fixed-point to floating-point operation uses the *Round to Nearest* rounding mode.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.6 VCVTB, VCVTT

Converts between a half-precision value and a single-precision value.

Syntax

```
 \begin{array}{l} \text{VCVT}\{y\}\{cond\}.\text{F32.F16} \;\; \textit{Sd}, \;\; \textit{Sm} \\ \text{VCVT}\{y\}\{cond\}.\text{F16.F32} \;\; \textit{Sd}, \;\; \textit{Sm} \end{array}
```

where:

y Specifies which half of the operand register Sm or destination register Sd is used for the

operand or destination:

- If y is B, then the bottom half, bits [15:0], of Sm or Sd is used.

- If y is T, then the top half, bits [31:16], of Sm or Sd is used.

cond is an optional condition code, see "Conditional Execution".

Sd is the destination register.
Sm is the operand register.

Operation

This instruction with the F16.32 suffix:

- 1. Converts the half-precision value in the top or bottom half of a single-precision. register to single-precision.
- 2. Writes the result to a single-precision register.

This instruction with the.F32.F16 suffix:

- 1. Converts the value in a single-precision register to half-precision.
- 2. Writes the result into the top or bottom half of a single-precision register, preserving the other half of the target register.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.7 VDIV

Divides floating-point values.

Syntax

$$VDIV\{cond\}.F32\ \{Sd,\}\ Sn,\ Sm$$

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination register.
Sn, Sm are the operand registers.

Operation

This instruction:

- 1. Divides one floating-point value by another floating-point value.
- 2. Writes the result to the floating-point destination register.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.8 VFMA, VFMS

Floating-point Fused Multiply Accumulate and Subtract.

Syntax

```
VFMA{cond}.F32 {Sd,} Sn, Sm
VFMS{cond}.F32 {Sd,} Sn, Sm
```

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination register. Sn, Sm are the operand registers.

Operation

The VFMA instruction:

- 1. Multiplies the floating-point values in the operand registers.
- 2. Accumulates the results into the destination register.

The result of the multiply is not rounded before the accumulation.

The VFMS instruction:

- 1. Negates the first operand register.
- 2. Multiplies the floating-point values of the first and second operand registers.
- 3. Adds the products to the destination register.
- 4. Places the results in the destination register.

The result of the multiply is not rounded before the addition.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.9 VFNMA, VFNMS

Floating-point Fused Negate Multiply Accumulate and Subtract.

Syntax

```
 VFNMA\{cond\}.F32 \{Sd,\} Sn, Sm \\ VFNMS\{cond\}.F32 \{Sd,\} Sn, Sm \\
```

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination register. Sn, Sm are the operand registers.

Operation

The VFNMA instruction:

- 1. Negates the first floating-point operand register.
- 2. Multiplies the first floating-point operand with second floating-point operand.
- 3. Adds the negation of the floating -point destination register to the product
- 4. Places the result into the destination register.

The result of the multiply is not rounded before the addition.

The VFNMS instruction:

- 1. Multiplies the first floating-point operand with second floating-point operand.
- 2. Adds the negation of the floating-point value in the destination register to the product.
- 3. Places the result in the destination register.

The result of the multiply is not rounded before the addition.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.10 VLDM

Floating-point Load Multiple

Syntax

VLDM{mode}{cond}{.size} Rn{!}, list

where:

mode is the addressing mode:

- IA Increment After. The consecutive addresses start at the address speci

fied in Rn.

- DB Decrement Before. The consecutive addresses end just before the

address specified in Rn.

cond is an optional condition code, see "Conditional Execution".

size is an optional data size specifier.

Rn is the base register. The SP can be used

! is the command to the instruction to write a modified value back to Rn. This is

required if mode == DB, and is optional if mode == IA.

list is the list of extension registers to be loaded, as a list of consecutively numbered

doubleword or singleword registers, separated by commas and surrounded by

brackets.

Operation

This instruction loads:

 Multiple extension registers from consecutive memory locations using an address from an ARM core register as the base address.

Restrictions

The restrictions are:

- If size is present, it must be equal to the size in bits, 32 or 64, of the registers in list.
- For the base address, the SP can be used.
 In the ARM instruction set, if ! is not specified the PC can be used.
- list must contain at least one register. If it contains doubleword registers, it must not contain more than 16 registers.
- If using the *Decrement Before addressing* mode, the write back flag, !, must be appended to the base register specification.

Condition Flags



12.6.11.11 VLDR

Loads a single extension register from memory

Syntax

```
VLDR{cond}{.64} Dd, [Rn{#imm}]
VLDR{cond}{.64} Dd, label
VLDR{cond}{.64} Dd, [PC, #imm]]
VLDR{cond}{.32} Sd, [Rn {, #imm}]
VLDR{cond}{.32} Sd, label
VLDR{cond}{.32} Sd, [PC, #imm]
```

where:

cond is an optional condition code, see "Conditional Execution".

are the optional data size specifiers.

Dd is the destination register for a doubleword load.
Sd is the destination register for a singleword load.

Rn is the base register. The SP can be used.

imm is the + or - immediate offset used to form the address.

Permitted address values are multiples of 4 in the range 0 to 1020.

label is the label of the literal data item to be loaded.

Operation

This instruction:

Loads a single extension register from memory, using a base address from an ARM core register, with an
optional offset.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.12 VLMA, VLMS

Multiplies two floating-point values, and accumulates or subtracts the results.

Syntax

```
VLMA{cond}.F32 Sd, Sn, Sm
VLMS{cond}.F32 Sd, Sn, Sm
```

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination floating-point value. Sn, Sm are the operand floating-point values.

Operation

The floating-point Multiply Accumulate instruction:

- 1. Multiplies two floating-point values.
- 2. Adds the results to the destination floating-point value.

The floating-point Multiply Subtract instruction:

- 1. Multiplies two floating-point values.
- 2. Subtracts the products from the destination floating-point value.
- 3. Places the results in the destination register.

Restrictions

There are no restrictions.

Condition Flags

12.6.11.13 VMOV Immediate

Move floating-point Immediate

Syntax

 $VMOV\{cond\}.F32\ Sd$, #imm

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the branch destination. imm is a floating-point constant.

Operation

This instruction copies a constant value to a floating-point register.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.14 VMOV Register

Copies the contents of one register to another.

Syntax

```
\label{eq:cond} $$ VMOV\{cond\}.F64\ Dd,\ Dm \\ VMOV\{cond\}.F32\ Sd,\ Sm $$ $$
```

where:

cond is an optional condition code, see "Conditional Execution".

Dd is the destination register, for a doubleword operation.

Dm is the source register, for a doubleword operation.

Sd is the destination register, for a singleword operation.

Sm is the source register, for a singleword operation.

Operation

This instruction copies the contents of one floating-point register to another.

Restrictions

There are no restrictions

Condition Flags



12.6.11.15 VMOV Scalar to ARM Core Register

Transfers one word of a doubleword floating-point register to an ARM core register.

Syntax

$$VMOV\{cond\}\ Rt,\ Dn[x]$$

where:

cond is an optional condition code, see "Conditional Execution".

Rt is the destination ARM core register.

Dn is the 64-bit doubleword register.

x Specifies which half of the doubleword register to use:

If x is 0, use lower half of doubleword register
If x is 1, use upper half of doubleword register.

Operation

This instruction transfers:

• One word from the upper or lower half of a doubleword floating-point register to an ARM core register.

Restrictions

Rt cannot be PC or SP.

Condition Flags



12.6.11.16 VMOV ARM Core Register to Single Precision

Transfers a single-precision register to and from an ARM core register.

Syntax

```
VMOV\{cond\} Sn, Rt VMOV\{cond\} Rt, Sn
```

where:

cond is an optional condition code, see "Conditional Execution".

Sn is the single-precision floating-point register.

Rt is the ARM core register.

Operation

This instruction transfers:

- The contents of a single-precision register to an ARM core register.
- The contents of an ARM core register to a single-precision register.

Restrictions

Rt cannot be PC or SP.

Condition Flags

12.6.11.17 VMOV Two ARM Core Registers to Two Single Precision

Transfers two consecutively numbered single-precision registers to and from two ARM core registers.

Syntax

```
VMOV{cond} Sm, Sm1, Rt, Rt2
VMOV{cond} Rt, Rt2, Sm, Sm
```

where:

cond is an optional condition code, see "Conditional Execution".

Sm is the first single-precision register.
Sm1 is the second single-precision register.

This is the next single-precision register after *Sm*.

Rt is the ARM core register that *Sm* is transferred to or from.

Rt2 is the The ARM core register that *Sm1* is transferred to or from.

Operation

This instruction transfers:

- The contents of two consecutively numbered single-precision registers to two ARM core registers.
- The contents of two ARM core registers to a pair of single-precision registers.

Restrictions

- The restrictions are:
- The floating-point registers must be contiguous, one after the other.
- The ARM core registers do not have to be contiguous.
- Rt cannot be PC or SP.

Condition Flags



12.6.11.18 VMOV ARM Core Register to Scalar

Transfers one word to a floating-point register from an ARM core register.

Syntax

 $VMOV\{cond\}\{.32\}\ Dd[x],\ Rt$

where:

cond is an optional condition code, see "Conditional Execution".

32 is an optional data size specifier.

Dd[x] is the destination, where [x] defines which half of the doubleword is transferred,

as follows:

If x is 0, the lower half is extracted If x is 1, the upper half is extracted.

Rt is the source ARM core register.

Operation

This instruction transfers one word to the upper or lower half of a doubleword floating-point register from an ARM core register.

Restrictions

Rt cannot be PC or SP.

Condition Flags

12.6.11.19 VMRS

Move to ARM Core register from floating-point System Register.

Syntax

```
VMRS{cond} Rt, FPSCR
VMRS{cond} APSR_nzcv, FPSCR
```

where:

cond is an optional condition code, see "Conditional Execution".

Rt is the destination ARM core register. This register can be R0–R14.

APSR_nzcv Transfer floating-point flags to the APSR flags.

Operation

This instruction performs one of the following actions:

- Copies the value of the FPSCR to a general-purpose register.
- Copies the value of the FPSCR flag bits to the APSR N, Z, C, and V flags.

Restrictions

Rt cannot be PC or SP.

Condition Flags

These instructions optionally change the flags: N, Z, C, V



12.6.11.20 VMSR

Move to floating-point System Register from ARM Core register.

Syntax

VMSR{cond} FPSCR, Rt

where:

cond is an optional condition code, see "Conditional Execution".

Rt is the general-purpose register to be transferred to the FPSCR.

Operation

This instruction moves the value of a general-purpose register to the FPSCR. See "Floating-point Status Control Register" for more information.

Restrictions

The restrictions are:

Rt cannot be PC or SP.

Condition Flags

This instruction updates the FPSCR.



12.6.11.21 VMUL

Floating-point Multiply.

Syntax

$$\label{eq:mul} \texttt{VMUL}\{\textit{cond}\}.\texttt{F32}\ \{\textit{Sd},\}\ \textit{Sn},\ \textit{Sm}$$

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination floating-point value. Sn, Sm are the operand floating-point values.

Operation

This instruction:

1. Multiplies two floating-point values.

2. Places the results in the destination register.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.22 VNEG

Floating-point Negate.

Syntax

VNEG{cond}.F32 Sd, Sm

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination floating-point value.
Sm is the operand floating-point value.

Operation

This instruction:

- 1. Negates a floating-point value.
- 2. Places the results in a second floating-point register.

The floating-point instruction inverts the sign bit.

Restrictions

There are no restrictions.

Condition Flags

12.6.11.23 VNMLA, VNMLS, VNMUL

Floating-point multiply with negation followed by add or subtract.

Syntax

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination floating-point register.
Sn, Sm are the operand floating-point registers.

Operation

The VNMLA instruction:

- 1. Multiplies two floating-point register values.
- 2. Adds the negation of the floating-point value in the destination register to the negation of the product.
- 3. Writes the result back to the destination register.

The VNMLS instruction:

- 1. Multiplies two floating-point register values.
- 2. Adds the negation of the floating-point value in the destination register to the product.
- 3. Writes the result back to the destination register.

The VNMUL instruction:

- 1. Multiplies together two floating-point register values.
- 2. Writes the negation of the result to the destination register.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.24 VPOP

Floating-point extension register Pop.

Syntax

where:

cond is an optional condition code, see "Conditional Execution".

size is an optional data size specifier.

If present, it must be equal to the size in bits, 32 or 64, of the registers in list.

list is the list of extension registers to be loaded, as a list of consecutively numbered

doubleword or singleword registers, separated by commas and surrounded by

brackets.

Operation

This instruction loads multiple consecutive extension registers from the stack.

Restrictions

The list must contain at least one register, and not more than sixteen registers.

Condition Flags

12.6.11.25 VPUSH

Floating-point extension register Push.

Syntax

where:

cond is an optional condition code, see "Conditional Execution".

size is an optional data size specifier.

If present, it must be equal to the size in bits, 32 or 64, of the registers in list.

list is a list of the extension registers to be stored, as a list of consecutively num

bered doubleword or singleword registers, separated by commas and sur

rounded by brackets.

Operation

This instruction:

Stores multiple consecutive extension registers to the stack.

Restrictions

The restrictions are:

• list must contain at least one register, and not more than sixteen.

Condition Flags



12.6.11.26 VSQRT

Floating-point Square Root.

Syntax

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination floating-point value.
Sm is the operand floating-point value.

Operation

This instruction:

- Calculates the square root of the value in a floating-point register.
- Writes the result to another floating-point register.

Restrictions

There are no restrictions.

Condition Flags



12.6.11.27 VSTM

Floating-point Store Multiple.

Syntax

VSTM{mode}{cond}{.size} Rn{!}, list

where:

mode is the addressing mode:

- IA Increment After. The consecutive addresses start at the address speci

fied in Rn.

This is the default and can be omitted.

- DB Decrement Before. The consecutive addresses end just before the

address specified in Rn.

cond is an optional condition code, see "Conditional Execution".

size is an optional data size specifier.

If present, it must be equal to the size in bits, 32 or 64, of the registers in *list*.

Rn is the base register. The SP can be used

is the function that causes the instruction to write a modified value back to Rn.

Required if mode == DB.

list is a list of the extension registers to be stored, as a list of consecutively num

bered doubleword or singleword registers, separated by commas and sur

rounded by brackets.

Operation

This instruction:

 Stores multiple extension registers to consecutive memory locations using a base address from an ARM core register.

Restrictions

The restrictions are:

list must contain at least one register.

If it contains doubleword registers it must not contain more than 16 registers.

• Use of the PC as Rn is deprecated.

Condition Flags



12.6.11.28 VSTR

Floating-point Store.

Syntax

```
VSTR{cond}{.32} Sd, [Rn{, #imm}]
VSTR{cond}{.64} Dd, [Rn{, #imm}]
```

where

cond is an optional condition code, see "Conditional Execution".

32, 64 are the optional data size specifiers.

Sd is the source register for a singleword store.

Dd is the source register for a doubleword store.

Rn is the base register. The SP can be used.

imm is the + or - immediate offset used to form the address. Values are multiples of 4

in the range 0–1020. imm can be omitted, meaning an offset of +0.

Operation

This instruction:

• Stores a single extension register to memory, using an address from an ARM core register, with an optional offset, defined in *imm*.

Restrictions

The restrictions are:

The use of PC for Rn is deprecated.

Condition Flags



12.6.11.29 VSUB

Floating-point Subtract.

Syntax

$$VSUB\{cond\}.F32\ \{Sd,\}\ Sn,\ Sm$$

where:

cond is an optional condition code, see "Conditional Execution".

Sd is the destination floating-point value.
Sn, Sm are the operand floating-point value.

Operation

This instruction:

- 1. Subtracts one floating-point value from another floating-point value.
- 2. Places the results in the destination floating-point register.

Restrictions

There are no restrictions.

Condition Flags



12.6.12 Miscellaneous Instructions

The table below shows the remaining Cortex-M4 instructions.

Table 12-28. Miscellaneous Instructions

Mnemonic	Description			
BKPT	Breakpoint			
CPSID	Change Processor State, Disable Interrupts			
CPSIE	Change Processor State, Enable Interrupts			
DMB	Data Memory Barrier			
DSB	Data Synchronization Barrier			
ISB	Instruction Synchronization Barrier			
MRS	Move from special register to register			
MSR	Move from register to special register			
NOP	No Operation			
SEV	Send Event			
SVC	Supervisor Call			
WFE	Wait For Event			
WFI	Wait For Interrupt			



12.6.12.1 BKPT

Breakpoint.

Syntax

BKPT #imm

where:

imm

is an expression evaluating to an integer in the range 0–255 (8-bit value).

Operation

The BKPT instruction causes the processor to enter Debug state. Debug tools can use this to investigate system state when the instruction at a particular address is reached.

imm is ignored by the processor. If required, a debugger can use it to store additional information about the breakpoint.

The BKPT instruction can be placed inside an IT block, but it executes unconditionally, unaffected by the condition specified by the IT instruction.

Condition Flags

This instruction does not change the flags.

Examples

```
BKPT 0xAB ; Breakpoint with immediate value set to 0xAB (debugger can ; extract the immediate value by locating it using the PC)
```

Note: ARM does not recommend the use of the BKPT instruction with an immediate value set to 0xAB for any purpose other than Semi-hosting.



12.6.12.2 CPS

Change Processor State.

Syntax

CPSeffect iflags

where:

effect is one of:

IE Clears the special purpose register.

Sets the special purpose register.

iflags is a sequence of one or more flags:

i Set or clear PRIMASK.

f Set or clear FAULTMASK.

Operation

ID

CPS changes the PRIMASK and FAULTMASK special register values. See "Exception Mask Registers" for more information about these registers.

Restrictions

The restrictions are:

- Use CPS only from privileged software, it has no effect if used in unprivileged software
- CPS cannot be conditional and so must not be used inside an IT block.

Condition Flags

This instruction does not change the condition flags.

Examples

```
CPSID i ; Disable interrupts and configurable fault handlers (set PRIMASK)
CPSID f ; Disable interrupts and all fault handlers (set FAULTMASK)
CPSIE i ; Enable interrupts and configurable fault handlers (clear PRIMASK)
CPSIE f ; Enable interrupts and fault handlers (clear FAULTMASK)
```



12.6.12.3 DMB

Data Memory Barrier.

Syntax

DMB{cond}

where:

cond is an optional condition code, see "Conditional Execution".

Operation

DMB acts as a data memory barrier. It ensures that all explicit memory accesses that appear, in program order, before the DMB instruction are completed before any explicit memory accesses that appear, in program order, after the DMB instruction. DMB does not affect the ordering or execution of instructions that do not access memory.

Condition Flags

This instruction does not change the flags.

Examples

DMB ; Data Memory Barrier



12.6.12.4 DSB

Data Synchronization Barrier.

Syntax

DSB{cond}

where:

cond is an optional condition code, see "Conditional Execution".

Operation

DSB acts as a special data synchronization memory barrier. Instructions that come after the DSB, in program order, do not execute until the DSB instruction completes. The DSB instruction completes when all explicit memory accesses before it complete.

Condition Flags

This instruction does not change the flags.

Examples

DSB ; Data Synchronisation Barrier



12.6.12.5 ISB

Instruction Synchronization Barrier.

Syntax

ISB{cond}

where:

cond is an optional condition code, see "Conditional Execution".

Operation

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so that all instructions following the ISB are fetched from memory again, after the ISB instruction has been completed.

Condition Flags

This instruction does not change the flags.

Examples

ISB ; Instruction Synchronisation Barrier



12.6.12.6 MRS

Move the contents of a special register to a general-purpose register.

Syntax

MRS{cond} Rd, spec_reg

where:

cond is an optional condition code, see "Conditional Execution".

Rd is the destination register.

spec_reg can be any of: APSR, IPSR, EPSR, IEPSR, IAPSR, EAPSR, PSR, MSP, PSP,

PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, or CONTROL.

Operation

Use MRS in combination with MSR as part of a read-modify-write sequence for updating a PSR, for example to clear the Q flag.

In process swap code, the programmers model state of the process being swapped out must be saved, including relevant PSR contents. Similarly, the state of the process being swapped in must also be restored. These operations use MRS in the state-saving instruction sequence and MSR in the state-restoring instruction sequence.

Note: BASEPRI_MAX is an alias of BASEPRI when used with the MRS instruction.

See "MSR".

Restrictions

Rd must not be SP and must not be PC.

Condition Flags

This instruction does not change the flags.

Examples

MRS RO, PRIMASK; Read PRIMASK value and write it to RO



12.6.12.7 MSR

Move the contents of a general-purpose register into the specified special register.

Syntax

MSR{cond} spec_reg, Rn

where:

cond is an optional condition code, see "Conditional Execution".

Rn is the source register.

spec_reg can be any of: APSR, IPSR, EPSR, IEPSR, IAPSR, EAPSR, PSR, MSP, PSP,

PRIMASK, BASEPRI, BASEPRI_MAX, FAULTMASK, or CONTROL.

Operation

The register access operation in MSR depends on the privilege level. Unprivileged software can only access the APSR. See "Application Program Status Register". Privileged software can access all special registers.

In unprivileged software writes to unallocated or execution state bits in the PSR are ignored.

Note: When the user writes to BASEPRI_MAX, the instruction writes to BASEPRI only if either:

Rn is non-zero and the current BASEPRI value is 0 *Rn* is non-zero and less than the current BASEPRI value.

See "MRS".

Restrictions

Rn must not be SP and must not be PC.

Condition Flags

This instruction updates the flags explicitly based on the value in Rn.

Examples

MSR CONTROL, R1; Read R1 value and write it to the CONTROL register



12.6.12.8 NOP

No Operation.

Syntax

NOP{cond}

where:

cond is an optional condition code, see "Conditional Execution".

Operation

NOP does nothing. NOP is not necessarily a time-consuming NOP. The processor might remove it from the pipeline before it reaches the execution stage.

Use NOP for padding, for example to place the following instruction on a 64-bit boundary.

Condition Flags

This instruction does not change the flags.

Examples

NOP ; No operation

12.6.12.9 SEV

Send Event.

Syntax

SEV{cond}

where:

cond is an optional condition code, see "Conditional Execution".

Operation

SEV is a hint instruction that causes an event to be signaled to all processors within a multiprocessor system. It also sets the local event register to 1, see "Power Management".

Condition Flags

This instruction does not change the flags.

Examples

SEV ; Send Event



12.6.12.10 SVC

Supervisor Call.

Syntax

SVC{cond} #imm

where:

cond is an optional condition code, see "Conditional Execution".

imm is an expression evaluating to an integer in the range 0-255 (8-bit value).

Operation

The SVC instruction causes the SVC exception.

imm is ignored by the processor. If required, it can be retrieved by the exception handler to determine what service is being requested.

Condition Flags

This instruction does not change the flags.

Examples

```
SVC 0x32; Supervisor Call (SVC handler can extract the immediate value; by locating it via the stacked PC)
```



12.6.12.11 WFE

Wait For Event.

Syntax

WFE { cond }

where:

cond

is an optional condition code, see "Conditional Execution".

Operation

WFE is a hint instruction.

If the event register is 0, WFE suspends execution until one of the following events occurs:

- An exception, unless masked by the exception mask registers or the current priority level
- An exception enters the Pending state, if SEVONPEND in the System Control Register is set
- A Debug Entry request, if Debug is enabled
- An event signaled by a peripheral or another processor in a multiprocessor system using the SEV instruction.

If the event register is 1, WFE clears it to 0 and returns immediately.

For more information, see "Power Management".

Condition Flags

This instruction does not change the flags.

Examples

WFE ; Wait for event



12.6.12.12 WFI

Wait for Interrupt.

Syntax

WFI{cond}

where:

cond is an optional condition code, see "Conditional Execution".

Operation

WFI is a hint instruction that suspends execution until one of the following events occurs:

- An exception
- A Debug Entry request, regardless of whether Debug is enabled.

Condition Flags

This instruction does not change the flags.

Examples

WFI ; Wait for interrupt



12.7 Cortex-M4 Core Peripherals

12.7.1 Peripherals

- Nested Vectored Interrupt Controller (NVIC)
 The Nested Vectored Interrupt Controller (NVIC) is an embedded interrupt controller that supports low latency interrupt processing. See Section 12.8 "Nested Vectored Interrupt Controller (NVIC)".
- System Control Block (SCB)
 The System Control Block (SCB) is the programmers model interface to the processor. It provides system implementation information and system control, including configuration, control, and reporting of system exceptions. See Section 12.9 "System Control Block (SCB)".
- System Timer (SysTick)
 The System Timer, SysTick, is a 24-bit count-down timer. Use this as a Real Time Operating System (RTOS) tick timer or as a simple counter. See Section 12.10 "System Timer (SysTick)".
- Memory Protection Unit (MPU)
 The Memory Protection Unit (MPU) improves system reliability by defining the memory attributes for different memory regions. It provides up to eight different regions, and an optional predefined background region.
 See Section 12.11 "Memory Protection Unit (MPU)".
- Floating-point Unit (FPU)
 The Floating-point Unit (FPU) provides IEEE754-compliant operations on single-precision, 32-bit, floating-point values. See Section 12.12 "Floating Point Unit (FPU)".

12.7.2 Address Map

The address map of the *Private peripheral bus* (PPB) is given in the following table.

Table 12-29. Core Peripheral Register Regions

Address	Core Peripheral
0xE000E008-0xE000E00F	System Control Block
0xE000E010-0xE000E01F	System Timer
0xE000E100-0xE000E4EF	Nested Vectored Interrupt Controller
0xE000ED00-0xE000ED3F	System control block
0xE000ED90-0xE000EDB8	Memory Protection Unit
0xE000EF00-0xE000EF03	Nested Vectored Interrupt Controller
0xE000EF30-0xE000EF44	Floating-point Unit

In register descriptions:

- The required privilege gives the privilege level required to access the register, as follows:
 - Privileged: Only privileged software can access the register.
 - Unprivileged: Both unprivileged and privileged software can access the register.



12.8 Nested Vectored Interrupt Controller (NVIC)

This section describes the NVIC and the registers it uses. The NVIC supports:

- Up to 47 interrupts
- A programmable priority level of 0–15 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Level detection of interrupt signals
- Dynamic reprioritization of interrupts
- Grouping of priority values into group priority and subpriority fields
- Interrupt tail-chaining
- An external Non-maskable interrupt (NMI)

The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead. This provides low latency exception handling.

12.8.1 Level-sensitive Interrupts

The processor supports level-sensitive interrupts. A level-sensitive interrupt is held asserted until the peripheral deasserts the interrupt signal. Typically, this happens because the ISR accesses the peripheral, causing it to clear the interrupt request.

When the processor enters the ISR, it automatically removes the pending state from the interrupt (see "Hardware and Software Control of Interrupts"). For a level-sensitive interrupt, if the signal is not deasserted before the processor returns from the ISR, the interrupt becomes pending again, and the processor must execute its ISR again. This means that the peripheral can hold the interrupt signal asserted until it no longer requires servicing.

12.8.1.1 Hardware and Software Control of Interrupts

The Cortex-M4 latches all interrupts. A peripheral interrupt becomes pending for one of the following reasons:

- The NVIC detects that the interrupt signal is HIGH and the interrupt is not active
- The NVIC detects a rising edge on the interrupt signal
- A software writes to the corresponding interrupt set-pending register bit, see "Interrupt Set-pending Registers", or to the NVIC_STIR to make an interrupt pending, see "Software Trigger Interrupt Register".

A pending interrupt remains pending until one of the following:

- The processor enters the ISR for the interrupt. This changes the state of the interrupt from pending to active. Then:
 - For a level-sensitive interrupt, when the processor returns from the ISR, the NVIC samples the
 interrupt signal. If the signal is asserted, the state of the interrupt changes to pending, which might
 cause the processor to immediately re-enter the ISR. Otherwise, the state of the interrupt changes to
 inactive.
- Software writes to the corresponding interrupt clear-pending register bit.

 For a level-sensitive interrupt, if the interrupt signal is still asserted, the state of the interrupt does not change. Otherwise, the state of the interrupt changes to inactive.

12.8.2 NVIC Design Hints and Tips

Ensure that the software uses correctly aligned register accesses. The processor does not support unaligned accesses to NVIC registers. See the individual register descriptions for the supported access sizes.

A interrupt can enter a pending state even if it is disabled. Disabling an interrupt only prevents the processor from taking that interrupt.



Before programming SCB_VTOR to relocate the vector table, ensure that the vector table entries of the new vector table are set up for fault handlers, NMI and all enabled exception like interrupts. For more information, see the "Vector Table Offset Register".

12.8.2.1 NVIC Programming Hints

The software uses the CPSIE I and CPSID I instructions to enable and disable the interrupts. The CMSIS provides the following intrinsic functions for these instructions:

void __disable_irq(void) // Disable Interrupts

void __enable_irq(void) // Enable Interrupts

In addition, the CMSIS provides a number of functions for NVIC control, including:

Table 12-30. CMSIS Functions for NVIC Control

CMSIS Interrupt Control Function	Description
void NVIC_SetPriorityGrouping(uint32_t priority_grouping)	Set the priority grouping
void NVIC_EnableIRQ(IRQn_t IRQn)	Enable IRQn
void NVIC_DisableIRQ(IRQn_t IRQn)	Disable IRQn
uint32_t NVIC_GetPendingIRQ (IRQn_t IRQn)	Return true (IRQ-Number) if IRQn is pending
void NVIC_SetPendingIRQ (IRQn_t IRQn)	Set IRQn pending
void NVIC_ClearPendingIRQ (IRQn_t IRQn)	Clear IRQn pending status
uint32_t NVIC_GetActive (IRQn_t IRQn)	Return the IRQ number of the active interrupt
void NVIC_SetPriority (IRQn_t IRQn, uint32_t priority)	Set priority for IRQn
uint32_t NVIC_GetPriority (IRQn_t IRQn)	Read priority of IRQn
void NVIC_SystemReset (void)	Reset the system

The input parameter IRQn is the IRQ number. For more information about these functions, see the CMSIS documentation.

To improve software efficiency, the CMSIS simplifies the NVIC register presentation. In the CMSIS:

- The Set-enable, Clear-enable, Set-pending, Clear-pending and Active Bit registers map to arrays of 32-bit integers, so that:
 - The array ISER[0] to ISER[1] corresponds to the registers ISER0-ISER1
 - The array ICER[0] to ICER[1] corresponds to the registers ICER0–ICER1
 - The array ISPR[0] to ISPR[1] corresponds to the registers ISPR0–ISPR1
 - The array ICPR[0] to ICPR[1] corresponds to the registers ICPR0–ICPR1
 - The array IABR[0] to IABR[1] corresponds to the registers IABR0–IABR1
- The Interrupt Priority Registers (IPR0–IPR11) provide an 8-bit priority field for each interrupt and each register holds four priority fields.



The CMSIS provides thread-safe code that gives atomic access to the Interrupt Priority Registers. Table 12-31 shows how the interrupts, or IRQ numbers, map onto the interrupt registers and corresponding CMSIS variables that have one bit per interrupt.

Table 12-31. Mapping of Interrupts

	CMSIS Array Elements (1)						
Interrupts	Set-enable	Set-enable Clear-enable Set-pending Clear-pending			Active Bit		
0–31	ISER[0]	ICER[0]	ISPR[0]	ICPR[0]	IABR[0]		
32–47	ISER[1]	ICER[1]	ISPR[1]	ICPR[1]	IABR[1]		

Note: 1. Each array element corresponds to a single NVIC register, for example the ICER[0] element corresponds to the ICER0

12.8.3 Nested Vectored Interrupt Controller (NVIC) User Interface

Table 12-32. Nested Vectored Interrupt Controller (NVIC) Register Mapping

Offset	Register	Name	Access	Reset	
0xE000E100	Interrupt Set-enable Register 0	NVIC_ISER0	Read/Write	0x00000000	
0xE000E11C	Interrupt Set-enable Register 7	NVIC_ISER7	Read/Write	0x00000000	
0XE000E180	Interrupt Clear-enable Register 0	NVIC_ICER0	Read/Write	0x00000000	
0xE000E19C	Interrupt Clear-enable Register 7	NVIC_ICER7	Read/Write	0x00000000	
0XE000E200	Interrupt Set-pending Register 0	NVIC_ISPR0	Read/Write	0x00000000	
0xE000E21C	Interrupt Set-pending Register 7	NVIC_ISPR7	Read/Write	0x00000000	
0XE000E280	Interrupt Clear-pending Register 0	NVIC_ICPR0	Read/Write	0x0000000	
0xE000E29C	Interrupt Clear-pending Register 7	NVIC_ICPR7	Read/Write	0x00000000	
0xE000E300	Interrupt Active Bit Register 0	NVIC_IABR0	Read/Write	0x00000000	
0xE000E31C	Interrupt Active Bit Register 7	NVIC_IABR7	Read/Write	0x00000000	
0xE000E400	Interrupt Priority Register 0	NVIC_IPR0	Read/Write	0x00000000	
0xE000E42C	Interrupt Priority Register 11	NVIC_IPR11	Read/Write	0x00000000	
0xE000EF00	0xE000EF00 Software Trigger Interrupt Register		Write-only	0x00000000	

Note: If an offset is not listed in the table, it must be considered as reserved.



12.8.3.1 Interrupt Set-enable Registers

Name: NVIC_ISERx [x=0..7]

Access: Read/Write

Reset: 0x000000000

31	30	29	28	27	26	25	24		
	SETENA								
23	22	21	20	19	18	17	16		
			SET	ENA					
15	14	13	12	11	10	9	8		
	SETENA								
7	6	5	4	3	2	1	0		
SETENA									

These registers enable interrupts and show which interrupts are enabled.

• SETENA: Interrupt Set-enable

Write:

0: No effect.

1: Enables the interrupt.

Read:

0: Interrupt disabled.

1: Interrupt enabled.

Notes: 1. If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority.

2. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, the NVIC never activates the interrupt, regardless of its priority.

12.8.3.2 Interrupt Clear-enable Registers

Name: NVIC_ICERx [x=0..7]

Access: Read/Write
Reset: 0x000000000

31	30	29	28	27	26	25	24		
	CLRENA								
23	22	21	20	19	18	17	16		
	CLRENA								
15	14	13	12	11	10	9	8		
	CLRENA								
7	6	5	4	3	2	1	0		
CLRENA									

These registers disable interrupts, and show which interrupts are enabled.

• CLRENA: Interrupt Clear-enable

Write:

0: No effect.

1: Disables the interrupt.

Read:

0: Interrupt disabled.

1: Interrupt enabled.



12.8.3.3 Interrupt Set-pending Registers

Name: NVIC_ISPRx [x=0..7]

Access: Read/Write
Reset: 0x000000000

31	30	29	28	27	26	25	24		
	SETPEND								
23	22	21	20	19	18	17	16		
	SETPEND								
15	14	13	12	11	10	9	8		
	SETPEND								
7	6	5	4	3	2	1	0		
SETPEND									

These registers force interrupts into the pending state, and show which interrupts are pending.

• SETPEND: Interrupt Set-pending

Write:

0: No effect.

1: Changes the interrupt state to pending.

Read:

0: Interrupt is not pending.

1: Interrupt is pending.

Notes: 1. Writing a 1 to an ISPR bit corresponding to an interrupt that is pending has no effect.

2. Writing a 1 to an ISPR bit corresponding to a disabled interrupt sets the state of that interrupt to pending.

12.8.3.4 Interrupt Clear-pending Registers

Name: NVIC_ICPRx [x=0..7]

Access: Read/Write
Reset: 0x000000000

31	30	29	28	27	26	25	24			
			CLRF	PEND						
23	22	21	20	19	18	17	16			
	CLRPEND									
15	14	13	12	11	10	9	8			
			CLRF	PEND						
7	6	5	4	3	2	1	0			
			CLRF	PEND						

These registers remove the pending state from interrupts, and show which interrupts are pending.

• CLRPEND: Interrupt Clear-pending

Write:

0: No effect.

1: Removes the pending state from an interrupt.

Read:

0: Interrupt is not pending.

1: Interrupt is pending.

Note: Writing a 1 to an ICPR bit does not affect the active state of the corresponding interrupt.



12.8.3.5 Interrupt Active Bit Registers

Name: NVIC_IABRx [x=0..7]

Access: Read/Write
Reset: 0x000000000

31	30	29	28	27	26	25	24				
	ACTIVE										
23	22	21	20	19	18	17	16				
	ACTIVE										
15	14	13	12	11	10	9	8				
			ACT	TIVE							
7	6	5	4	3	2	1	0				
			ACT	TIVE							

These registers indicate which interrupts are active.

• ACTIVE: Interrupt Active Flags

0: Interrupt is not active.

1: Interrupt is active.

Note: A bit reads as one if the status of the corresponding interrupt is active, or active and pending.

12.8.3.6 **Interrupt Priority Registers**

Name: NVIC_IPRx [x=0..11]

Access: Read/Write 0x00000000 Reset:

31	30	29	28	27	26	25	24			
	PRI3									
23	22	21	20	19	18	17	16			
	PRI2									
15	14	13	12	11	10	9	8			
			PF	RI1						
7	6	5	4	3	2	1	0			
			PF	RIO						

The NVIC_IPR0-NVIC_IPR11 registers provide a 8-bit priority field for each interrupt. These registers are byte-accessible. Each register holds four priority fields that map up to four elements in the CMSIS interrupt priority array IP[0] to IP[46].

• PRI3: Priority (4m+3)

Priority, Byte Offset 3, refers to register bits [31:24].

• PRI2: Priority (4m+2)

Priority, Byte Offset 2, refers to register bits [23:16].

• PRI1: Priority (4m+1)

Priority, Byte Offset 1, refers to register bits [15:8].

PRI0: Priority (4m)

Priority, Byte Offset 0, refers to register bits [7:0].

- Notes: 1. Each priority field holds a priority value, 0–15. The lower the value, the greater the priority of the corresponding interrupt. The processor implements only bits[7:4] of each field; bits[3:0] read as zero and ignore writes.
 - 2. For more information about the IP[0] to IP[46] interrupt priority array, that provides the software view of the interrupt priorities, see Table 12-30, "CMSIS Functions for NVIC Control".
 - 3. The corresponding IPR number n is given by n = m DIV 4.
 - 4. The byte offset of the required Priority field in this register is *m* MOD 4.



12.8.3.7 Software Trigger Interrupt Register

Name: NVIC_STIR
Access: Write-only
Reset: 0x000000000

	CACCCCCCC						
31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	-	-	_	_	_	INTID
7	6	5	4	3	2	1	0
			IN	TID	·		

Write to this register to generate an interrupt from the software.

• INTID: Interrupt ID

Interrupt ID of the interrupt to trigger, in the range 0–239. For example, a value of 0x03 specifies interrupt IRQ3.

12.9 System Control Block (SCB)

The System Control Block (SCB) provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions.

Ensure that the software uses aligned accesses of the correct size to access the system control block registers:

- Except for the SCB_CFSR and SCB_SHPR1-SCB_SHPR3 registers, it must use aligned word accesses
- For the SCB_CFSR and SCB_SHPR1-SCB_SHPR3 registers, it can use byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to system control block registers.

In a fault handler, to determine the true faulting address:

- 1. Read and save the MMFAR or SCB_BFAR value.
- 2. Read the MMARVALID bit in the MMFSR subregister, or the BFARVALID bit in the BFSR subregister. The SCB_MMFAR or SCB_BFAR address is valid only if this bit is 1.

The software must follow this sequence because another higher priority exception might change the SCB_MMFAR or SCB_BFAR value. For example, if a higher priority handler preempts the current fault handler, the other fault might change the SCB_MMFAR or SCB_BFAR value.



12.9.1 System Control Block (SCB) User Interface

Table 12-33. System Control Block (SCB) Register Mapping

Offset	Register	Name	Access	Reset
0xE000E008	Auxiliary Control Register	SCB_ACTLR	Read/Write	0x00000000
0xE000ED00	CPUID Base Register	SCB_CPUID	Read-only	0x410FC240
0xE000ED04	Interrupt Control and State Register	SCB_ICSR	Read/Write ⁽¹⁾	0x00000000
0xE000ED08	Vector Table Offset Register	SCB_VTOR	Read/Write	0x00000000
0xE000ED0C	Application Interrupt and Reset Control Register	SCB_AIRCR	Read/Write	0xFA050000
0xE000ED10	System Control Register	SCB_SCR	Read/Write	0x00000000
0xE000ED14	Configuration and Control Register	SCB_CCR	Read/Write	0x00000200
0xE000ED18	System Handler Priority Register 1	SCB_SHPR1	Read/Write	0x00000000
0xE000ED1C	System Handler Priority Register 2	SCB_SHPR2	Read/Write	0x00000000
0xE000ED20	System Handler Priority Register 3	SCB_SHPR3	Read/Write	0x00000000
0xE000ED24	System Handler Control and State Register	SCB_SHCSR	Read/Write	0x00000000
0xE000ED28	Configurable Fault Status Register	SCB_CFSR ⁽²⁾	Read/Write	0x00000000
0xE000ED2C	HardFault Status Register	SCB_HFSR	Read/Write	0x00000000
0xE000ED34	MemManage Fault Address Register	SCB_MMFAR	Read/Write	Unknown
0xE000ED38	BusFault Address Register	SCB_BFAR	Read/Write	Unknown
0xE000ED3C	Auxiliary Fault Status Register	SCB_AFSR	Read/Write	0x00000000

Notes: 1. See the register description for more information.

^{2.} This register contains the subregisters: "MMFSR: Memory Management Fault Status Subregister" (0xE000ED28 - 8 bits), "BFSR: Bus Fault Status Subregister" (0xE000ED29 - 8 bits), "UFSR: Usage Fault Status Subregister" (0xE000ED2A - 16 bits).

12.9.1.1 Auxiliary Control Register

Name: SCB_ACTLR
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	-	-	_	_	_
23	22	21	20	19	18	17	16
_	-	-	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	DISOOFP	DISFPCA
7	6	5	4	3	2	1	0
_	_	_	_	_	DISFOLD	DISDEFWBUF	DISMCYCINT

The SCB_ACTLR provides disable bits for the following processor functions:

- IT folding
- Write buffer use for accesses to the default memory map
- Interruption of multi-cycle instructions.

By default, this register is set to provide optimum performance from the Cortex-M4 processor, and does not normally require modification.

• DISOOFP: Disable Out Of Order Floating Point

Disables floating point instructions that complete out of order with respect to integer instructions.

• DISFPCA: Disable FPCA

Disables an automatic update of CONTROL.FPCA.

. DISFOLD: Disable Folding

When set to 1, disables the IT folding.

Note: In some situations, the processor can start executing the first instruction in an IT block while it is still executing the IT instruction. This behavior is called IT folding, and it improves the performance. However, IT folding can cause jitter in looping. If a task must avoid jitter, set the DISFOLD bit to 1 before executing the task, to disable the IT folding.

DISDEFWBUF: Disable Default Write Buffer

When set to 1, it disables the write buffer use during default memory map accesses. This causes BusFault to be precise but decreases the performance, as any store to memory must complete before the processor can execute the next instruction.

This bit only affects write buffers implemented in the Cortex-M4 processor.

• DISMCYCINT: Disable Multiple Cycle Interruption

When set to 1, it disables the interruption of load multiple and store multiple instructions. This increases the interrupt latency of the processor, as any LDM or STM must complete before the processor can stack the current state and enter the interrupt handler.



12.9.1.2 CPUID Base Register

Name: SCB_CPUID
Access: Read/Write

31	30	29	28	27	26	25	24				
	Implementer										
23	22	21	20	19	18	17	16				
	Vari	ant		Constant							
15	14	13	12	11	10	9	8				
			Par	tNo							
7	6	5	4	3	2	1	0				
	Part	No			Rev	ision					

The SCB_CPUID register contains the processor part number, version, and implementation information.

• Implementer: Implementer Code

0x41: ARM.

· Variant: Variant Number

It is the r value in the rnpn product revision identifier:

0x0: Revision 0.

· Constant: Reads as 0xF

Reads as 0xF.

• PartNo: Part Number of the Processor

0xC24 = Cortex-M4.

• Revision: Revision Number

It is the p value in the rnpn product revision identifier:

0x0: Patch 0.

12.9.1.3 Interrupt Control and State Register

Name: SCB_ICSR
Access: Read/Write

31	30	29	28	27	26	25	24	
NMIPENDSET	_	•	PENDSVSET	PENDSVCLR	PENDSTSET	PENDSTCLR	_	
23	22	21	20	19	18	17	16	
_	ISRPENDING		VECTPENDING					
15	14	13	12	11	10	9	8	
	VECTPE	NDING		RETTOBASE	-	-	VECTACTIVE	
7	6	5	4	3	2	1	0	
			VECTA	ACTIVE				

The SCB_ICSR provides a set-pending bit for the Non-Maskable Interrupt (NMI) exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions.

It indicates:

- The exception number of the exception being processed, and whether there are preempted active exceptions,
- The exception number of the highest priority pending exception, and whether any interrupts are pending.

• NMIPENDSET: NMI Set-pending

Write:

PendSV set-pending bit.

Write:

0: No effect.

1: Changes NMI exception state to pending.

Read:

0: NMI exception is not pending.

1: NMI exception is pending.

As NMI is the highest-priority exception, the processor normally enters the NMI exception handler as soon as it registers a write of 1 to this bit. Entering the handler clears this bit to 0. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler.

• PENDSVSET: PendSV Set-pending

Write:

0: No effect.

1: Changes PendSV exception state to pending.

Read:

0: PendSV exception is not pending.

1: PendSV exception is pending.

Writing a 1 to this bit is the only way to set the PendSV exception state to pending.



• PENDSVCLR: PendSV Clear-pending

Write:

0: No effect.

1: Removes the pending state from the PendSV exception.

PENDSTSET: SysTick Exception Set-pending

Write:

0: No effect.

1: Changes SysTick exception state to pending.

Read:

0: SysTick exception is not pending.

1: SysTick exception is pending.

• PENDSTCLR: SysTick Exception Clear-pending

Write:

0: No effect.

1: Removes the pending state from the SysTick exception.

This bit is Write-only. On a register read, its value is Unknown.

ISRPENDING: Interrupt Pending Flag (Excluding NMI and Faults)

0: Interrupt not pending.

1: Interrupt pending.

• VECTPENDING: Exception Number of the Highest Priority Pending Enabled Exception

0: No pending exceptions.

Nonzero: The exception number of the highest priority pending enabled exception.

The value indicated by this field includes the effect of the BASEPRI and FAULTMASK registers, but not any effect of the PRIMASK register.

RETTOBASE: Preempted Active Exceptions Present or Not

0: There are preempted active exceptions to execute.

1: There are no active exceptions, or the currently-executing exception is the only active exception.

VECTACTIVE: Active Exception Number Contained

0: Thread mode.

Nonzero: The exception number of the currently active exception. The value is the same as IPSR bits [8:0]. See "Interrupt Program Status Register".

Subtract 16 from this value to obtain the IRQ number required to index into the Interrupt Clear-Enable, Set-Enable, Clear-Pending, Set-Pending, or Priority Registers, see "Interrupt Program Status Register".

Note: When the user writes to the SCB_ICSR, the effect is unpredictable if:

- Writing a 1 to the PENDSVSET bit and writing a 1 to the PENDSVCLR bit
- Writing a 1 to the PENDSTSET bit and writing a 1 to the PENDSTCLR bit.



12.9.1.4 Vector Table Offset Register

Name: SCB_VTOR
Access: Read/Write

Access.	iteau/vviile										
31	30	29	28	27	26	25	24				
	TBLOFF										
23	22	21	20	19	18	17	16				
			TBL	OFF							
15	14	13	12	11	10	9	8				
			TBL	OFF							
7	6	5	4	3	2	1	0				
TBLOFF	_	_	_	_	_	_	_				

The SCB_VTOR indicates the offset of the vector table base address from memory address 0x00000000.

• TBLOFF: Vector Table Base Offset

It contains bits [29:7] of the offset of the table base from the bottom of the memory map.

Bit [29] determines whether the vector table is in the code or SRAM memory region:

0: Code.

1: SRAM.

It is sometimes called the TBLBASE bit.

Note: When setting TBLOFF, the offset must be aligned to the number of exception entries in the vector table. Configure the next statement to give the information required for your implementation; the statement reminds the user of how to determine the alignment requirement. The minimum alignment is 32 words, enough for up to 16 interrupts. For more interrupts, adjust the alignment by rounding up to the next power of two. For example, if 21 interrupts are required, the alignment must be on a 64-word boundary because the required table size is 37 words, and the next power of two is 64.

Table alignment requirements mean that bits[6:0] of the table offset are always zero.



12.9.1.5 Application Interrupt and Reset Control Register

SCB AIRCR

Access: Read/Write 30 31 29 27 26 25 24 VECTKEYSTAT/VECTKEY 22 16 23 21 20 19 18 17 VECTKEYSTAT/VECTKEY 10 9 8 15 14 13 12 11 **ENDIANNESS PRIGROUP** 7 6 5 4 3 2 0 SYSRESETREQ VECTCLRACTIVE **VECTRESET**

The SCB_AIRCR provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. To write to this register, write 0x5FA to the VECTKEY field, otherwise the processor ignores the write.

• VECTKEYSTAT: Register Key (Read)

Reads as 0xFA05.

Name:

• VECTKEY: Register Key (Write)

Writes 0x5FA to VECTKEY, otherwise the write is ignored.

• ENDIANNESS: Data Endianness

0: Little-endian.

1: Big-endian.

• PRIGROUP: Interrupt Priority Grouping

This field determines the split of group priority from subpriority. It shows the position of the binary point that splits the PRI_n fields in the Interrupt Priority Registers into separate *group priority* and *subpriority* fields. The table below shows how the PRIGROUP value controls this split.

	Interru	pt Priority Level Value, F	PRI_ <i>N</i> [7:0]	Number of			
PRIGROUP	Binary Point ⁽¹⁾	Group Priority Bits	Subpriority Bits	Group Priorities	Subpriorities		
0b000	bxxxxxxx.y	[7:1]	None	128	2		
0b001	bxxxxxx.yy	[7:2]	[4:0]	64	4		
0b010	bxxxxx.yyy	[7:3]	[4:0]	32	8		
0b011	bxxxx.yyyy	[7:4]	[4:0]	16	16		
0b100	bxxx.yyyyy	[7:5]	[4:0]	8	32		
0b101	bxx.yyyyyy	[7:6]	[5:0]	4	64		
0b110	bx.yyyyyyy	[7]	[6:0]	2	128		
0b111	b.yyyyyyy	None	[7:0]	1	256		

Note: 1. PRI_n[7:0] field showing the binary point. x denotes a group priority field bit, and y denotes a subpriority field bit.

Determining preemption of an exception uses only the group priority field.

• SYSRESETREQ: System Reset Request

0: No system reset request.

1: Asserts a signal to the outer system that requests a reset.

This is intended to force a large system reset of all major components except for debug. This bit reads as 0.

• VECTCLRACTIVE: Reserved for Debug use

This bit reads as 0. When writing to the register, write a 0 to this bit, otherwise the behavior is unpredictable.

• VECTRESET: Reserved for Debug use

This bit reads as 0. When writing to the register, write a 0 to this bit, otherwise the behavior is unpredictable.



12.9.1.6 **System Control Register** SCB SCR

Access: Read/Write 27 30 29 28 26 25 24 23 22 21 20 19 18 17 16 15 12 10 9 8 14 13 11 7 6 5 4 3 2 1 0 SEVONPEND SLEEPDEEP SLEEPONEXIT

. SEVONPEND: Send Event on Pending Bit

0: Only enabled interrupts or events can wake up the processor; disabled interrupts are excluded.

1: Enabled events and all interrupts, including disabled interrupts, can wake up the processor.

When an event or an interrupt enters the pending state, the event signal wakes up the processor from WFE. If the processsor is not waiting for an event, the event is registered and affects the next WFE.

The processor also wakes up on execution of an SEV instruction or an external event.

SLEEPDEEP: Sleep or Deep Sleep

Controls whether the processor uses sleep or deep sleep as its low power mode:

0: Sleep.

Name:

1: Deep sleep.

• SLEEPONEXIT: Sleep-on-exit

Indicates sleep-on-exit when returning from the Handler mode to the Thread mode:

- 0: Do not sleep when returning to Thread mode.
- 1: Enter sleep, or deep sleep, on return from an ISR.

Setting this bit to 1 enables an interrupt-driven application to avoid returning to an empty main application.



12.9.1.7 Configuration and Control Register

Name: SCB CCR Access: Read/Write 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 12 9 15 14 13 11 10 8 STKALIGN **BFHFNMIGN** 7 6 5 4 3 2 1 0 NONBASETHRDE DIV_0_TRP UNALIGN_TRP USERSETMPEND

The SCB_CCR controls the entry to the Thread mode and enables the handlers for NMI, hard fault and faults escalated by FAULTMASK to ignore BusFaults. It also enables the division by zero and unaligned access trapping, and the access to the NVIC_STIR by unprivileged software (see "Software Trigger Interrupt Register").

• STKALIGN: Stack Alignment

Indicates the stack alignment on exception entry:

0: 4-byte aligned.

1: 8-byte aligned.

On exception entry, the processor uses bit [9] of the stacked PSR to indicate the stack alignment. On return from the exception, it uses this stacked bit to restore the correct stack alignment.

BFHFNMIGN: Bus Faults Ignored

Enables handlers with priority -1 or -2 to ignore data bus faults caused by load and store instructions. This applies to the hard fault and FAULTMASK escalated handlers:

0: Data bus faults caused by load and store instructions cause a lock-up.

1: Handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions.

Set this bit to 1 only when the handler and its data are in absolutely safe memory. The normal use of this bit is to probe system devices and bridges to detect control path problems and fix them.

• DIV_0_TRP: Division by Zero Trap

Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0:

0: Do not trap divide by 0.

1: Trap divide by 0.

When this bit is set to 0, a divide by zero returns a quotient of 0.



• UNALIGN_TRP: Unaligned Access Trap

Enables unaligned access traps:

- 0: Do not trap unaligned halfword and word accesses.
- 1: Trap unaligned halfword and word accesses.

If this bit is set to 1, an unaligned access generates a usage fault.

Unaligned LDM, STM, LDRD, and STRD instructions always fault irrespective of whether UNALIGN_TRP is set to 1.

• USERSETMPEND: Unprivileged Software Access

Enables unprivileged software access to the NVIC_STIR, see "Software Trigger Interrupt Register":

- 0: Disable.
- 1: Enable.

• NONBASETHRDENA: Thread Mode Enable

Indicates how the processor enters Thread mode:

- 0: The processor can enter the Thread mode only when no exception is active.
- 1: The processor can enter the Thread mode from any level under the control of an EXC_RETURN value, see "Exception Return".



12.9.1.8 System Handler Priority Registers

The SCB_SHPR1-SCB_SHPR3 registers set the priority level, 0 to 15 of the exception handlers that have configurable priority. They are byte-accessible.

The system fault handlers and the priority field and register for each handler are:

Table 12-34. System Fault Handler Priority Fields

Handler	Field	Register Description
Memory management fault (MemManage)	PRI_4	
Bus fault (BusFault)	PRI_5	System Handler Priority Register 1
Usage fault (UsageFault)	PRI_6	
SVCall	PRI_11	System Handler Priority Register 2
PendSV	PRI_14	Circles Handley Driesity Desirtor 2
SysTick	PRI_15	System Handler Priority Register 3

Each PRI_N field is 8 bits wide, but the processor implements only bits [7:4] of each field, and bits [3:0] read as zero and ignore writes.



12.9.1.9 System Handler Priority Register 1

Name: SCB_SHPR1
Access: Read/Write

Access:	Read/Write									
31	30	29	28	27	26	25	24			
_	_	_	_	-	-	_	_			
23	22	21	20	19	18	17	16			
	PRI_6									
15	14	13	12	11	10	9	8			
			PR	I_5						
7	6	5	4	3	2	1	0			
	PRI_4									

• PRI_6: Priority

Priority of system handler 6, UsageFault.

• PRI_5: Priority

Priority of system handler 5, BusFault.

• PRI_4: Priority

Priority of system handler 4, MemManage.

12.9.1.10 System Handler Priority Register 2

Name: SCB_SHPR2
Access: Read/Write

31	30	29	28	27	26	25	24
			PR	_11			
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

• PRI_11: Priority

Priority of system handler 11, SVCall.



12.9.1.11 System Handler Priority Register 3

SCB_SHPR3

Access: Read/Write PRI_15 PRI_14

• PRI_15: Priority

Name:

Priority of system handler 15, SysTick exception.

• PRI_14: Priority

Priority of system handler 14, PendSV.

12.9.1.12 System Handler Control and State Register

Name: SCB_SHCSR
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	-	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	1	USGFAULTENA	BUSFAULTENA	MEMFAULTENA
_							
15	14	13	12	11	10	9	8
SVCALLPENDED	BUSFAULTPEND ED	MEMFAULTPEND ED	USGFAULTPEND ED	SYSTICKACT	PENDSVACT	_	MONITORACT
7	6	5	4	3	2	1	0
SVCALLACT	_	_	_	USGFAULTACT	_	BUSFAULTACT	MEMFAULTACT

The SHCSR enables the system handlers, and indicates the pending status of the bus fault, memory management fault, and SVC exceptions; it also indicates the active status of the system handlers.

• USGFAULTENA: Usage Fault Enable

0: Disables the exception.

1: Enables the exception.

• BUSFAULTENA: Bus Fault Enable

0: Disables the exception.

1: Enables the exception.

MEMFAULTENA: Memory Management Fault Enable

0: Disables the exception.

1: Enables the exception.

SVCALLPENDED: SVC Call Pending

Read:

0: The exception is not pending.

1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.

• BUSFAULTPENDED: Bus Fault Exception Pending

Read:

0: The exception is not pending.

1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.



• MEMFAULTPENDED: Memory Management Fault Exception Pending

Read:

0: The exception is not pending.

1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.

• USGFAULTPENDED: Usage Fault Exception Pending

Read:

0: The exception is not pending.

1: The exception is pending.

Note: The user can write to these bits to change the pending status of the exceptions.

SYSTICKACT: SysTick Exception Active

Read:

0: The exception is not active.

1: The exception is active.

Note: The user can write to these bits to change the active status of the exceptions.

- Caution: A software that changes the value of an active bit in this register without a correct adjustment to the stacked content can cause the processor to generate a fault exception. Ensure that the software writing to this register retains and subsequently restores the current active status.
- Caution: After enabling the system handlers, to change the value of a bit in this register, the user must use a read-modify-write procedure to ensure that only the required bit is changed.

PENDSVACT: PendSV Exception Active

0: The exception is not active.

1: The exception is active.

MONITORACT: Debug Monitor Active

- 0: Debug monitor is not active.
- 1: Debug monitor is active.

SVCALLACT: SVC Call Active

0: SVC call is not active.

1: SVC call is active.

USGFAULTACT: Usage Fault Exception Active

0: Usage fault exception is not active.

1: Usage fault exception is active.

BUSFAULTACT: Bus Fault Exception Active

0: Bus fault exception is not active.

1: Bus fault exception is active.



• MEMFAULTACT: Memory Management Fault Exception Active

- 0: Memory management fault exception is not active.
- 1: Memory management fault exception is active.

If the user disables a system handler and the corresponding fault occurs, the processor treats the fault as a hard fault.

The user can write to this register to change the pending or active status of system exceptions. An OS kernel can write to the active bits to perform a context switch that changes the current exception type.



12.9.1.13 Configurable Fault Status Register

SCB CFSR

Name:

Read/Write Access: 30 29 28 27 26 25 24 UNALIGNED DIVBYZERO 23 22 21 20 19 18 17 16 NOCP INVPC INVSTATE UNDEFINSTR 15 14 13 12 11 10 8 **BFARVALID** STKERR UNSTKERR **IMPRECISERR** PRECISERR **IBUSERR LSPERR** 7 6 5 4 3 2 0 1 MMARVALID **MSTKERR** MUNSTKERR DACCVIOL IACCVIOL **MLSPERR**

IACCVIOL: Instruction Access Violation Flag

This is part of "MMFSR: Memory Management Fault Status Subregister".

- 0: No instruction access violation fault.
- 1: The processor attempted an instruction fetch from a location that does not permit execution.

This fault occurs on any access to an XN region, even when the MPU is disabled or not present.

When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has not written a fault address to the SCB_MMFAR.

DACCVIOL: Data Access Violation Flag

This is part of "MMFSR: Memory Management Fault Status Subregister".

- 0: No data access violation fault.
- 1: The processor attempted a load or store at a location that does not permit the operation.

When this bit is 1, the PC value stacked for the exception return points to the faulting instruction. The processor has loaded the SCB_MMFAR with the address of the attempted access.

MUNSTKERR: Memory Manager Fault on Unstacking for a Return From Exception

This is part of "MMFSR: Memory Management Fault Status Subregister".

- 0: No unstacking fault.
- 1: Unstack for an exception return has caused one or more access violations.

This fault is chained to the handler. This means that when this bit is 1, the original return stack is still present. The processor has not adjusted the SP from the failing return, and has not performed a new save. The processor has not written a fault address to the SCB MMFAR.

• MSTKERR: Memory Manager Fault on Stacking for Exception Entry

This is part of "MMFSR: Memory Management Fault Status Subregister".

- 0: No stacking fault.
- 1: Stacking for an exception entry has caused one or more access violations.

When this bit is 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor has not written a fault address to SCB_MMFAR.



• MLSPERR: MemManage During Lazy State Preservation

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: No MemManage fault occurred during the floating-point lazy state preservation.

1: A MemManage fault occurred during the floating-point lazy state preservation.

MMARVALID: Memory Management Fault Address Register (SCB_MMFAR) Valid Flag

This is part of "MMFSR: Memory Management Fault Status Subregister".

0: The value in SCB MMFAR is not a valid fault address.

1: SCB_MMFAR holds a valid fault address.

If a memory management fault occurs and is escalated to a hard fault because of priority, the hard fault handler must set this bit to 0. This prevents problems on return to a stacked active memory management fault handler whose SCB_MMFAR value has been overwritten.

• IBUSERR: Instruction Bus Error

This is part of "BFSR: Bus Fault Status Subregister".

0: No instruction bus error.

1: Instruction bus error.

The processor detects the instruction bus error on prefetching an instruction, but it sets the IBUSERR flag to 1 only if it attempts to issue the faulting instruction.

When the processor sets this bit to 1, it does not write a fault address to the BFAR.

PRECISERR: Precise Data Bus Error

This is part of "BFSR: Bus Fault Status Subregister".

0: No precise data bus error.

1: A data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault.

When the processor sets this bit to 1, it writes the faulting address to the SCB BFAR.

• IMPRECISERR: Imprecise Data Bus Error

This is part of "BFSR: Bus Fault Status Subregister".

0: No imprecise data bus error.

1: A data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error.

When the processor sets this bit to 1, it does not write a fault address to the SCB_BFAR.

This is an asynchronous fault. Therefore, if it is detected when the priority of the current process is higher than the bus fault priority, the bus fault becomes pending and becomes active only when the processor returns from all higher priority processes. If a precise fault occurs before the processor enters the handler for the imprecise bus fault, the handler detects that both this bit and one of the precise fault status bits are set to 1.



• UNSTKERR: Bus Fault on Unstacking for a Return From Exception

This is part of "BFSR: Bus Fault Status Subregister".

0: No unstacking fault.

1: Unstack for an exception return has caused one or more bus faults.

This fault is chained to the handler. This means that when the processor sets this bit to 1, the original return stack is still present. The processor does not adjust the SP from the failing return, does not performed a new save, and does not write a fault address to the BFAR.

. STKERR: Bus Fault on Stacking for Exception Entry

This is part of "BFSR: Bus Fault Status Subregister".

0: No stacking fault.

1: Stacking for an exception entry has caused one or more bus faults.

When the processor sets this bit to 1, the SP is still adjusted but the values in the context area on the stack might be incorrect. The processor does not write a fault address to the SCB BFAR.

LSPERR: Bus Error During Lazy Floating-point State Preservation

This is part of "BFSR: Bus Fault Status Subregister".

0: No bus fault occurred during floating-point lazy state preservation

1: A bus fault occurred during floating-point lazy state preservation.

. BFARVALID: Bus Fault Address Register (BFAR) Valid flag

This is part of "BFSR: Bus Fault Status Subregister".

0: The value in SCB_BFAR is not a valid fault address.

1: SCB_BFAR holds a valid fault address.

The processor sets this bit to 1 after a bus fault where the address is known. Other faults can set this bit to 0, such as a memory management fault occurring later.

If a bus fault occurs and is escalated to a hard fault because of priority, the hard fault handler must set this bit to 0. This prevents problems if returning to a stacked active bus fault handler whose SCB_BFAR value has been overwritten.

• UNDEFINSTR: Undefined Instruction Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

0: No undefined instruction usage fault.

1: The processor has attempted to execute an undefined instruction.

When this bit is set to 1, the PC value stacked for the exception return points to the undefined instruction.

An undefined instruction is an instruction that the processor cannot decode.

• INVSTATE: Invalid State Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

0: No invalid state usage fault.

1: The processor has attempted to execute an instruction that makes illegal use of the EPSR.

When this bit is set to 1, the PC value stacked for the exception return points to the instruction that attempted the illegal use of the EPSR.

This bit is not set to 1 if an undefined instruction uses the EPSR.



• INVPC: Invalid PC Load Usage Fault

This is part of "UFSR: Usage Fault Status Subregister". It is caused by an invalid PC load by EXC_RETURN:

0: No invalid PC load usage fault.

1: The processor has attempted an illegal load of EXC_RETURN to the PC, as a result of an invalid context, or an invalid EXC_RETURN value.

When this bit is set to 1, the PC value stacked for the exception return points to the instruction that tried to perform the illegal load of the PC.

• NOCP: No Coprocessor Usage Fault

This is part of "UFSR: Usage Fault Status Subregister". The processor does not support coprocessor instructions:

- 0: No usage fault caused by attempting to access a coprocessor.
- 1: The processor has attempted to access a coprocessor.

UNALIGNED: Unaligned Access Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

- 0: No unaligned access fault, or unaligned access trapping not enabled.
- 1: The processor has made an unaligned memory access.

Enable trapping of unaligned accesses by setting the UNALIGN_TRP bit in the SCB_CCR to 1. See "Configuration and Control Register". Unaligned LDM, STM, LDRD, and STRD instructions always fault irrespective of the setting of UNALIGN_TRP.

• DIVBYZERO: Divide by Zero Usage Fault

This is part of "UFSR: Usage Fault Status Subregister".

- 0: No divide by zero fault, or divide by zero trapping not enabled.
- 1: The processor has executed an SDIV or UDIV instruction with a divisor of 0.

When the processor sets this bit to 1, the PC value stacked for the exception return points to the instruction that performed the divide by zero. Enable trapping of divide by zero by setting the DIV_0_TRP bit in the SCB_CCR to 1. See "Configuration and Control Register".



12.9.1.14 Configurable Fault Status Register (Byte Access)

Name: SCB_CFSR (BYTE)

Access: Read/Write

31	30	29	28	27	26	25	24		
			UF	SR					
23	22	21	20	19	18	17	16		
	UFSR								
15	14	13	12	11	10	9	8		
			BF	SR					
7	6	5	4	3	2	1	0		
			MM	FSR					

• MMFSR: Memory Management Fault Status Subregister

The flags in the MMFSR subregister indicate the cause of memory access faults. See bitfield [7..0] description in Section 12.9.1.13.

BFSR: Bus Fault Status Subregister

The flags in the BFSR subregister indicate the cause of a bus access fault. See bitfield [14..8] description in Section 12.9.1.13.

UFSR: Usage Fault Status Subregister

The flags in the UFSR subregister indicate the cause of a usage fault. See bitfield [31..15] description in Section 12.9.1.13.

Note: The UFSR bits are sticky. This means that as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by wrting a 1 to that bit, or by a reset.

The SCB_CFSR indicates the cause of a memory management fault, bus fault, or usage fault. It is byte accessible. The user can access the SCB_CFSR or its subregisters as follows:

- Access complete SCB_CFSR with a word access to 0xE000ED28
- Access MMFSR with a byte access to 0xE000ED28
- Access MMFSR and BFSR with a halfword access to 0xE000ED28
- Access BFSR with a byte access to 0xE000ED29
- Access UFSR with a halfword access to 0xE000ED2A.



12.9.1.15 Hard Fault Status Register

Name: SCB_HFSR
Access: Read/Write

31	30	29	28	27	26	25	24
DEBUGEVT	FORCED	_	_	-	-	_	_
23	22	21	20	19	18	17	16
_		_	_			_	_
15	14	13	12	11	10	9	8
_	ı	_	_	1	1	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	VECTTBL	_

The SCB_HFSR gives information about events that activate the hard fault handler. This register is read, write to clear. This means that bits in the register read normally, but wrting a 1 to any bit clears that bit to 0.

DEBUGEVT: Reserved for Debug Use

When writing to the register, write a 0 to this bit, otherwise the behavior is unpredictable.

• FORCED: Forced Hard Fault

It indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled:

0: No forced hard fault.

1: Forced hard fault.

When this bit is set to 1, the hard fault handler must read the other fault status registers to find the cause of the fault.

VECTTBL: Bus Fault on a Vector Table

It indicates a bus fault on a vector table read during an exception processing:

- 0: No bus fault on vector table read.
- 1: Bus fault on vector table read.

This error is always handled by the hard fault handler.

When this bit is set to 1, the PC value stacked for the exception return points to the instruction that was preempted by the exception.

Note: The HFSR bits are sticky. This means that, as one or more fault occurs, the associated bits are set to 1. A bit that is set to 1 is cleared to 0 only by wrting a 1 to that bit, or by a reset.



12.9.1.16 MemManage Fault Address Register

Name:	SCB_MMFAR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
			ADDF	RESS			
23	22	21	20	19	18	17	16
			ADDF	RESS			
15	14	13	12	11	10	9	8
			ADDF	RESS			
7	6	5	4	3	2	1	0
			ADDF	RESS			

The SCB_MMFAR contains the address of the location that generated a memory management fault.

ADDRESS: Memory Management Fault Generation Location Address

When the MMARVALID bit of the MMFSR subregister is set to 1, this field holds the address of the location that generated the memory management fault.

- Notes: 1. When an unaligned access faults, the address is the actual address that faulted. Because a single read or write instruction can be split into multiple aligned accesses, the fault address can be any address in the range of the requested access size.
 - 2. Flags in the MMFSR subregister indicate the cause of the fault, and whether the value in the SCB_MMFAR is valid. See "MMFSR: Memory Management Fault Status Subregister".

12.9.1.17 Bus Fault Address Register

Name:	SCB_BFAR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
			ADDI	RESS			
23	22	21	20	19	18	17	16
			ADDI	RESS			
15	14	13	12	11	10	9	8
			ADDI	RESS			
7	6	5	4	3	2	1	0
			ADDI	RESS			

The SCB_BFAR contains the address of the location that generated a bus fault.

ADDRESS: Bus Fault Generation Location Address

When the BFARVALID bit of the BFSR subregister is set to 1, this field holds the address of the location that generated the bus fault.

- Notes: 1. When an unaligned access faults, the address in the SCB_BFAR is the one requested by the instruction, even if it is not the address of the fault.
 - 2. Flags in the BFSR indicate the cause of the fault, and whether the value in the SCB_BFAR is valid. See "BFSR: Bus Fault Status Subregister".



12.10 System Timer (SysTick)

The processor has a 24-bit system timer, SysTick, that counts down from the reload value to zero, reloads (wraps to) the value in the SYST_RVR on the next clock edge, then counts down on subsequent clocks.

When the processor is halted for debugging, the counter does not decrement.

The SysTick counter runs on the processor clock. If this clock signal is stopped for low power mode, the SysTick counter stops.

Ensure that the software uses aligned word accesses to access the SysTick registers.

The SysTick counter reload and current value are undefined at reset; the correct initialization sequence for the SysTick counter is:

- 1. Program the reload value.
- 2. Clear the current value.
- 3. Program the Control and Status register.



12.10.1 System Timer (SysTick) User Interface

Table 12-35. System Timer (SYST) Register Mapping

Offset	Register	Name	Access	Reset
0xE000E010	SysTick Control and Status Register	SYST_CSR	Read/Write	0x00000000
0xE000E014	SysTick Reload Value Register	SYST_RVR	Read/Write	Unknown
0xE000E018	SysTick Current Value Register	SYST_CVR	Read/Write	Unknown
0xE000E01C	SysTick Calibration Value Register	SYST_CALIB	Read-only	0x00001770



12.10.1.1 **SysTick Control and Status Register**

Name: SYST CSR

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	COUNTFLAG
15	14	13	12	11	10	9	8
_	_	-	_	_	_	1	-
7	6	5	4	3	2	1	0
_	_	_	_	_	CLKSOURCE	TICKINT	ENABLE

The SysTick SYST_CSR enables the SysTick features.

COUNTFLAG: Count Flag

Returns 1 if the timer counted to 0 since the last time this was read.

CLKSOURCE: Clock Source

Indicates the clock source:

0: External Clock.

1: Processor Clock.

TICKINT: SysTick Exception Request Enable

Enables a SysTick exception request:

0: Counting down to zero does not assert the SysTick exception request.

1: Counting down to zero asserts the SysTick exception request.

The software can use COUNTFLAG to determine if SysTick has ever counted to zero.

• ENABLE: Counter Enable

Enables the counter:

0: Counter disabled.

1: Counter enabled.

When ENABLE is set to 1, the counter loads the RELOAD value from the SYST_RVR and then counts down. On reaching 0, it sets the COUNTFLAG to 1 and optionally asserts the SysTick depending on the value of TICKINT. It then loads the RELOAD value again, and begins counting.



12.10.1.2 SysTick Reload Value Registers

Name: SYST_RVR Access: Read/Write RELOAD RELOAD RELOAD

The SYST_RVR specifies the start value to load into the SYST_CVR.

RELOAD: SYST CVR Load Value

Value to load into the SYST_CVR when the counter is enabled and when it reaches 0.

The RELOAD value can be any value in the range 0x00000001–0x00FFFFF. A start value of 0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are activated when counting from 1 to 0.

The RELOAD value is calculated according to its use: For example, to generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. If the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.



12.10.1.3 SysTick Current Value Register

Name:	SYST_CVR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
			CUR	RENT			
15	14	13	12	11	10	9	8
			CUR	RENT			
7	6	5	4	3	2	1	0
			CUR	RENT			

The SysTick SYST_CVR contains the current value of the SysTick counter.

• CURRENT: SysTick Counter Current Value

Reads return the current value of the SysTick counter.

A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.

12.10.1.4 SysTick Calibration Value Register

Name: SYST_CALIB
Access: Read/Write

31	30	29	28	27	26	25	24
NOREF	SKEW	_	ı	_	-	_	_
23	22	21	20	19	18	17	16
			TEI	NMS			
15	14	13	12	11	10	9	8
			TEI	NMS			
7	6	5	4	3	2	1	0
	TENMS						

The SysTick SYST_CSR indicates the SysTick calibration properties.

NOREF: No Reference Clock

It indicates whether the device provides a reference clock to the processor:

- 0: Reference clock provided.
- 1: No reference clock provided.

If your device does not provide a reference clock, the SYST_CSR.CLKSOURCE bit reads-as-one and ignores writes.

SKEW: TENMS Value Verification

It indicates whether the TENMS value is exact:

- 0: TENMS value is exact.
- 1: TENMS value is inexact, or not given.

An inexact TENMS value can affect the suitability of SysTick as a software real time clock.

• TENMS: Ten Milliseconds

The reload value for 10 ms (100 Hz) timing is subject to system clock skew errors. If the value reads as zero, the calibration value is not known.

The TENMS field default value is 0x00001770 (6000 decimal).

In order to achieve a 1 ms timebase on SystTick, the TENMS field must be programmed to a value corresponding to the processor clock frequency (in kHz) divided by 8.

For example, for devices running the processor clock at 48 MHz, the TENMS field value must be 0x0001770 (48000 kHz/8).



12.11 Memory Protection Unit (MPU)

The MPU divides the memory map into a number of regions, and defines the location, size, access permissions, and memory attributes of each region. It supports:

- Independent attribute settings for each region
- Overlapping regions
- Export of memory attributes to the system.

The memory attributes affect the behavior of memory accesses to the region. The Cortex-M4 MPU defines:

- Eight separate memory regions, 0–7
- A background region.

When memory regions overlap, a memory access is affected by the attributes of the region with the highest number. For example, the attributes for region 7 take precedence over the attributes of any region that overlaps region 7.

The background region has the same memory access attributes as the default memory map, but is accessible from privileged software only.

The Cortex-M4 MPU memory map is unified. This means that instruction accesses and data accesses have the same region settings.

If a program accesses a memory location that is prohibited by the MPU, the processor generates a memory management fault. This causes a fault exception, and might cause the termination of the process in an OS environment.

In an OS environment, the kernel can update the MPU region setting dynamically based on the process to be executed. Typically, an embedded OS uses the MPU for memory protection.

The configuration of MPU regions is based on memory types (see "Memory Regions, Types and Attributes").

Table 12-36 shows the possible MPU region attributes. These include Share ability and cache behavior attributes that are not relevant to most microcontroller implementations. See "MPU Configuration for a Microcontroller" for guidelines for programming such an implementation.

Table 12-36. Memory Attributes Summary

Memory Type	Shareability	Other Attributes	Description		
Strongly-ordered – –		-	All accesses to Strongly-ordered memory occur in program order. All Strongly-ordered regions are assumed to be shared.		
Shared		_	Memory-mapped peripherals that several processors share.		
Device	Non-shared	_	Memory-mapped peripherals that only a single processor uses.		
Shared		_	Normal memory that is shared between several processors.		
Normal	Non-shared	_	Normal memory that only a single processor uses.		

12.11.1 MPU Access Permission Attributes

This section describes the MPU access permission attributes. The access permission bits (TEX, C, B, S, AP, and XN) of the MPU_RASR control the access to the corresponding memory region. If an access is made to an area of memory without the required permissions, then the MPU generates a permission fault.

The table below shows the encodings for the TEX, C, B, and S access permission bits.

Table 12-37. TEX, C, B, and S Encoding

TEX	С	В	S	Memory Type	Shareability	Other Attributes		
	0	0	x ⁽¹⁾	Strongly-ordered	Shareable	-		
		1	x ⁽¹⁾	Device	Shareable	_		
b000		0	0	Normal	Not shareable	Outer and inner write-through. No write allocate.		
0000	1		1		Shareable	write allocate.		
	'	1	0	Normal	Not shareable	Outer and inner write-back. No write allocate.		
			1		Shareable	allocate.		
	0	0	0	Normal	Not shareable	_		
			1		Shareable			
		1	x ⁽¹⁾	Reserved encodin	g	-		
b001		0	x ⁽¹⁾	Implementation de attributes.	efined	-		
	1	1	0	Normal	Not shareable	Outer and inner write-back. Write and read allocate.		
			1		Shareable	reau anocate.		
	0	0	x ⁽¹⁾	Device	Not shareable	Nonshared Device.		
b010		1	x ⁽¹⁾	Reserved encodin	g	-		
	1	x ⁽¹⁾	x ⁽¹⁾	Reserved encodin	g	-		
b1BB	b1BB A A 0 1		Normal	Not shareable	_			
			1		Shareable			

Note: 1. The MPU ignores the value of this bit.



Table 12-38 shows the cache policy for memory attribute encodings with a TEX value is in the range 4–7.

Table 12-38. Cache Policy for Memory Attribute Encoding

Encoding, AA or BB	Corresponding Cache Policy			
00	Non-cacheable			
01	Write back, write and read allocate			
10	Write through, no write allocate			
11	Write back, no write allocate			

Table 12-39 shows the AP encodings that define the access permissions for privileged and unprivileged software.

Table 12-39. AP Encoding

AP[2:0]	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault
001	RW	No access	Access from privileged software only
010	RW	RO	Writes by unprivileged software generate a permission fault
011	RW	RW	Full access
100	Unpredictable	Unpredictable	Reserved
101	RO	No access	Reads by privileged software only
110	RO	RO	Read only, by privileged or unprivileged software
111	RO	RO	Read only, by privileged or unprivileged software

12.11.1.1 MPU Mismatch

When an access violates the MPU permissions, the processor generates a memory management fault, see "Exceptions and Interrupts". The MMFSR indicates the cause of the fault. See "MMFSR: Memory Management Fault Status Subregister" for more information.

12.11.1.2 Updating an MPU Region

To update the attributes for an MPU region, update the MPU_RNR, MPU_RBAR and MPU_RASRs. Each register can be programed separately, or a multiple-word write can be used to program all of these registers. MPU_RBAR and MPU_RASR aliases can be used to program up to four regions simultaneously using an STM instruction.

12.11.1.3 Updating an MPU Region Using Separate Words

Simple code to configure one region:



Disable a region before writing new region settings to the MPU, if the region being changed was previously enabled. For example:

The software must use memory barrier instructions:

- Before the MPU setup, if there might be outstanding memory transfers, such as buffered writes, that might be affected by the change in MPU settings
- After the MPU setup, if it includes memory transfers that must use the new MPU settings.

However, memory barrier instructions are not required if the MPU setup process starts by entering an exception handler, or is followed by an exception return, because the exception entry and exception return mechanisms cause memory barrier behavior.

The software does not need any memory barrier instructions during an MPU setup, because it accesses the MPU through the PPB, which is a Strongly-Ordered memory region.

For example, if the user wants all of the memory access behavior to take effect immediately after the programming sequence, a DSB instruction and an ISB instruction must be used. A DSB is required after changing MPU settings, such as at the end of a context switch. An ISB is required if the code that programs the MPU region or regions is entered using a branch or call. If the programming sequence is entered using a return from exception, or by taking an exception, then an ISB is not required.

12.11.1.4 Updating an MPU Region Using Multi-word Writes

The user can program directly using multi-word writes, depending on how the information is divided. Consider the following reprogramming:

Use an STM instruction to optimize this:

```
; R1 = region number
; R2 = address
; R3 = size, attributes in one
LDR R0, =MPU_RNR  ; 0xE000ED98, MPU region number register
STM R0, {R1-R3}  ; Region Number, address, attribute, size and enable
```



This can be done in two words for pre-packed information. This means that the MPU_RBAR contains the required region number and had the VALID bit set to 1. See "MPU Region Base Address Register". Use this when the data is statically packed, for example in a boot loader:

Use an STM instruction to optimize this:

12.11.1.5 **Subregions**


Regions of 256 bytes or more are divided into eight equal-sized subregions. Set the corresponding bit in the SRD field of the MPU_RASR field to disable a subregion. See "MPU Region Attribute and Size Register". The least significant bit of SRD controls the first subregion, and the most significant bit controls the last subregion. Disabling a subregion means another region overlapping the disabled range matches instead. If no other enabled region overlaps the disabled subregion, the MPU issues a fault.

Regions of 32, 64, and 128 bytes do not support subregions. With regions of these sizes, the SRD field must be set to 0x00, otherwise the MPU behavior is unpredictable.

12.11.1.6 **Example of SRD Use**

Two regions with the same base address overlap. Region 1 is 128 KB, and region 2 is 512 KB. To ensure the attributes from region 1 apply to the first 128 KB region, set the SRD field for region 2 to b00000011 to disable the first two subregions, as in Figure 12-13 below:

Figure 12-13. SRD Use



12.11.1.7 MPU Design Hints And Tips

To avoid unexpected behavior, disable the interrupts before updating the attributes of a region that the interrupt handlers might access.

Ensure the software uses aligned accesses of the correct size to access MPU registers:

- Except for the MPU_RASR, it must use aligned word accesses
- For the MPU_RASR, it can use byte or aligned halfword or word accesses.

The processor does not support unaligned accesses to MPU registers.



When setting up the MPU, and if the MPU has previously been programmed, disable unused regions to prevent any previous region settings from affecting the new MPU setup.

MPU Configuration for a Microcontroller

Usually, a microcontroller system has only a single processor and no caches. In such a system, program the MPU as follows:

Table 12-40. Memory Region Attributes for a Microcontroller

Memory Region	TEX	С	В	S	Memory Type and Attributes	
Flash memory	b000	1	0	0	Normal memory, non-shareable, write-through	
Internal SRAM	b000	1	0	1	Normal memory, shareable, write-through	
External SRAM	b000	1	1	1	Normal memory, shareable, write-back, write-allocate	
Peripherals	b000	0	1	1	Device memory, shareable	

In most microcontroller implementations, the shareability and cache policy attributes do not affect the system behavior. However, using these settings for the MPU regions can make the application code more portable. The values given are for typical situations. In special systems, such as multiprocessor designs or designs with a separate DMA engine, the shareability attribute might be important. In these cases, refer to the recommendations of the memory device manufacturer.



12.11.2 Memory Protection Unit (MPU) User Interface

Table 12-41. Memory Protection Unit (MPU) Register Mapping

Offset	Register	Name	Access	Reset
0xE000ED90	MPU Type Register	MPU_TYPE	Read-only	0x00000800
0xE000ED94	MPU Control Register	MPU_CTRL	Read/Write	0x00000000
0xE000ED98	MPU Region Number Register	MPU_RNR	Read/Write	0x00000000
0xE000ED9C	MPU Region Base Address Register	MPU_RBAR	Read/Write	0x00000000
0xE000EDA0	MPU Region Attribute and Size Register	MPU_RASR	Read/Write	0x00000000
0xE000EDA4	MPU Region Base Address Register Alias 1	MPU_RBAR_A1	Read/Write	0x00000000
0xE000EDA8	MPU Region Attribute and Size Register Alias 1	MPU_RASR_A1	Read/Write	0x00000000
0xE000EDAC	MPU Region Base Address Register Alias 2	MPU_RBAR_A2	Read/Write	0x00000000
0xE000EDB0	MPU Region Attribute and Size Register Alias 2	MPU_RASR_A2	Read/Write	0x00000000
0xE000EDB4	MPU Region Base Address Register Alias 3	MPU_RBAR_A3	Read/Write	0x00000000
0xE000EDB8	MPU Region Attribute and Size Register Alias 3	MPU_RASR_A3	Read/Write	0x00000000

12.11.2.1 MPU Type Register

MPII TYPE

Name:

Name.	MPO_ITPE						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
			IRE	GION			
15	14	13	12	11	10	9	8
			DRE	GION			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	SEPARATE

The MPU_TYPE register indicates whether the MPU is present, and if so, how many regions it supports.

• IREGION: Instruction Region

Indicates the number of supported MPU instruction regions.

Always contains 0x00. The MPU memory map is unified and is described by the DREGION field.

• DREGION: Data Region

Indicates the number of supported MPU data regions:

0x08 = Eight MPU regions.

• SEPARATE: Separate Instruction

Indicates support for unified or separate instruction and date memory maps:

0: Unified.



12.11.2.2 MPU Control Register

Name:

MPU_CTRL

6

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8

The MPU CTRL register enables the MPU, enables the default memory map background region, and enables the use of the MPU when in the hard fault, Non-maskable Interrupt (NMI), and FAULTMASK escalated handlers.

3

2

PRIVDEFENA

4

PRIVDEFENA: Privileged Default Memory Map Enable

Enables privileged software access to the default memory map:

5

0: If the MPU is enabled, disables the use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault.

1: If the MPU is enabled, enables the use of the default memory map as a background region for privileged software accesses.

When enabled, the background region acts as a region number -1. Any region that is defined and enabled has priority over this default map.

If the MPU is disabled, the processor ignores this bit.

HFNMIENA: Hard Fault and NMI Enable

Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.

When the MPU is enabled:

- 0: MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value of the ENABLE bit.
- 1: The MPU is enabled during hard fault, NMI, and FAULTMASK handlers.

When the MPU is disabled, if this bit is set to 1, the behavior is unpredictable.

• ENABLE: MPU Enable

Enables the MPU:

- 0: MPU disabled.
- 1: MPU enabled.

When ENABLE and PRIVDEFENA are both set to 1:

- For privileged accesses, the *default memory map* is as described in "Memory Model". Any access by privileged software that does not address an enabled memory region behaves as defined by the default memory map.
- Any access by unprivileged software that does not address an enabled memory region causes a memory management fault.



0

ENABLE

1

HFNMIENA

XN and Strongly-ordered rules always apply to the System Control Space regardless of the value of the ENABLE bit.

When the ENABLE bit is set to 1, at least one region of the memory map must be enabled for the system to function unless the PRIVDEFENA bit is set to 1. If the PRIVDEFENA bit is set to 1 and no regions are enabled, then only privileged software can operate.

When the ENABLE bit is set to 0, the system uses the default memory map. This has the same memory attributes as if the MPU is not implemented. The default memory map applies to accesses from both privileged and unprivileged software.

When the MPU is enabled, accesses to the System Control Space and vector table are always permitted. Other areas are accessible based on regions and whether PRIVDEFENA is set to 1.

Unless HFNMIENA is set to 1, the MPU is not enabled when the processor is executing the handler for an exception with priority –1 or –2. These priorities are only possible when handling a hard fault or NMI exception, or when FAULTMASK is enabled. Setting the HFNMIENA bit to 1 enables the MPU when operating with these two priorities.



12.11.2.3 MPU Region Number Register

Name:	MPU_RNR							
Access:	Read/Write							
31	30	29	28	27	26	25	24	
_	_	_	_	_	_	-	_	
23	22	21	20	19	18	17	16	
_	_	_	_	_	_	_	_	
15	14	13	12	11	10	9	8	
_	_	_	_	_	_	_	_	
7	6	5	4	3	2	1	0	
	REGION							

The MPU_RNR selects which memory region is referenced by the MPU_RBAR and MPU_RASRs.

• REGION: MPU Region Referenced by the MPU_RBAR and MPU_RASRs

Indicates the MPU region referenced by the MPU_RBAR and MPU_RASRs.

The MPU supports 8 memory regions, so the permitted values of this field are 0–7.

Normally, the required region number is written to this register before accessing the MPU_RBAR or MPU_RASR. However, the region number can be changed by writing to the MPU_RBAR with the VALID bit set to 1; see "MPU Region Base Address Register". This write updates the value of the REGION field.

12.11.2.4 **MPU Region Base Address Register**

ADDR

MPU_RBAR Access: Read/Write 30 31 29 28 27 26 25 24 **ADDR** 23 22 20 19 17 16 21 18 **ADDR** 15 14 13 12 11 10 9 8 ADDR 7 6 5 4 3 0 2 1

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU RNR.

Write MPU RBAR with the VALID bit set to 1 to change the current region number and update the MPU RNR.

VALID

ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region (SIZE field in the MPU RASR).

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

Name:

0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.

1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



REGION

12.11.2.5 MPU Region Attribute and Size Register

Name:	MPU_RASR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	XN	_		AP	
23	22	21	20	19	18	17	16
_	-		TEX		S	С	В
15	14	13	12	11	10	9	8
			SI	RD			
7	6	5	4	3	2	1	0
_	_			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

AP: Access Permission

See Table 12-39.

• TEX, C, B: Memory Access Attributes

See Table 12-37.

· S: Shareable

See Table 12-37.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU_RBAR.

SIZE Value	Region Size	Value of N ⁽¹⁾	Note
b00100 (4)	32 B	5	Minimum permitted size
b01001 (9)	1 KB	10	-
b10011 (19)	1 MB	20	-
b11101 (29)	1 GB	30	-
b11111 (31)	4 GB	b01100	Maximum possible size

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes".



12.11.2.6 MPU Region Base Address Register Alias 1

Name: MPU_RBAR_A1

Access: Read/Write

31	30	29	28	27	26	25	24		
			ADI	OR					
23	22	21	20	19	18	17	16		
	ADDR								
15	14	13	12	11	10	9	8		
			ADI	DR					
7	6	5	4	3	2	1	0		
	ADDR VALID REGION								

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU_RNR.

Write MPU_RBAR with the VALID bit set to 1 to change the current region number and update the MPU_RNR.

• ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region.

The value of N depends on the region size. The ADDR field is bits[31:N] of the MPU_RBAR. The region size, as specified by the SIZE field in the MPU_RASR, defines the value of N:

N = Log2(Region size in bytes),

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

- 0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.
- 1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

• REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



12.11.2.7 MPU Region Attribute and Size Register Alias 1

Name: MPU_RASR_A1

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	XN	_		AP	
23	22	21	20	19	18	17	16
_	-		TEX		S	С	В
15	14	13	12	11	10	9	8
			SF	RD			
7	6	5	4	3	2	1	0
_	_			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

AP: Access Permission

See Table 12-39.

• TEX, C, B: Memory Access Attributes

See Table 12-37.

· S: Shareable

See Table 12-37.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU RBAR.

and on the control of								
SIZE Value Region Size		Value of N ⁽¹⁾	Note					
b00100 (4)	32 B	5	Minimum permitted size					
b01001 (9)	1 KB	10	_					
b10011 (19)	1 MB	20	-					
b11101 (29)	1 GB	30	-					
b11111 (31)	4 GB	b01100	Maximum possible size					

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes".

12.11.2.8 MPU Region Base Address Register Alias 2

Name: MPU_RBAR_A2

Access: Read/Write

Access:	Read/write								
31	30	29	28	27	26	25	24		
	ADDR								
23	22	21	20	19	18	17	16		
			AD	DR					
15	14	13	12	11	10	9	8		
			AD	DR					
7	6	5	4	3	2	1	0		
	ADDR		VALID		REG	ION			

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU_RNR.

Write MPU_RBAR with the VALID bit set to 1 to change the current region number and update the MPU_RNR.

• ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region.

The value of N depends on the region size. The ADDR field is bits[31:N] of the MPU_RBAR. The region size, as specified by the SIZE field in the MPU_RASR, defines the value of N:

N = Log2(Region size in bytes),

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

- 0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.
- 1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

• REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



12.11.2.9 MPU Region Attribute and Size Register Alias 2

Name: MPU RASR A2

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	XN	-		AP	
23	22	21	20	19	18	17	16
_	_		TEX		S	С	В
15	14	13	12	11	10	9	8
			SF	RD			
7	6	5	4	3	2	1	0
_	_			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

AP: Access Permission

See Table 12-39.

• TEX, C, B: Memory Access Attributes

See Table 12-37.

• S: Shareable

See Table 12-37.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU_RBAR.

SIZE Value	Region Size	Value of N ⁽¹⁾	Note
b00100 (4)	32 B	5	Minimum permitted size
b01001 (9)	1 KB	10	-
b10011 (19)	1 MB	20	-
b11101 (29)	1 GB	30	-
b11111 (31)	4 GB	b01100	Maximum possible size

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes".



12.11.2.10 MPU Region Base Address Register Alias 3

Name: MPU_RBAR_A3

Access: Read/Write

31	30	29	28	27	26	25	24		
			ADI	OR					
23	22	21	20	19	18	17	16		
	ADDR								
15	14	13	12	11	10	9	8		
			ADI	DR					
7	6	5	4	3	2	1	0		
	ADDR VALID REGION								

The MPU_RBAR defines the base address of the MPU region selected by the MPU_RNR, and can update the value of the MPU_RNR.

Write MPU_RBAR with the VALID bit set to 1 to change the current region number and update the MPU_RNR.

• ADDR: Region Base Address

Software must ensure that the value written to the ADDR field aligns with the size of the selected region.

The value of N depends on the region size. The ADDR field is bits[31:N] of the MPU_RBAR. The region size, as specified by the SIZE field in the MPU_RASR, defines the value of N:

N = Log2(Region size in bytes),

If the region size is configured to 4 GB, in the MPU_RASR, there is no valid ADDR field. In this case, the region occupies the complete memory map, and the base address is 0x00000000.

The base address is aligned to the size of the region. For example, a 64 KB region must be aligned on a multiple of 64 KB, for example, at 0x00010000 or 0x00020000.

VALID: MPU Region Number Valid

Write:

- 0: MPU_RNR not changed, and the processor updates the base address for the region specified in the MPU_RNR, and ignores the value of the REGION field.
- 1: The processor updates the value of the MPU_RNR to the value of the REGION field, and updates the base address for the region specified in the REGION field.

Always reads as zero.

• REGION: MPU Region

For the behavior on writes, see the description of the VALID field.

On reads, returns the current region number, as specified by the MPU_RNR.



12.11.2.11 MPU Region Attribute and Size Register Alias 3

Name: MPU_RASR_A3

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	XN	_		AP	
23	22	21	20	19	18	17	16
_	_		TEX		S	С	В
15	14	13	12	11	10	9	8
			SF	RD			
7	6	5	4	3	2	1	0
_	-			SIZE			ENABLE

The MPU_RASR defines the region size and memory attributes of the MPU region specified by the MPU_RNR, and enables that region and any subregions.

MPU_RASR is accessible using word or halfword accesses:

- The most significant halfword holds the region attributes.
- The least significant halfword holds the region size, and the region and subregion enable bits.

• XN: Instruction Access Disable

0: Instruction fetches enabled.

1: Instruction fetches disabled.

AP: Access Permission

See Table 12-39.

• TEX, C, B: Memory Access Attributes

See Table 12-37.

· S: Shareable

See Table 12-37.

• SRD: Subregion Disable

For each bit in this field:

0: Corresponding subregion is enabled.

1: Corresponding subregion is disabled.

See "Subregions" for more information.

Region sizes of 128 bytes and less do not support subregions. When writing the attributes for such a region, write the SRD field as 0x00.



• SIZE: Size of the MPU Protection Region

The minimum permitted value is 3 (b00010).

The SIZE field defines the size of the MPU memory region specified by the MPU_RNR. as follows:

(Region size in bytes) = $2^{(SIZE+1)}$

The smallest permitted region size is 32B, corresponding to a SIZE value of 4. The table below gives an example of SIZE values, with the corresponding region size and value of N in the MPU RBAR.

alues, that the corresponding region size and value of it in the time of the corresponding							
SIZE Value Region Size Value of N ⁽¹⁾ Note		Note					
b00100 (4)	32 B	5	Minimum permitted size				
b01001 (9)	1 KB	10	-				
b10011 (19)	1 MB	20	-				
b11101 (29)	1 GB	30	-				
b11111 (31)	4 GB	b01100	Maximum possible size				

Note: 1. In the MPU_RBAR; see "MPU Region Base Address Register"

• ENABLE: Region Enable

Note: For information about access permission, see "MPU Access Permission Attributes".

12.12 Floating Point Unit (FPU)

The Cortex-M4F FPU implements the FPv4-SP floating-point extension.

The FPU fully supports single-precision add, subtract, multiply, divide, multiply and accumulate, and square root operations. It also provides conversions between fixed-point and floating-point data formats, and floating-point constant instructions.

The FPU provides floating-point computation functionality that is compliant with the ANSI/IEEE Std 754-2008, IEEE Standard for Binary Floating-Point Arithmetic, referred to as the IEEE 754 standard.

The FPU contains 32 single-precision extension registers, which can also be accessed as 16 doubleword registers for load, store, and move operations.

12.12.1 Enabling the FPU

The FPU is disabled from reset. It must be enabled before any floating-point instructions can be used. Example 4-1 shows an example code sequence for enabling the FPU in both privileged and user modes. The processor must be in privileged mode to read from and write to the CPACR.

Example of Enabling the FPU:

```
; CPACR is located at address 0xE000ED88
LDR.W R0, =0xE000ED88
; Read CPACR
LDR R1, [R0]
; Set bits 20-23 to enable CP10 and CP11 coprocessors
ORR R1, R1, #(0xF << 20)
; Write back the modified value to the CPACR
STR R1, [R0]; wait for store to complete
DSB
;reset pipeline now the FPU is enabled
ISB</pre>
```



12.12.2 Floating Point Unit (FPU) User Interface

Table 12-42. Floating Point Unit (FPU) Register Mapping

Offset	Register	Name	Access	Reset
0xE000ED88	Coprocessor Access Control Register	CPACR	Read/Write	0x0000000
0xE000EF34	Floating-point Context Control Register	FPCCR	Read/Write	0xC0000000
0xE000EF38	Floating-point Context Address Register	FPCAR	Read/Write	_
_	Floating-point Status Control Register	FPSCR	Read/Write	_
0xE000E01C	Floating-point Default Status Control Register	FPDSCR	Read/Write	0x00000000



12.12.2.1 Coprocessor Access Control Register

CPACR Name: Read/Write Access: 30 29 27 25 28 26 24 23 22 21 20 19 18 17 16 CP11 CP10 15 14 13 12 10 9 8 11 7 6 5 4 3 2 1 0

The CPACR specifies the access privileges for coprocessors.

• CP10: Access Privileges for Coprocessor 10

The possible values of each field are:

- 0: Access denied. Any attempted access generates a NOCP UsageFault.
- 1: Privileged access only. An unprivileged access generates a NOCP fault.
- 2: Reserved. The result of any access is unpredictable.
- 3: Full access.

• CP11: Access Privileges for Coprocessor 11

The possible values of each field are:

- 0: Access denied. Any attempted access generates a NOCP UsageFault.
- 1: Privileged access only. An unprivileged access generates a NOCP fault.
- 2: Reserved. The result of any access is unpredictable.
- 3: Full access.



12.12.2.2 Floating-point Context Control Register

Name: FPCCR
Access: Read/Write

31	30	29	28	27	26	25	24
ASPEN	LSPEN	-	-	-	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	MONRDY
7	6	5	4	3	2	1	0
_	BFRDY	MMRDY	HFRDY	THREAD	_	USER	LSPACT

The FPCCR sets or returns FPU control data.

ASPEN: Automatic Hardware State Preservation And Restoration

Enables CONTROL bit [2] setting on execution of a floating-point instruction. This results in an automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit.

- 0: Disable CONTROL bit [2] setting on execution of a floating-point instruction.
- 1: Enable CONTROL bit [2] setting on execution of a floating-point instruction.

LSPEN: Automatic Lazy State Preservation

- 0: Disable automatic lazy state preservation for floating-point context.
- 1: Enable automatic lazy state preservation for floating-point context.

MONRDY: Debug Monitor Ready

- 0: DebugMonitor is disabled or the priority did not permit to set MON_PEND when the floating-point stack frame was allocated.
- 1: DebugMonitor is enabled and the priority permitted to set MON_PEND when the floating-point stack frame was allocated.

BFRDY: Bus Fault Ready

- 0: BusFault is disabled or the priority did not permit to set the BusFault handler to the pending state when the floating-point stack frame was allocated.
- 1: BusFault is enabled and the priority permitted to set the BusFault handler to the pending state when the floating-point stack frame was allocated.

• MMRDY: Memory Management Ready

- 0: MemManage is disabled or the priority did not permit to set the MemManage handler to the pending state when the floating-point stack frame was allocated.
- 1: MemManage is enabled and the priority permitted to set the MemManage handler to the pending state when the floating-point stack frame was allocated.



• HFRDY: Hard Fault Ready

- 0: The priority did not permit to set the HardFault handler to the pending state when the floating-point stack frame was allocated.
- 1: The priority permitted to set the HardFault handler to the pending state when the floating-point stack frame was allocated.

• THREAD: Thread Mode

- 0: The mode was not the Thread Mode when the floating-point stack frame was allocated.
- 1: The mode was the Thread Mode when the floating-point stack frame was allocated.

• USER: User Privilege Level

- 0: The privilege level was not User when the floating-point stack frame was allocated.
- 1: The privilege level was User when the floating-point stack frame was allocated.

LSPACT: Lazy State Preservation Active

- 0: The lazy state preservation is not active.
- 1: The lazy state preservation is active. The floating-point stack frame has been allocated but saving the state to it has been deferred.



12.12.2.3 Floating-point Context Address Register

Name:	FPCAR						
Access:	Read/Write						
31	30	29	28	27	26	25	24
			ADDF	RESS			
23	22	21	20	19	18	17	16
			ADDI	RESS			
15	14	13	12	11	10	9	8
			ADDF	RESS			
7	6	5	4	3	2	1	0
		ADDRESS			_	_	_

The FPCAR holds the location of the unpopulated floating-point register space allocated on an exception stack frame.

• ADDRESS: Location of Unpopulated Floating-point Register Space Allocated on an Exception Stack Frame The location of the unpopulated floating-point register space allocated on an exception stack frame.

12.12.2.4 Floating-point Status Control Register

Name: FPSCR

Access:	Read/Write						
31	30	29	28	27	26	25	24
N	Z	С	V	_	AHP	DN	FZ
23	22	21	20	19	18	17	16
RMode		_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
IDC	-	_	IXC	UFC	OFC	DZC	IOC

The FPSCR provides all necessary User level control of the floating-point system.

• N: Negative Condition Code Flag

Floating-point comparison operations update this flag.

• Z: Zero Condition Code Flag

Floating-point comparison operations update this flag.

• C: Carry Condition Code Flag

Floating-point comparison operations update this flag.

• V: Overflow Condition Code Flag

Floating-point comparison operations update this flag.

• AHP: Alternative Half-precision Control

0: IEEE half-precision format selected.

1: Alternative half-precision format selected.

• DN: Default NaN Mode Control

0: NaN operands propagate through to the output of a floating-point operation.

1: Any operation involving one or more NaNs returns the Default NaN.

FZ: Flush-to-zero Mode Control

0: Flush-to-zero mode disabled. The behavior of the floating-point system is fully compliant with the IEEE 754 standard.

1: Flush-to-zero mode enabled.

• RMode: Rounding Mode Control

The encoding of this field is:

0b00: Round to Nearest (RN) mode

0b01: Round towards Plus Infinity (RP) mode.

0b10: Round towards Minus Infinity (RM) mode.



0b11: Round towards Zero (RZ) mode.

The specified rounding mode is used by almost all floating-point instructions.

IDC: Input Denormal Cumulative Exception

IDC is a cumulative exception bit for floating-point exception; see also bits [4:0].

This bit is set to 1 to indicate that the corresponding exception has occurred since 0 was last written to it.

• IXC: Inexact Cumulative Exception

IXC is a cumulative exception bit for floating-point exception; see also bit [7].

This bit is set to 1 to indicate that the corresponding exception has occurred since 0 was last written to it.

• UFC: Underflow Cumulative Exception

UFC is a cumulative exception bit for floating-point exception; see also bit [7].

This bit is set to 1 to indicate that the corresponding exception has occurred since 0 was last written to it.

• OFC: Overflow Cumulative Exception

OFC is a cumulative exception bit for floating-point exception; see also bit [7].

This bit is set to 1 to indicate that the corresponding exception has occurred since 0 was last written to it.

DZC: Division by Zero Cumulative Exception

DZC is a cumulative exception bit for floating-point exception; see also bit [7].

This bit is set to 1 to indicate that the corresponding exception has occurred since 0 was last written to it.

IOC: Invalid Operation Cumulative Exception

IOC is a cumulative exception bit for floating-point exception; see also bit [7].

This bit is set to 1 to indicate that the corresponding exception has occurred since 0 was last written to it.



12.12.2.5 Floating-point Default Status Control Register

Name: FPDSCR
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	_	-	AHP	DN	FZ
23	22	21	20	19	18	17	16
RMode		-	_	_	-	_	_
15	14	13	12	11	10	9	8
_	_	_	_	-	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

The FPDSCR holds the default values for the floating-point status control data.

• AHP: FPSCR.AHP Default Value

Default value for FPSCR.AHP.

• DN: FPSCR.DN Default Value

Default value for FPSCR.DN.

• FZ: FPSCR.FZ Default Value

Default value for FPSCR.FZ.

• RMode: FPSCR.RMode Default Value

Default value for FPSCR.RMode.



12.13 Glossary

This glossary describes some of the terms used in technical documents from ARM.

Abort A mechanism that indicates to a processor that the value associated with a memory access is invalid.

An abort can be caused by the external or internal memory system as a result of attempting to access

invalid instruction or data memory.

Aligned A data item stored at an address that is divisible by the number of bytes that defines the data size is

said to be aligned. Aligned words and halfwords have addresses that are divisible by four and two respectively. The terms word-aligned and halfword-aligned therefore stipulate addresses that are

divisible by four and two respectively.

Banked register A register that has multiple physical copies, where the state of the processor determines which copy is

used. The Stack Pointer, SP (R13) is a banked register.

Base register In instruction descriptions, a register specified by a load or store instruction that is used to hold the

base value for the instruction's address calculation. Depending on the instruction and its addressing mode, an offset can be added to or subtracted from the base register value to form the address that is

sent to memory.

See also "Index register".

Big-endian (BE) Byte ordering scheme in which bytes of decreasing significance in a data word are stored at

increasing addresses in memory.

See also "Byte-invariant", "Endianness", "Little-endian (LE)".

Big-endian memory Memory in which:

a byte or halfword at a word-aligned address is the most significant byte or halfword within the word at

that address,

a byte at a halfword-aligned address is the most significant byte within the halfword at that address.

See also "Little-endian memory".

Breakpoint A breakpoint is a mechanism provided by debuggers to identify an instruction at which program

execution is to be halted. Breakpoints are inserted by the programmer to enable inspection of register contents, memory locations, variable values at fixed points in the program execution to test that the

program is operating correctly. Breakpoints are removed after the program is successfully tested.

Byte-invariant In a byte-invariant system, the address of each byte of memory remains unchanged when switching

between little-endian and big-endian operation. When a data item larger than a byte is loaded from or stored to memory, the bytes making up that data item are arranged into the correct order depending

on the endianness of the memory access.

An ARM byte-invariant implementation also supports unaligned halfword and word memory accesses.

It expects multi-word accesses to be word-aligned.

Condition field A four-bit field in an instruction that specifies a condition under which the instruction can execute.

Conditional execution
If the condition code flags indicate that the corresponding condition is true when the instruction starts

executing, it executes normally. Otherwise, the instruction does nothing.

Context The environment that each process operates in for a multitasking operating system. In ARM

processors, this is limited to mean the physical address range that it can access in memory and the

associated memory access permissions.

Coprocessor A processor that supplements the main processor. Cortex-M4 does not support any coprocessors.

Debugger A debugging system that includes a program, used to detect, locate, and correct software faults,

together with custom hardware that supports software debugging.

Direct Memory Access

(DMA)

An operation that accesses main memory directly, without the processor performing any accesses to

the data concerned.

Doubleword A 64-bit data item. The contents are taken as being an unsigned integer unless otherwise stated.

Doubleword-aligned A data item having a memory address that is divisible by eight.

Endianness Byte ordering. The scheme that determines the order that successive bytes of a data word are stored

in memory. An aspect of the system's memory mapping.

See also "Little-endian (LE)" and "Big-endian (BE)".

Exception An event that interrupts program execution. When an exception occurs, the processor suspends the

normal program flow and starts execution at the address indicated by the corresponding exception

vector. The indicated address contains the first instruction of the handler for the exception.

An exception can be an interrupt request, a fault, or a software-generated system exception. Faults include attempting an invalid memory access, attempting to execute an instruction in an invalid

processor state, and attempting to execute an undefined instruction.

Exception service routine See "Interrupt handler".

Exception vector See "Interrupt vector".

Flat address mapping A system of organizing memory in which each physical address in the memory space is the same as

the corresponding virtual address.

Halfword A 16-bit data item.

Illegal instruction An instruction that is architecturally Undefined.

Implementation-defined The behavior is not architecturally defined, but is defined and documented by individual

implementations.



Implementation-specific

The behavior is not architecturally defined, and does not have to be documented by individual implementations. Used when there are a number of implementation options available and the option chosen does not affect software compatibility.

Index register

In some load and store instruction descriptions, the value of this register is used as an offset to be added to or subtracted from the base register value to form the address that is sent to memory. Some addressing modes optionally enable the index register value to be shifted prior to the addition or subtraction.

See also "Base register".

Instruction cycle count

The number of cycles that an instruction occupies the Execute stage of the pipeline.

Interrupt handler

A program that control of the processor is passed to when an interrupt occurs.

Interrupt vector

One of a number of fixed addresses in low memory, or in high memory if high vectors are configured, that contains the first instruction of the corresponding interrupt handler.

Little-endian (LE)

Byte ordering scheme in which bytes of increasing significance in a data word are stored at increasing addresses in memory.

See also "Big-endian (BE)", "Byte-invariant", "Endianness".

Little-endian memory

Memory in which:

a byte or halfword at a word-aligned address is the least significant byte or halfword within the word at that address.

a byte at a halfword-aligned address is the least significant byte within the halfword at that address.

See also "Big-endian memory".

Load/store architecture

A processor architecture where data-processing operations only operate on register contents, not directly on memory contents.

Memory Protection Unit (MPU)

Hardware that controls access permissions to blocks of memory. An MPU does not perform any address translation.

Prefetching

In pipelined processors, the process of fetching instructions from memory to fill up the pipeline before the preceding instructions have finished executing. Prefetching an instruction does not mean that the

instruction has to be executed.

Preserved

Preserved by writing the same value back that has been previously read from the same field on the

same processor.

Read

Reads are defined as memory operations that have the semantics of a load. Reads include the Thumb instructions LDM, LDR, LDRSH, LDRSH, LDRSB, LDRB, and POP.



Region A partition of memory space.

Reserved A field in a control register or instruction format is reserved if the field is to be defined by the

implementation, or produces Unpredictable results if the contents of the field are not zero. These fields are reserved for use in future extensions of the architecture or are implementation-specific. All

reserved bits not used by the implementation must be written as 0 and read as 0.

Thread-safe In a multi-tasking environment, thread-safe functions use safeguard mechanisms when accessing

shared resources, to ensure correct operation without the risk of shared access conflicts.

Thumb instruction One or two halfwords that specify an operation for a processor to perform. Thumb instructions must be

halfword-aligned.

Unaligned A data item stored at an address that is not divisible by the number of bytes that defines the data size

is said to be unaligned. For example, a word stored at an address that is not divisible by four.

Undefined Indicates an instruction that generates an Undefined instruction exception.

Unpredictable One cannot rely on the behavior. Unpredictable behavior must not represent security holes.

Unpredictable behavior must not halt or hang the processor, or any parts of the system.

Warm reset Also known as a core reset. Initializes the majority of the processor excluding the debug controller and

debug logic. This type of reset is useful if debugging features of a processor.

Word A 32-bit data item.

Write Writes are defined as operations that have the semantics of a store. Writes include the Thumb

instructions STM, STR, STRH, STRB, and PUSH.



13. Debug and Test Features


13.1 Description

The SAM G53 features a number of complementary debug and test capabilities. The Serial Wire/JTAG Debug Port (SWJ-DP) combining a Serial Wire Debug Port (SW-DP) and JTAG Debug Port (JTAG-DP) is used for standard debugging functions, such as downloading code and single-stepping through programs. It also embeds a serial wire trace.

13.2 Embedded Characteristics

- Debug access to all memories and registers in the system, including Cortex-M4 register bank when the core
 is running, halted or in sleep state, or held in reset.
- Serial Wire Debug Port (SW-DP) and Serial Wire JTAG Debug Port (SWJ-DP) debug access.
- Flash Patch and Breakpoint (FPB) unit for implementing breakpoints and code patches.
- Data Watchpoint and Trace (DWT) unit for implementing watchpoints, data tracing, and system profiling.
- Instrumentation Trace Macrocell (ITM) for support of printf style debugging.
- IEEE1149.1 JTAG Boundary-scan on all digital pins.

Figure 13-1. Debug and Test Block Diagram




13.3 Application Examples

13.3.1 Debug Environment

Figure 13-2 shows a complete debug environment example. The SWJ-DP interface is used for standard debugging functions, such as downloading code and single-stepping through the program, and viewing core and peripheral registers.

Figure 13-2. Application Debug Environment Example




13.3.2 Test Environment

Figure 13-3 shows a test environment example (JTAG boundary scan). Test vectors are sent and interpreted by the tester. In this example, the "board in test" is designed using a number of JTAG-compliant devices. These devices can be connected to form a single scan chain.



Figure 13-3. Application Test Environment Example



13.4 Debug and Test Pin Description

Table 13-1. Debug and Test Signal List

Signal Name	Function	Туре	Active Level
	Reset/Test	•	
NRST	Microcontroller Reset	Input/Output	Low
TST	Test Select	Input	
	SWD/JTAG		
TCK/SWCLK	Test Clock/Serial Wire Clock	Input	
TDI	Test Data In	Input	
TDO/TRACESWO	Test Data Out/Trace Asynchronous Data Out	Output	(1)
TMS/SWDIO	Test Mode Select/Serial Wire Input/Output Input		
JTAGSEL	JTAG Selection	Input	High

Note: 1. TDO pin is set in input mode when the Cortex-M4 Core is not in debug mode. Thus the internal pull-up corresponding to this PIO line must be enabled to avoid current consumption due to floating input.

13.5 Functional Description

13.5.1 Test Pin

One dedicated pin, TST, is used to define the device operating mode. When this pin is at low level during power-up, the device is in normal operating mode. When at high level, the device is in test mode or FFPI mode. The TST pin integrates a permanent pull-down resistor of about 15 k Ω , so that it can be left unconnected for normal operation. Note that when setting the TST pin to low or high level at power up, it must remain in the same state during the duration of the whole operation.

13.5.2 NRST Pin

The NRST pin is bidirectional. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. It will reset the Core and the peripherals except the Backup region (RTC, RTT and Supply Controller). There is no constraint on the length of the reset pulse and the reset controller can guarantee a minimum pulse length. The NRST pin integrates a permanent pull-up resistor to VDDIO of about 100 k Ω . By default, the NRST pin is configured as an input.

13.5.3 ERASE Pin

The ERASE pin is used to reinitialize the Flash content (and some of its NVM bits) to an erased state (all bits read as logic level 1). The ERASE pin ensures an in-situ reprogrammability of the Flash content without the use of a debug tool. When the security bit is activated, the ERASE pin provides the capability to reprogram the Flash content. It integrates a pull-down resistor of about 100 k Ω to GND, so that it can be left unconnected for normal operations.

This pin is debounced by SCLK to improve the glitch tolerance. To avoid unexpected erase at power-up, a minimum ERASE pin assertion time is required. This time is defined in Table 37-41, "AC Flash Characteristics," on page 915.

The ERASE pin is a system I/O pin and can be used as a standard I/O. At startup, the ERASE pin is not configured as a PIO pin. If the ERASE pin is used as a standard I/O, start-up level of this pin must be low to prevent unwanted erasing. Also, if the ERASE pin is used as a standard I/O output, asserting the pin to low does not erase the Flash. For details, please refer to Section 10.16 "Peripherals Signals Multiplexing on I/O Lines".

13.5.4 Debug Architecture


Figure 13-4 shows the Debug Architecture used in the SAM G53. The Cortex-M4 embeds four functional units for debug:

- SWJ-DP (Serial Wire/JTAG Debug Port).
- FPB (Flash Patch Breakpoint.
- DWT (Data Watchpoint and Trace).
- ITM (Instrumentation Trace Macrocell).
- TPIU (Trace Port Interface Unit).

The debug architecture information that follows is mainly dedicated to developers of SWJ-DP emulators/probes and debugging tool vendors for Cortex M4-based microcontrollers. For further details on SWJ-DP see the Cortex M4 technical reference manual.

Figure 13-4. Debug Architecture





13.5.5 Serial Wire/JTAG Debug Port (SWJ-DP)

The Cortex-M4 embeds a SWJ-DP debug port which is the standard CoreSight[™] debug port. It combines Serial Wire Debug Port (SW-DP), from 2 to 3 pins and JTAG Debug Port(JTAG-DP), 5 pins.

By default, the JTAG Debug Port is active. If the host debugger wants to switch to the Serial Wire Debug Port, it must provide a dedicated JTAG sequence on TMS/SWDIO and TCK/SWCLK which disables JTAG-DP and enables SW-DP.

When the Serial Wire Debug Port is active, TDO/TRACESWO can be used for trace. The asynchronous TRACE output (TRACESWO) is multiplexed with TDO. So the asynchronous trace can only be used with SW-DP, not JTAG-DP.

Table 13-2. SWJ-DP Pin List

Pin Name	JTAG Port	Serial Wire Debug Port
TMS/SWDIO	TMS	SWDIO
TCK/SWCLK	TCK	SWCLK
TDI	TDI	-
TDO/TRACESWO	TDO	TRACESWO (optional: trace)

SW-DP or JTAG-DP mode is selected when JTAGSEL is low. It is not possible to switch directly between SWJ-DP and JTAG boundary scan operations. A chip reset must be performed after JTAGSEL is changed.

13.5.5.1 SW-DP and JTAG-DP Selection Mechanism

Debug port selection mechanism is done by sending specific SWDIOTMS sequence. The JTAG-DP is selected by default after reset.

- Switch from JTAG-DP to SW-DP. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
 - Send the 16-bit sequence on SWDIOTMS = 0111100111100111 (0x79E7 MSB first)
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1
- Switch from SWD to JTAG. The sequence is:
 - Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1



- Send the 16-bit sequence on SWDIOTMS = 0011110011100111 (0x3CE7 MSB first)
- Send more than 50 SWCLKTCK cycles with SWDIOTMS = 1

13.5.6 FPB (Flash Patch Breakpoint)

The FPB:

- Implements hardware breakpoints.
- Patches code and data from code space to system space.

The FPB unit contains:

- Two literal comparators for matching against literal loads from code space, and remapping to a corresponding area in system space.
- Six instruction comparators for matching against instruction fetches from code space and remapping to a corresponding area in system space.
- Alternatively, comparators can also be configured to generate a breakpoint instruction to the processor core on a match.

13.5.7 DWT (Data Watchpoint and Trace)

The DWT contains four comparators which can be configured to generate the following:

- PC sampling packets at set intervals.
- PC or data watchpoint packets.
- Watchpoint event to halt core.



The DWT contains counters for the items that follow:

- Clock cycle (CYCCNT).
- Folded instructions.
- Load Store Unit (LSU) operations.
- Sleep cycles.
- CPI (all instruction cycles except for the first cycle).
- Interrupt overhead.

13.5.8 ITM (Instrumentation Trace Macrocell)

The ITM is an application driven trace source that supports printf style debugging to trace Operating System (OS) and application events, and emits diagnostic system information. The ITM emits trace information as packets which can be generated by three different sources with several priority levels:

- Software trace: Software can write directly to ITM stimulus registers. This can be done thanks to the "printf" function. For more information, refer to Section 13.5.8.1 "How to Configure the ITM".
- Hardware trace: The ITM emits packets generated by the DWT.
- Time stamping: Timestamps are emitted relative to packets. The ITM contains a 21-bit counter to generate the timestamp.

13.5.8.1 How to Configure the ITM

The following example describes how to output trace data in asynchronous trace mode.

- Configure the TPIU for asynchronous trace mode (refer to Section 13.5.8.3 "How to Configure the TPIU").
- Enable the write accesses into the ITM registers by writing "0xC5ACCE55" into the Lock Access Register (address: 0xE0000FB0).
- Write 0x00010015 into the Trace Control Register:
 - Enable ITM.
 - Enable synchronization packets.
 - Enable SWO behavior.
 - Fix the ATB ID to 1.
- Write 0x1 into the Trace Enable Register:
 - Enable the stimulus port 0.
- Write 0x1 into the Trace Privilege Register:
 - Stimulus port 0 only accessed in privileged mode (clearing a bit in this register will result in the corresponding stimulus port being accessible in user mode).
- Write into the Stimulus Port 0 Register: TPIU (Trace Port Interface Unit).
 - The TPIU acts as a bridge between the on-chip trace data and the Instruction Trace Macrocell (ITM).
 - The TPIU formats and transmits trace data off-chip at frequencies asynchronous to the core.

13.5.8.2 Asynchronous Mode

The TPIU is configured in asynchronous mode, trace data are output using the single TRACESWO pin. The TRACESWO signal is multiplexed with the TDO signal of the JTAG Debug Port. As a consequence, asynchronous trace mode is only available when the serial wire debug mode is selected since TDO signal is used in JTAG debug mode.

Two encoding formats are available for the single pin output:

- Manchester encoded stream. This is the reset value.
- NRZ-based UART byte structure.



13.5.8.3 How to Configure the TPIU

This example only concerns the asynchronous trace mode.

- Set the TRCENA bit to 1 into the Debug Exception and Monitor Register (0xE000EDFC) to enable the use of trace and debug blocks.
- Write 0x2 into the Selected Pin Protocol Register.
 - Select the Serial Wire Output NRZ.
- Write 0x100 into the Formatter and Flush Control Register.
- Set the suitable clock prescaler value into the Async Clock Prescaler Register to scale the baud rate of the asynchronous output (this can be done automatically by the debugging tool).

13.5.9 IEEE 1149.1 JTAG Boundary Scan

IEEE 1149.1 JTAG Boundary Scan allows pin-level access independent of the device packaging technology.

IEEE 1149.1 JTAG Boundary Scan is enabled when TST is tied to low, while JTAG SEL is high during power-up and must be kept in this state during the whole boundary scan operation. The SAMPLE, EXTEST and BYPASS functions are implemented. In SWD/JTAG debug mode, the ARM processor responds with a non-JTAG chip ID that identifies the processor. This is not IEEE 1149.1 JTAG-compliant.

It is not possible to switch directly between JTAG Boundary Scan and SWJ Debug Port operations. A chip reset must be performed after JTAGSEL is changed. A Boundary-scan Descriptor Language (BSDL) file is provided on Atmel's web site to set up the test.

13.5.9.1 JTAG Boundary-scan Register

The Boundary-scan Register (BSR) contains a number of bits which corresponds to active pins and associated control signals.

Each SAM G53 input/output pin corresponds to a 3-bit register in the BSR. The OUTPUT bit contains data that can be forced on the pad. The INPUT bit facilitates the observability of data applied to the pad. The CONTROL bit selects the direction of the pad.

For more information, refer to BSDL files available for the SAMG53 Series.



13.5.10 ID Code Register

Access: Read-only

31	30	29	28	27	26	25	24
	VERSION				PART N	IUMBER	
23	22	21	20	19	18	17	16
			PART N	UMBER			
15	14	13	12	11	10	9	8
	PART N	IUMBER			MANUFACTU	RER IDENTITY	
7	6	5	4	3	2	1	0
		MANL	IFACTURER IDE	NTITY			1

• VERSION[31:28]: Product Version Number

Set to 0x0.

• PART NUMBER[27:12]: Product Part Number

Chip Name	Chip ID
SAM G53G19	0X247E_0AE0
SAM G53N19	0X247E_0AE8

• MANUFACTURER IDENTITY[11:1]

Set to 0x01F.

• Bit[0] Required by IEEE Std. 1149.1.

Set to 0x1.

Chip Name	JTAG ID Code
SAM G53	0x05B3_C03F

14. Reset Controller (RSTC)

14.1 Description

The Reset Controller (RSTC), based on power-on reset cells, handles all the resets of the system without any external components. It reports which reset occurred last.


The Reset Controller also drives independently or simultaneously the external reset and the peripheral and processor resets.

14.2 Embedded Characteristics

- Management of All System Resets, Including
 - External Devices through the NRST Pin
 - Processor Reset
 - Processor Peripheral Set Reset
- Based on Embedded Power-on Cell
- Reset Source Status
 - Status of the Last Reset
 - Either Software Reset, User Reset, Watchdog Reset
- External Reset Signal Shaping

14.3 Block Diagram

Figure 14-1. Reset Controller Block Diagram





14.4 Functional Description

14.4.1 Reset Controller Overview

The Reset Controller is made up of an NRST manager and a reset state manager. It runs at slow clock and generates the following reset signals:

- proc_nreset: processor reset line (also resets the Watchdog Timer)
- periph_nreset: affects the whole set of embedded peripherals
- nrst_out: drives the NRST pin

These reset signals are asserted by the Reset Controller, either on events generated by peripherals, events on NRST pin, or on software action. The reset state manager controls the generation of reset signals and provides a signal to the NRST manager when an assertion of the NRST pin is required.


The NRST manager shapes the NRST assertion during a programmable time, thus controlling external device resets.

The Reset Controller Mode Register (RSTC_MR), used to configure the Reset Controller, is powered with VDDIO, so that its configuration is saved as long as VDDIO is on.

14.4.2 NRST Manager

The NRST manager samples the NRST input pin and drives this pin low when required by the reset state manager. Figure 14-2 shows the block diagram of the NRST manager.

Figure 14-2. NRST Manager



14.4.2.1 NRST Signal or Interrupt

The NRST manager samples the NRST pin at slow clock speed. When the line is detected low, a User Reset is reported to the reset state manager.

However, the NRST manager can be programmed to not trigger a reset when an assertion of NRST occurs. Writing a 0 to the URSTEN bit in the RSTC_MR disables the User Reset trigger.

The level of the pin NRST can be read at any time in the bit NRSTL (NRST level) in the Reset Controller Status Register (RSTC_SR). As soon as the NRST pin is asserted, bit URSTS in the RSTC_SR is set. This bit is cleared only when the RSTC_SR is read.

The Reset Controller can also be programmed to generate an interrupt instead of generating a reset. To do so, set the URSTIEN bit in the RSTC_MR.



14.4.2.2 NRST External Reset Control

The reset state manager asserts the signal exter_nreset to assert the NRST pin. When this occurs, the "nrst_out" signal is driven low by the NRST manager for a time programmed by field ERSTL in the RSTC_MR. This assertion duration, named External Reset Length, lasts $2^{(ERSTL+1)}$ slow clock cycles. This gives the approximate duration of an assertion between 60 μ s and 2 seconds. Note that ERSTL at 0 defines a two-cycle duration for the NRST pulse.

This feature allows the Reset Controller to shape the NRST pin level, and thus to guarantee that the NRST line is driven low for a time compliant with potential external devices connected on the system reset.

RSTC_MR is backed up, making it possible to use the ERSTL field to shape the system power-up reset for devices requiring a longer startup time than that of the slow clock oscillator.

14.4.3 Reset States

The reset state manager handles the different reset sources and generates the internal reset signals. It reports the reset status in field RSTTYP of the Status Register (RSTC_SR). The update of RSTC_SR.RSTTYP is performed when the processor reset is released.


14.4.3.1 General Reset

A general reset occurs when a VDDIO power-on-reset is detected, a brownout or a voltage regulation loss is detected by the Supply Controller. The vddcore_nreset signal is asserted by the Supply Controller when a general reset occurs.

All the reset signals are released and field RSTC_SR.RSTTYP reports a general reset. As the RSTC_MR is reset, the NRST line rises two cycles after the vddcore_nreset, as ERSTL defaults at value 0x0.

Figure 14-3 shows how the general reset affects the reset signals.

Figure 14-3. General Reset State



14.4.3.2 Watchdog Reset

The watchdog reset is entered when a watchdog fault occurs. This reset lasts three slow clock cycles. When in watchdog reset, assertion of the reset signals depends on the WDRPROC bit in the WDT MR:




- If WDRPROC = 0, the processor reset and the peripheral reset are asserted. The NRST line is also
 asserted, depending on how field RSTC_MR.ERSTL is programmed. However, the resulting low level on
 NRST does not result in a user reset state.
- If WDRPROC = 1, only the processor reset is asserted.

The Watchdog Timer is reset by the proc_nreset signal. As the watchdog fault always causes a processor reset if WDRSTEN in the WDT_MR is set, the Watchdog Timer is always reset after a watchdog reset, and the Watchdog is enabled by default and with a period set to a maximum.

When bit WDT MR.WDRSTEN is reset, the watchdog fault has no impact on the Reset Controller.

Figure 14-4. Watchdog Reset



14.4.3.3 Software Reset

The Reset Controller offers commands to assert the different reset signals. These commands are performed by writing the Control Register (RSTC_CR) with the following bits at 1:

- RSTC CR.PROCRST: Writing a 1 to PROCRST resets the processor and the watchdog timer.
- RSTC_CR.PERRST: Writing a 1 to PERRST resets all the embedded peripherals including the memory system, and, in particular, the Remap Command. The Peripheral Reset is generally used for debug purposes.
 - Except for debug purposes, PERRST must always be used in conjunction with PROCRST (PERRST and PROCRST set both at 1 simultaneously).
- RSTC_CR.EXTRST: Writing a 1 to EXTRST asserts low the NRST pin during a time defined by the field RSTC_MR.ERSTL.

The software reset is entered if at least one of these bits is set by the software. All these commands can be performed independently or simultaneously. The software reset lasts three slow clock cycles.

The internal reset signals are asserted as soon as the register write is performed. This is detected on the Master Clock (MCK). They are released when the software reset has ended, i.e., synchronously to SLCK.


If EXTRST is set, the nrst_out signal is asserted depending on the configuration of field RSTC_MR.ERSTL. However, the resulting falling edge on NRST does not lead to a user reset.



If and only if the PROCRST bit is set, the Reset Controller reports the software status in field RSTC_SR.RSTTYP. Other software resets are not reported in RSTTYP.

As soon as a software operation is detected, the bit SRCMP (Software Reset Command in Progress) is set in the RSTC_SR. SRCMP is cleared at the end of the software reset. No other software reset can be performed while the SRCMP bit is set, and writing any value in the RSTC_CR has no effect.

Figure 14-5. Software Reset



14.4.3.4 User Reset

The user reset is entered when a low level is detected on the NRST pin and bit URSTEN in the RSTC_MR is at 1. The NRST input signal is resynchronized with SLCK to insure proper behavior of the system.

The user reset is entered as soon as a low level is detected on NRST. The processor reset and the peripheral reset are asserted.


The user reset ends when NRST rises, after a two-cycle resynchronization time and a three-cycle processor startup. The processor clock is re-enabled as soon as NRST is confirmed high.

When the processor reset signal is released, field RSTC_SR.RSTTYP is loaded with the value 0x4, indicating a user reset.

The NRST manager guarantees that the NRST line is asserted for External Reset Length slow clock cycles, as programmed in field RSTC_MR.ERSTL. However, if NRST does not rise after External Reset Length because it is driven low externally, the internal reset lines remain asserted until NRST actually rises.



Figure 14-6. User Reset State



14.4.4 Reset State Priorities

The reset state manager manages the priorities among the different reset sources. The resets are listed in order of priority as follows:

- 1. General reset
- 2. Watchdog reset
- 3. Software reset
- 4. User reset

Particular cases are listed below:

- When in user reset:
 - A watchdog event is impossible because the Watchdog Timer is being reset by the proc_nreset signal.
 - A software reset is impossible, since the processor reset is being activated.
- When in software reset:
 - A watchdog event has priority over the current state.
 - The NRST has no effect.
- When in watchdog reset:
 - The processor reset is active and so a software reset cannot be programmed.
 - A user reset cannot be entered.



14.5 Reset Controller (RSTC) User Interface

Table 14-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	RSTC_CR	Write-only	_
0x04	Status Register	RSTC_SR	Read-only	0x0000_0000 ⁽¹⁾
0x08	Mode Register	RSTC_MR	Read/Write	0x0000 0001

Note: 1. This value assumes that a general reset has been performed, subject to change if other types of reset are generated.



14.5.1 Reset Controller Control Register

Name: RSTC_CR
Address: 0x400E1400
Access: Write-only

Access.	vviite offig						
31	30	29	28	27	26	25	24
			KI	ΞΥ			
23	22	21	20	19	18	17	16
_	-	_	-	-	-	_	-
15	14	13	12	11	10	9	8
_	_	_	_	-	_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	EXTRST	PERRST	_	PROCRST

• PROCRST: Processor Reset

0: No effect

1: If KEY is correct, resets the processor

• PERRST: Peripheral Reset

0: No effect

1: If KEY is correct, resets the peripherals

• EXTRST: External Reset

0: No effect

1: If KEY is correct, asserts the NRST pin

• KEY: System Reset Key

Value	Nam	е	Description
0xA5	PASS	SWD	Writing any other value in this field aborts the write operation.

14.5.2 Reset Controller Status Register

Name: RSTC_SR
Address: 0x400E1404
Access: Road only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	SRCMP	NRSTL
15	14	13	12	11	10	9	8
_	_	_	_	_		RSTTYP	
		_		_	_		_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	URSTS

URSTS: User Reset Status

A high-to-low transition of the NRST pin sets the URSTS bit. This transition is also detected on the MCK rising edge. If the user reset is disabled (URSTEN = 0 in RSTC_MR) and if the interruption is enabled by the URSTIEN bit in the RSTC_MR, the URSTS bit triggers an interrupt. Reading the RSTC_SR resets the URSTS bit and clears the interrupt.

0: No high-to-low edge on NRST happened since the last read of RSTC_SR.

1: At least one high-to-low transition of NRST has been detected since the last read of RSTC_SR.

RSTTYP: Reset Type

This field reports the cause of the last processor reset. Reading this RSTC_SR does not reset this field.

Value	Name	Description
0	GENERAL_RST	First power-up reset
1	_	Reserved
2	WDT_RST	Watchdog fault occurred
3	SOFT_RST	Processor reset required by the software
4	USER_RST	NRST pin detected low
5	_	Reserved
6	_	Reserved
7	_	Reserved

NRSTL: NRST Pin Level

This bit registers the NRST pin level sampled on each Master Clock (MCK) rising edge.

SRCMP: Software Reset Command in Progress

When set, this bit indicates that a software reset command is in progress and that no further software reset should be performed until the end of the current one. This bit is automatically cleared at the end of the current software reset.

0: No software command is being performed by the Reset Controller. The Reset Controller is ready for a software command.

1: A software reset command is being performed by the Reset Controller. The Reset Controller is busy.



14.5.3 Reset Controller Mode Register

Name: RSTC_MR
Address: 0x400E1408
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
			KE	ΞΥ			
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_		ERS	STL	
7	6	5	4	3	2	1	0
_	_	_	URSTIEN	_	_	_	URSTEN
	•	•	•	•			

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

URSTEN: User Reset Enable

0: The detection of a low level on the NRST pin does not generate a user reset.

1: The detection of a low level on the NRST pin triggers a user reset.

• URSTIEN: User Reset Interrupt Enable

0: USRTS bit in RSTC_SR at 1 has no effect on rstc_irq.

1: USRTS bit in RSTC_SR at 1 asserts rstc_irq if URSTEN = 0.

ERSTL: External Reset Length

This field defines the external reset length. The external reset is asserted during a time of 2^(ERSTL+1) slow clock cycles. This allows assertion duration to be programmed between 60 µs and 2 seconds. Note that synchronization cycles must also be considered when calculating the actual reset length as previously described.

KEY: Write Access Password

Value	Name	Description		
045	DACONAD	Writing any other value in this field aborts the write operation.		
0xA5	PASSWD	Always reads as 0.		



15. Real-time Timer (RTT)

15.1 Description

The Real-time Timer (RTT) is built around a 32-bit counter used to count roll-over events of the programmable 16-bit prescaler driven from the 32-kHz slow clock source. It generates a periodic interrupt and/or triggers an alarm on a programmed value.

The RTT can also be configured to be driven by the 1Hz RTC signal, thus taking advantage of a calibrated 1Hz clock.


The slow clock source can be fully disabled to reduce power consumption when only an elapsed seconds count is required.

15.2 Embedded Characteristics

- 32-bit Free-running Counter on prescaled slow clock or RTC calibrated 1Hz clock
- 16-bit Configurable Prescaler
- Interrupt on Alarm or Counter Increment

15.3 Block Diagram

Figure 15-1. Real-time Timer





15.4 Functional Description

The programmable 16-bit prescaler value can be configured through the RTPRES field in the "Real-time Timer Mode Register" (RTT_MR).

Configuring the RTPRES field value to 0x8000 (default value) corresponds to feeding the real-time counter with a 1Hz signal (if the slow clock is 32.768 kHz). The 32-bit counter can count up to 2³² seconds, corresponding to more than 136 years, then roll over to 0. Bit RTTINC in the "Real-time Timer Status Register" (RTT_SR) is set each time there is a prescaler roll-over (see Figure 15-2)

The real-time 32-bit counter can also be supplied by the 1Hz RTC clock. This mode is interesting when the RTC 1Hz is calibrated (CORRECTION field \neq 0 in RTC_MR) in order to guaranty the synchronism between RTC and RTT counters.

Setting the RTC1HZ bit in the RTT_MR drives the 32-bit RTT counter from the 1Hz RTC clock. In this mode, the RTPRES field has no effect on the 32-bit counter.

The prescaler roll-over generates an increment of the real-time timer counter if RTC1HZ = 0. Otherwise, if RTC1HZ = 1, the real-time timer counter is incremented every second. The RTTINC bit is set independently from the 32-bit counter increment.

The real-time timer can also be used as a free-running timer with a lower time-base. The best accuracy is achieved by writing RTPRES to 3 in RTT_MR.

Programming RTPRES to 1 or 2 is forbidden.

If the RTT is configured to trigger an interrupt, the interrupt occurs two slow clock cycles after reading the RTT_SR. To prevent several executions of the interrupt handler, the interrupt must be disabled in the interrupt handler and re-enabled when the RTT_SR is cleared.

The CRTV field can be read at any time in the "Real-time Timer Value Register" (RTT_VR). As this value can be updated asynchronously with the Master Clock, the CRTV field must be read twice at the same value to read a correct value.

The current value of the counter is compared with the value written in the "Real-time Timer Alarm Register" (RTT_AR). If the counter value matches the alarm, the ALMS bit in the RTT_SR is set. The RTT_AR is set to its maximum value (0xFFFF_FFF) after a reset.

The ALMS flag is always a source of the RTT alarm signal that may be used to exit the system from low power modes (see Figure 15-1).

The alarm interrupt must be disabled (ALMIEN must be cleared in RTT_MR) when writing a new ALMV value in the RTT_AR.

The RTTINC bit can be used to start a periodic interrupt, the period being one second when the RTPRES field value = 0x8000 and the slow clock = 32.768 kHz.

The RTTINCIEN bit must be cleared prior to writing a new RTPRES value in the RTT_MR.


Reading the RTT SR automatically clears the RTTINC and ALMS bits.

Writing the RTTRST bit in the RTT_MR immediately reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

When not used, the Real-time Timer can be disabled in order to suppress dynamic power consumption in this module. This can be achieved by setting the RTTDIS bit in the RTT_MR.



Figure 15-2. RTT Counting





15.5 Real-time Timer (RTT) User Interface

Table 15-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Mode Register	RTT_MR	Read/Write	0x0000_8000
0x04	Alarm Register	RTT_AR	Read/Write	0xFFFF_FFFF
0x08	Value Register	RTT_VR	Read-only	0x0000_0000
0x0C	Status Register	RTT_SR	Read-only	0x0000_0000



15.5.1 Real-time Timer Mode Register

Name: RTT_MR
Address: 0x400E1430
Access: Read/Write

Access:	Read/vvrite						
31	30	29	28	27	26	25	24
_	-	-	_	_	_	-	RTC1HZ
23	22	21	20	19	18	17	16
_	-	-	RTTDIS	_	RTTRST	RTTINCIEN	ALMIEN
15	14	13	12	11	10	9	8
			RTF	PRES			
7	6	5	4	3	2	1	0
			RTF	PRES			

RTPRES: Real-time Timer Prescaler Value

Defines the number of SLCK periods required to increment the Real-time timer. RTPRES is defined as follows:

RTPRES = 0: The prescaler period is equal to 2^{16} * SLCK periods.

RTPRES = 1 or 2: forbidden.

RTPRES ≠ 0,1 or 2: The prescaler period is equal to RTPRES * SLCK periods.

Note: The RTTINCIEN bit must be cleared prior to writing a new RTPRES value.

• ALMIEN: Alarm Interrupt Enable

0: The bit ALMS in RTT_SR has no effect on interrupt.

1: The bit ALMS in RTT_SR asserts interrupt.

• RTTINCIEN: Real-time Timer Increment Interrupt Enable

0: The bit RTTINC in RTT_SR has no effect on interrupt.

1: The bit RTTINC in RTT SR asserts interrupt.

RTTRST: Real-time Timer Restart

0: No effect.

1: Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

• RTTDIS: Real-time Timer Disable

0: The real-time timer is enabled.

1: The real-time timer is disabled (no dynamic power consumption).

• RTC1HZ: Real-Time Clock 1Hz Clock Selection

0: The RTT 32-bit counter is driven by the 16-bit prescaler roll-over events.

1: The RTT 32-bit counter is driven by the 1Hz RTC clock.



15.5.2 Real-time Timer Alarm Register

Name: RTT_AR
Address: 0x400E1434
Access: Read/Write

31	30	29	28	27	26	25	24	
	ALMV							
23	22	21	20	19	18	17	16	
	ALMV							
15	14	13	12	11	10	9	8	
	ALMV							
7	6	5	4	3	2	1	0	
	ALMV							

• ALMV: Alarm Value

When the CRTV value in RTT_VR equals the ALMV field, the ALMS flag is set in RTT_SR. As soon as the ALMS flag rises, the CRTV value equals ALMV+1 (refer to Figure 15-2).

Note: The alarm interrupt must be disabled (ALMIEN must be cleared in RTT_MR) when writing a new ALMV value.

15.5.3 Real-time Timer Value Register

Name: RTT_VR
Address: 0x400E1438
Access: Read-only

	,							
31	30	29	28	27	26	25	24	
	CRTV							
23	22	21	20	19	18	17	16	
	CRTV							
15	14	13	12	11	10	9	8	
	CRTV							
7	6	5	4	3	2	1	0	
	CRTV							

• CRTV: Current Real-time Value

Returns the current value of the Real-time Timer.

Note: As CRTV can be updated asynchronously, it must be read twice at the same value.



15.5.4 Real-time Timer Status Register

Name: RTT_SR
Address: 0x400E143C

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	-	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	-	-	-	-	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	RTTINC	ALMS

• ALMS: Real-time Alarm Status (cleared on read)

0: The Real-time Alarm has not occurred since the last read of RTT_SR.

• RTTINC: Prescaler Roll-over Status (cleared on read)

0: No prescaler roll-over occurred since the last read of the RTT_SR.

1: Prescaler roll-over occurred since the last read of the RTT_SR.

^{1:} The Real-time Alarm occurred since the last read of RTT_SR.

16. Real-time Clock (RTC)

16.1 Description

The Real-time Clock (RTC) peripheral is designed for very low power consumption. For optimal functionality, the RTC requires an accurate external 32.768 kHz clock, which can be provided by a crystal oscillator.

It combines a complete time-of-day clock with alarm and a Gregorian or Persian calendar, complemented by a programmable periodic interrupt. The alarm and calendar registers are accessed by a 32-bit data bus.

The time and calendar values are coded in binary-coded decimal (BCD) format. The time format can be 24-hour mode or 12-hour mode with an AM/PM indicator.

Updating time and calendar fields and configuring the alarm fields are performed by a parallel capture on the 32-bit data bus. An entry control is performed to avoid loading registers with incompatible BCD format data or with an incompatible date according to the current month/year/century.

A clock divider calibration circuitry can be used to compensate for crystal oscillator frequency variations.


16.2 Embedded Characteristics

- Full Asynchronous Design for Ultra Low Power Consumption
- Gregorian and Persian Modes Supported
- Programmable Periodic Interrupt
- Safety/security Features:
 - Valid Time and Date Programmation Check
 - On-The-Fly Time and Date Validity Check
- Counters Calibration Circuitry to Compensate for Crystal Oscillator Variations
- Waveform Generation for Trigger Event
- Register Write Protection



16.3 Block Diagram

Figure 16-1. Real-time Clock Block Diagram



16.4 Product Dependencies

16.4.1 Power Management

The Real-time Clock is continuously clocked at 32.768 kHz. The Power Management Controller has no effect on RTC behavior.

16.4.2 Interrupt

RTC interrupt line is connected on one of the internal sources of the interrupt controller. RTC interrupt requires the interrupt controller to be programmed first.

Table 16-1. Peripheral IDs

Instance	ID		
RTC	2		

16.5 Functional Description

The RTC provides a full binary-coded decimal (BCD) clock that includes century (19/20), year (with leap years), month, date, day, hours, minutes and seconds reported in RTC Time Register (RTC_TIMR) and RTC Calendar Register (RTC CALR).

The valid year range is up to 2099 in Gregorian mode (or 1300 to 1499 in Persian mode).

The RTC can operate in 24-hour mode or in 12-hour mode with an AM/PM indicator.

Corrections for leap years are included (all years divisible by 4 being leap years except 1900). This is correct up to the year 2099.

The RTC can generate events to trigger ADC measurements.

16.5.1 Reference Clock

The reference clock is the Slow Clock (SLCK). It can be driven internally or by an external 32.768 kHz crystal.

During low power modes of the processor, the oscillator runs and power consumption is critical. The crystal selection has to take into account the current consumption for power saving and the frequency drift due to temperature effect on the circuit for time accuracy.



16.5.2 Timing

The RTC is updated in real time at one-second intervals in Normal mode for the counters of seconds, at one-minute intervals for the counter of minutes and so on.

Due to the asynchronous operation of the RTC with respect to the rest of the chip, to be certain that the value read in the RTC registers (century, year, month, date, day, hours, minutes, seconds) are valid and stable, it is necessary to read these registers twice. If the data is the same both times, then it is valid. Therefore, a minimum of two and a maximum of three accesses are required.

16.5.3 Alarm

The RTC has five programmable fields: month, date, hours, minutes and seconds.

Each of these fields can be enabled or disabled to match the alarm condition:

- If all the fields are enabled, an alarm flag is generated (the corresponding flag is asserted and an interrupt generated if enabled) at a given month, date, hour/minute/second.
- If only the "seconds" field is enabled, then an alarm is generated every minute.

Depending on the combination of fields enabled, a large number of possibilities are available to the user ranging from minutes to 365/366 days.

Hour, minute and second matching alarm (SECEN, MINEN, HOUREN) can be enabled independently of SEC, MIN, HOUR fields.

Note: To change one of the SEC, MIN, HOUR, DATE, MONTH fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC_TIMALR or RTC_CALALR. The first access clears the enable corresponding to the field to change (SECEN, MINEN, HOUREN, DATEEN, MTHEN). If the field is already cleared, this access is not required. The second access performs the change of the value (SEC, MIN, HOUR, DATE, MONTH). The third access is required to re-enable the field by writing 1 in SECEN, MINEN, HOUREN, DATEEN, MTHEN fields.

16.5.4 Error Checking when Programming

Verification on user interface data is performed when accessing the century, year, month, date, day, hours, minutes, seconds and alarms. A check is performed on illegal BCD entries such as illegal date of the month with regard to the year and century configured.

If one of the time fields is not correct, the data is not loaded into the register/counter and a flag is set in the validity register. The user can not reset this flag. It is reset as soon as an acceptable value is programmed. This avoids any further side effects in the hardware. The same procedure is followed for the alarm.

The following checks are performed:

- 1. Century (check if it is in range 19–20 or 13–14 in Persian mode)
- 2. Year (BCD entry check)
- 3. Date (check range 01-31)
- 4. Month (check if it is in BCD range 01–12, check validity regarding "date")
- 5. Day (check range 1–7)
- 6. Hour (BCD checks: in 24-hour mode, check range 00–23 and check that AM/PM flag is not set if RTC is set in 24-hour mode; in 12-hour mode check range 01–12)
- 7. Minute (check BCD and range 00-59)
- 8. Second (check BCD and range 00-59)

Note: If the 12-hour mode is selected by means of the RTC Mode Register (RTC_MR), a 12-hour value can be programmed and the returned value on RTC_TIMR will be the corresponding 24-hour value. The entry control checks the value of the AM/PM indicator (bit 22 of RTC_TIMR) to determine the range to be checked.



16.5.5 RTC Internal Free Running Counter Error Checking

To improve the reliability and security of the RTC, a permanent check is performed on the internal free running counters to report non-BCD or invalid date/time values.

An error is reported by TDERR bit in the status register (RTC_SR) if an incorrect value has been detected. The flag can be cleared by setting the TDERRCLR bit in the Status Clear Command Register (RTC_SCCR).

Anyway the TDERR error flag will be set again if the source of the error has not been cleared before clearing the TDERR flag. The clearing of the source of such error can be done by reprogramming a correct value on RTC_CALR and/or RTC_TIMR.

The RTC internal free running counters may automatically clear the source of TDERR due to their roll-over (i.e., every 10 seconds for SECONDS[3:0] field in RTC_TIMR). In this case the TDERR is held high until a clear command is asserted by TDERRCLR bit in RTC_SCCR.

16.5.6 Updating Time/Calendar

To update any of the time/calendar fields, the user must first stop the RTC by setting the corresponding field in the Control Register (RTC_CR). Bit UPDTIM must be set to update time fields (hour, minute, second) and bit UPDCAL must be set to update calendar fields (century, year, month, date, day).


The ACKUPD bit is automatically set within a second after setting the UPDTIM and/or UPDCAL bit (meaning one second is the maximum duration of the polling or wait for interrupt period). Once ACKUPD is set, it is mandatory to clear this flag by writing the corresponding bit in the RTC_SCCR, after which the user can write to the Time Register, the Calendar Register, or both.

Once the update is finished, the user must clear UPDTIM and/or UPDCAL in the RTC_CR.

When entering the programming mode of the calendar fields, the time fields remain enabled. When entering the programming mode of the time fields, both time and calendar fields are stopped. This is due to the location of the calendar logic circuity (downstream for low-power considerations). It is highly recommended to prepare all the fields to be updated before entering programming mode. In successive update operations, the user must wait at least one second after resetting the UPDTIM/UPDCAL bit in the RTC_CR before setting these bits again. This is done by waiting for the SEC flag in the RTC_SR before setting UPDTIM/UPDCAL bit. After clearing UPDTIM/UPDCAL, the SEC flag must also be cleared.



Figure 16-2. Update Sequence





16.5.7 RTC Accurate Clock Calibration

The crystal oscillator that drives the RTC may not be as accurate as expected mainly due to temperature variation. The RTC is equipped with circuitry able to correct slow clock crystal drift.

To compensate for possible temperature variations over time, this accurate clock calibration circuitry can be programmed on-the-fly and also programmed during application manufacturing, in order to correct the crystal frequency accuracy at room temperature (20–25°C). The typical clock drift range at room temperature is ±20 ppm.

In the device operating temperature range, the 32.768 kHz crystal oscillator clock inaccuracy can be up to -200 ppm.

The RTC clock calibration circuitry allows positive or negative correction in a range of 1.5 ppm to 1950 ppm.

The calibration circuitry is fully digital. Thus, the configured correction is independent of temperature, voltage, process, etc., and no additional measurement is required to check that the correction is effective.

If the correction value configured in the calibration circuitry results from an accurate crystal frequency measure, the remaining accuracy is bounded by the values listed below:

- Below 1 ppm, for an initial crystal drift between 1.5 ppm up to 20 ppm, and from 30 ppm to 90 ppm
- Below 2 ppm, for an initial crystal drift between 20 ppm up to 30 ppm, and from 90 ppm to 130 ppm
- Below 5 ppm, for an initial crystal drift between 130 ppm up to 200 ppm

The calibration circuitry does not modify the 32.768 kHz crystal oscillator clock frequency but it acts by slightly modifying the 1 Hz clock period from time to time. The correction event occurs every 1 + [(20 - (19 x HIGHPPM)) x CORRECTION] seconds. When the period is modified, depending on the sign of the correction, the 1 Hz clock period increases or reduces by around 4 ms. Depending on the CORRECTION, NEGPPM and HIGHPPM values configured in RTC_MR, the period interval between two correction events differs.

Figure 16-3. Calibration Circuitry






Figure 16-4. Calibration Circuitry Waveforms





The inaccuracy of a crystal oscillator at typical room temperature (±20 ppm at 20–25 °C) can be compensated if a reference clock/signal is used to measure such inaccuracy. This kind of calibration operation can be set up during the final product manufacturing by means of measurement equipment embedding such a reference clock. The correction of value must be programmed into the (RTC_MR), and this value is kept as long as the circuitry is powered (backup area). Removing the backup power supply cancels this calibration. This room temperature calibration can be further processed by means of the networking capability of the target application.

In any event, this adjustment does not take into account the temperature variation.



The frequency drift (up to -200 ppm) due to temperature variation can be compensated using a reference time if the application can access such a reference. If a reference time cannot be used, a temperature sensor can be placed close to the crystal oscillator in order to get the operating temperature of the crystal oscillator. Once obtained, the temperature may be converted using a lookup table (describing the accuracy/temperature curve of the crystal oscillator used) and RTC_MR configured accordingly. The calibration can be performed on-the-fly. This adjustment method is not based on a measurement of the crystal frequency/drift and therefore can be improved by means of the networking capability of the target application.

If no crystal frequency adjustment has been done during manufacturing, it is still possible to do it. In the case where a reference time of the day can be obtained through LAN/WAN network, it is possible to calculate the drift of the application crystal oscillator by comparing the values read on RTC Time Register (RTC_TIMR) and programming the HIGHPPM and CORRECTION fields on RTC_MR according to the difference measured between the reference time and those of RTC_TIMR.

16.5.8 Waveform Generation

Waveforms can be generated by the RTC in order to take advantage of the RTC inherent prescalers while the RTC is the only powered circuitry (Low-power mode of operation, Backup mode) or in any active mode. Going into Backup or Low-power operating modes does not affect the waveform generation outputs.

The RTC waveforms are internally routed to ADC trigger events and those events have a source driver selected among five possibilities. Two different triggers can be generated at a time, the first one is configurable through field OUT0 in RTC_MR while the second trigger is configurable through field OUT1 in RTC_MR. OUT0 field manages the trigger for channel AD[7:0] while OUT1 manages the channel AD[7] only for specific modes. See the ADC section for selection of the measurement triggers and associated mode of operations.


The first selection choice sticks the associated output at 0 (This is the reset value and it can be used at any time to disable the waveform generation).

Selection choices 1 to 4 respectively select 1 Hz, 32 Hz, 64 Hz and 512 Hz.

Selection choice 6 provides a copy of the alarm flag, so the associated output is set high (logical 1) when an alarm occurs and immediately cleared when software clears the alarm interrupt source.



Figure 16-5. Waveform Generation for ADC Trigger Event





16.6 Real-time Clock (RTC) User Interface

Table 16-2. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	RTC_CR	Read/Write	0x00000000
0x04	Mode Register	RTC_MR	Read/Write	0x00000000
0x08	Time Register	RTC_TIMR	Read/Write	0x00000000
0x0C	Calendar Register	RTC_CALR	Read/Write	0x01A11020
0x10	Time Alarm Register	RTC_TIMALR	Read/Write	0x00000000
0x14	Calendar Alarm Register	RTC_CALALR	Read/Write	0x01010000
0x18	Status Register	RTC_SR	Read-only	0x00000000
0x1C	Status Clear Command Register	RTC_SCCR	Write-only	_
0x20	Interrupt Enable Register	RTC_IER	Write-only	_
0x24	Interrupt Disable Register	RTC_IDR	Write-only	_
0x28	Interrupt Mask Register	RTC_IMR	Read-only	0x00000000
0x2C	Valid Entry Register	RTC_VER	Read-only	0x00000000
0x30-0xC8	Reserved	_	_	_
0xCC	Reserved	_	_	_
0xD0	Reserved	-	_	_
0xD4-0xF8	Reserved	-	_	_
0xFC	Reserved	_	_	_

Note: If an offset is not listed in the table it must be considered as reserved.

16.6.1 RTC Control Register

Name: RTC_CR
Address: 0x400E1460
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_		CALE	VSEL
15	14	13	12	11	10	9	8
_	_	ı	_	_	ı	TIME	VSEL
7	6	5	4	3	2	1	0
_	_	_	_	_	_	UPDCAL	UPDTIM

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

• UPDTIM: Update Request Time Register

0: No effect or, if UPDTIM has been previously written to 1, stops the update procedure.

1: Stops the RTC time counting.

Time counting consists of second, minute and hour counters. Time counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC_SR.

• UPDCAL: Update Request Calendar Register

0: No effect or, if UPDCAL has been previously written to 1, stops the update procedure.

1: Stops the RTC calendar counting.

Calendar counting consists of day, date, month, year and century counters. Calendar counters can be programmed once this bit is set and acknowledged by the bit ACKUPD of the RTC_SR.

• TIMEVSEL: Time Event Selection

The event that generates the flag TIMEV in RTC_SR depends on the value of TIMEVSEL.

Value	Name	Description
0	MINUTE	Minute change
1	HOUR	Hour change
2	MIDNIGHT	Every day at midnight
3	NOON	Every day at noon



• CALEVSEL: Calendar Event Selection

The event that generates the flag CALEV in RTC_SR depends on the value of CALEVSEL

Value	Name	Description
0	WEEK	Week change (every Monday at time 00:00:00)
1	MONTH	Month change (every 01 of each month at time 00:00:00)
2	YEAR	Year change (every January 1 at time 00:00:00)



16.6.2 RTC Mode Register

Name: RTC_MR
Address: 0x400E1464
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_		OUT1				OUT0	
15	14	13	12	11	10	9	8
HIGHPPM				CORRECTION			
7	6	5	4	3	2	1	0
_	_	_	NEGPPM	_	_	PERSIAN	HRMOD

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

• HRMOD: 12-/24-hour Mode

0: 24-hour mode is selected.

1: 12-hour mode is selected.

PERSIAN: PERSIAN Calendar

0: Gregorian calendar.

1: Persian calendar.

• NEGPPM: NEGative PPM Correction

0: Positive correction (the divider will be slightly higher than 32768).

1: Negative correction (the divider will be slightly lower than 32768).

Refer to CORRECTION and HIGHPPM field descriptions.

Note: NEGPPM must be cleared to correct a crystal slower than 32.768 kHz.

• CORRECTION: Slow Clock Correction

0: No correction

1–127: The slow clock will be corrected according to the formula given in HIGHPPM description.

• HIGHPPM: HIGH PPM Correction

0: Lower range ppm correction with accurate correction.

1: Higher range ppm correction with accurate correction.

If the absolute value of the correction to be applied is lower than 30 ppm, it is recommended to clear HIGHPPM. HIGHPPM set to 1 is recommended for 30 ppm correction and above.

Formula:

If HIGHPPM = 0, then the clock frequency correction range is from 1.5 ppm up to 98 ppm. The RTC accuracy is less than 1 ppm for a range correction from 1.5 ppm up to 30 ppm.

The correction field must be programmed according to the required correction in ppm; the formula is as follows:



$$CORRECTION = \frac{3906}{20 \times ppm} - 1$$

The value obtained must be rounded to the nearest integer prior to being programmed into CORRECTION field.

If HIGHPPM = 1, then the clock frequency correction range is from 30.5 ppm up to 1950 ppm. The RTC accuracy is less than 1 ppm for a range correction from 30.5 ppm up to 90 ppm.

The correction field must be programmed according to the required correction in ppm; the formula is as follows:

$$CORRECTION = \frac{3906}{ppm} - 1$$

The value obtained must be rounded to the nearest integer prior to be programmed into CORRECTION field. If NEGPPM is set to 1, the ppm correction is negative (used to correct crystals that are faster than the nominal 32.768 kHz).

• OUT0: All ADC Channel Trigger Event Source Selection

00.00.	Je 1017 iii 712 e chainie i nigger a tein e care e colociion						
Value	Name	Description					
0	NO_WAVE	No waveform, stuck at '0'					
1	FREQ1HZ	1 Hz square wave					
2	FREQ32HZ	32 Hz square wave					
3	FREQ64HZ	64 Hz square wave					
4	FREQ512HZ	512 Hz square wave					
6	ALARM_FLAG	Output is a copy of the alarm flag					

• OUT1: ADC Last Channel Trigger Event Source Selection

Value	Name	Description
0	NO_WAVE	No waveform, stuck at '0'
1	FREQ1HZ	1 Hz square wave
2	FREQ32HZ	32 Hz square wave
3	FREQ64HZ	64 Hz square wave
4	FREQ512HZ	512 Hz square wave
6	ALARM_FLAG	Output is a copy of the alarm flag

16.6.3 RTC Time Register

Name: RTC_TIMR
Address: 0x400E1468
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_		1	-	_
23	22	21	20	19	18	17	16
_	AMPM			НО	UR		
15	14	13	12	11	10	9	8
_				MIN			
7	6	5	4	3	2	1	0
_				SEC			

• SEC: Current Second

The range that can be set is 0-59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

• MIN: Current Minute

The range that can be set is 0-59 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

• HOUR: Current Hour

The range that can be set is 1–12 (BCD) in 12-hour mode or 0–23 (BCD) in 24-hour mode.

• AMPM: Ante Meridiem Post Meridiem Indicator

This bit is the AM/PM indicator in 12-hour mode.

0: AM.

1: PM.



16.6.4 RTC Calendar Register

Name: RTC_CALR
Address: 0x400E146C
Access: Read/Write

31	30	29	28	27	26	25	24	
_	_			DA	TE			
23	22	21	20	19	18	17	16	
	DAY				MONTH			
15	14	13	12	11	10	9	8	
			YE	AR				
7	6	5	4	3	2	1	0	
_	CENT							

• CENT: Current Century

The range that can be set is 19–20 (Gregorian) or 13–14 (Persian) (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

• YEAR: Current Year

The range that can be set is 00-99 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

• MONTH: Current Month

The range that can be set is 01-12 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.

DAY: Current Day in Current Week

The range that can be set is 1–7 (BCD).

The coding of the number (which number represents which day) is user-defined as it has no effect on the date counter.

• DATE: Current Day in Current Month

The range that can be set is 01-31 (BCD).

The lowest four bits encode the units. The higher bits encode the tens.



16.6.5 RTC Time Alarm Register

Name: RTC_TIMALR
Address: 0x400E1470
Access: Read/Write

31	30	29	28	27	26	25	24		
_	-	_	-	_	1	-	_		
23	22	21	20	19	18	17	16		
HOUREN	AMPM	HOUR							
15	14	13	12	11	10	9	8		
MINEN				MIN					
7	6	5	4	3	2	1	0		
SECEN				SEC					

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

Note: To change one of the SEC, MIN, HOUR fields, it is recommended to disable the field before changing the value and then reenable it after the change has been made. This requires up to three accesses to the RTC_TIMALR. The first access clears the enable corresponding to the field to change (SECEN, MINEN, HOUREN). If the field is already cleared, this access is not required. The second access performs the change of the value (SEC, MIN, HOUR). The third access is required to re-enable the field by writing 1 in SECEN, MINEN, HOUREN fields.

• SEC: Second Alarm

This field is the alarm field corresponding to the BCD-coded second counter.

SECEN: Second Alarm Enable

0: The second-matching alarm is disabled.

1: The second-matching alarm is enabled.

MIN: Minute Alarm

This field is the alarm field corresponding to the BCD-coded minute counter.

• MINEN: Minute Alarm Enable

0: The minute-matching alarm is disabled.

1: The minute-matching alarm is enabled.

HOUR: Hour Alarm

This field is the alarm field corresponding to the BCD-coded hour counter.

AMPM: AM/PM Indicator

This field is the alarm field corresponding to the BCD-coded hour counter.

HOUREN: Hour Alarm Enable

0: The hour-matching alarm is disabled.

1: The hour-matching alarm is enabled.



16.6.6 RTC Calendar Alarm Register

Name: RTC_CALALR
Address: 0x400E1474
Access: Read/Write

31	30	29	28	27	26	25	24
DATEEN	_			DA	ΤE		
23	22	21	20	19	18	17	16
MTHEN	_	ı			MONTH		
15	14	13	12	11	10	9	8
_	_	ı	ı	_	-	ı	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

This register can only be written if the WPEN bit is cleared in the System Controller Write Protection Mode Register (SYSC_WPMR).

Note: To change one of the DATE, MONTH fields, it is recommended to disable the field before changing the value and then re-enable it after the change has been made. This requires up to three accesses to the RTC_CALALR. The first access clears the enable corresponding to the field to change (DATEEN, MTHEN). If the field is already cleared, this access is not required. The second access performs the change of the value (DATE, MONTH). The third access is required to re-enable the field by writing 1 in DATEEN, MTHEN fields.

MONTH: Month Alarm

This field is the alarm field corresponding to the BCD-coded month counter.

• MTHEN: Month Alarm Enable

0: The month-matching alarm is disabled.

1: The month-matching alarm is enabled.

DATE: Date Alarm

This field is the alarm field corresponding to the BCD-coded date counter.

• DATEEN: Date Alarm Enable

0: The date-matching alarm is disabled.

1: The date-matching alarm is enabled.

16.6.7 RTC Status Register

Name: RTC_SR

Address: 0x400E1478

Access: Read-only

31	30	29	28	27	26	25	24
_	1	1	-	-	-	_	_
23	22	21	20	19	18	17	16
_	-	ı	ı	ı	ı	_	_
15	14	13	12	11	10	9	8
_	ı	ı	ı	ı	ı	_	_
7	6	5	4	3	2	1	0
_	-	TDERR	CALEV	TIMEV	SEC	ALARM	ACKUPD

• ACKUPD: Acknowledge for Update

Value	Name	Description			
0	FREERUN	Time and calendar registers cannot be updated.			
1	UPDATE	Time and calendar registers can be updated.			

ALARM: Alarm Flag

Value	Name	Description
0	NO_ALARMEVENT	No alarm matching condition occurred.
1	ALARMEVENT	An alarm matching condition has occurred.

• SEC: Second Event

Value	Name	Description
0	NO_SECEVENT	No second event has occurred since the last clear.
1	SECEVENT	At least one second event has occurred since the last clear.

• TIMEV: Time Event

Value	Name Description				
0	NO_TIMEVENT	No time event has occurred since the last clear.			
1	TIMEVENT	At least one time event has occurred since the last clear.			

Note: The time event is selected in the TIMEVSEL field in the Control Register (RTC_CR) and can be any one of the following events: minute change, hour change, noon, midnight (day change).

• CALEV: Calendar Event

Ī	Value	Name	Description
	0	NO_CALEVENT	No calendar event has occurred since the last clear.
	1	CALEVENT	At least one calendar event has occurred since the last clear.

Note: The calendar event is selected in the CALEVSEL field in the Control Register (RTC_CR) and can be any one of the following events: week change, month change and year change.



• TDERR: Time and/or Date Free Running Error

Value	Name	Description
0	CORRECT	The internal free running counters are carrying valid values since the last read of the Status Register (RTC_SR).
1	ERR_TIMEDATE	The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid.



16.6.8 RTC Status Clear Command Register

Name: RTC_SCCR
Address: 0x400E147C
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	ı		1	ı	_
23	22	21	20	19	18	17	16
_	_	_	ı		ı	ı	_
15	14	13	12	11	10	9	8
_	_	_	ı	ı	ı	ı	_
7	6	5	4	3	2	1	0
_	_	TDERRCLR	CALCLR	TIMCLR	SECCLR	ALRCLR	ACKCLR

• ACKCLR: Acknowledge Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• ALRCLR: Alarm Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• SECCLR: Second Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• TIMCLR: Time Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• CALCLR: Calendar Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).

• TDERRCLR: Time and/or Date Free Running Error Clear

0: No effect.

1: Clears corresponding status flag in the Status Register (RTC_SR).



16.6.9 RTC Interrupt Enable Register

Name: RTC_IER
Address: 0x400E1480
Access: Write-only

31	30	29	28	27	26	25	24
_	-		-	_		-	_
23	22	21	20	19	18	17	16
_	-		ı	_		-	_
15	14	13	12	11	10	9	8
_	ı	-	ı	_	ı	ı	_
7	6	5	4	3	2	1	0
_	ı	TDERREN	CALEN	TIMEN	SECEN	ALREN	ACKEN

• ACKEN: Acknowledge Update Interrupt Enable

0: No effect.

1: The acknowledge for update interrupt is enabled.

• ALREN: Alarm Interrupt Enable

0: No effect.

1: The alarm interrupt is enabled.

• SECEN: Second Event Interrupt Enable

0: No effect.

1: The second periodic interrupt is enabled.

TIMEN: Time Event Interrupt Enable

0: No effect.

1: The selected time event interrupt is enabled.

• CALEN: Calendar Event Interrupt Enable

0: No effect.

1: The selected calendar event interrupt is enabled.

• TDERREN: Time and/or Date Error Interrupt Enable

0: No effect.

1: The time and date error interrupt is enabled.

16.6.10 RTC Interrupt Disable Register

Name: RTC_IDR
Address: 0x400E1484
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	1	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	ı	_	_	ı	_
7	6	5	4	3	2	1	0
_	_	TDERRDIS	CALDIS	TIMDIS	SECDIS	ALRDIS	ACKDIS

ACKDIS: Acknowledge Update Interrupt Disable

0: No effect.

1: The acknowledge for update interrupt is disabled.

• ALRDIS: Alarm Interrupt Disable

0: No effect.

1: The alarm interrupt is disabled.

• SECDIS: Second Event Interrupt Disable

0: No effect.

1: The second periodic interrupt is disabled.

• TIMDIS: Time Event Interrupt Disable

0: No effect.

1: The selected time event interrupt is disabled.

• CALDIS: Calendar Event Interrupt Disable

0: No effect.

1: The selected calendar event interrupt is disabled.

• TDERRDIS: Time and/or Date Error Interrupt Disable

0: No effect.

1: The time and date error interrupt is disabled.



16.6.11 RTC Interrupt Mask Register

Name: RTC_IMR
Address: 0x400E1488
Access: Read-only

31	30	29	28	27	26	25	24
_	1	1	-		1	ı	_
23	22	21	20	19	18	17	16
_		-	-		-	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	TDERR	CAL	TIM	SEC	ALR	ACK

ACK: Acknowledge Update Interrupt Mask

0: The acknowledge for update interrupt is disabled.

1: The acknowledge for update interrupt is enabled.

• ALR: Alarm Interrupt Mask

0: The alarm interrupt is disabled.

1: The alarm interrupt is enabled.

• SEC: Second Event Interrupt Mask

0: The second periodic interrupt is disabled.

1: The second periodic interrupt is enabled.

• TIM: Time Event Interrupt Mask

0: The selected time event interrupt is disabled.

1: The selected time event interrupt is enabled.

CAL: Calendar Event Interrupt Mask

0: The selected calendar event interrupt is disabled.

1: The selected calendar event interrupt is enabled.

TDERR: Time and/or Date Error Mask

0: The time and/or date error event is disabled.

1: The time and/or date error event is enabled.

16.6.12 RTC Valid Entry Register

Name: RTC_VER
Address: 0x400E148C

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_		ı	_		-	ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	-	_	NVCALALR	NVTIMALR	NVCAL	NVTIM

NVTIM: Non-valid Time

0: No invalid data has been detected in RTC_TIMR (Time Register).

1: RTC_TIMR has contained invalid data since it was last programmed.

• NVCAL: Non-valid Calendar

0: No invalid data has been detected in RTC_CALR (Calendar Register).

1: RTC_CALR has contained invalid data since it was last programmed.

• NVTIMALR: Non-valid Time Alarm

0: No invalid data has been detected in RTC_TIMALR (Time Alarm Register).

1: RTC_TIMALR has contained invalid data since it was last programmed.

• NVCALALR: Non-valid Calendar Alarm

0: No invalid data has been detected in RTC_CALALR (Calendar Alarm Register).

1: RTC_CALALR has contained invalid data since it was last programmed.



17. Watchdog Timer (WDT)

17.1 Description

The Watchdog Timer (WDT) is used to prevent system lock-up if the software becomes trapped in a deadlock. It features a 12-bit down counter that allows a watchdog period of up to 16 seconds (slow clock around 32 kHz). It can generate a general reset or a processor reset only. In addition, it can be stopped while the processor is in Debug mode or Idle mode.


17.2 Embedded Characteristics

- 12-bit Key-protected Programmable Counter
- Watchdog Clock is Independent from Processor Clock
- Provides Reset or Interrupt Signals to the System
- Counter May Be Stopped while the Processor is in Debug State or in Idle Mode



17.3 Block Diagram

Figure 17-1. Watchdog Timer Block Diagram





17.4 Functional Description

The Watchdog Timer is used to prevent system lock-up if the software becomes trapped in a deadlock. It is supplied with VDDCORE. It restarts with initial values on processor reset.

The watchdog is built around a 12-bit down counter, which is loaded with the value defined in the field WDV of the Mode Register (WDT_MR). The Watchdog Timer uses the slow clock divided by 128 to establish the maximum watchdog period to be 16 seconds (with a typical slow clock of 32.768 kHz).

After a processor reset, the value of WDV is 0xFFF, corresponding to the maximum value of the counter with the external reset generation enabled (field WDRSTEN at 1 after a backup reset). This means that a default watchdog is running at reset, i.e., at power-up. The user can either disable the WDT by setting bit WDT_MR.WDDIS or reprogram the WDT to meet the maximum watchdog period the application requires.

When the WDDIS bit is set, the fields WDV and WDD must not be modified.

If the watchdog is restarted by writing into the Control Register (WDT_CR), WDT_MR must not be programmed during a period of time of three slow clock periods following the WDT_CR write access. In any case, programming a new value in WDT_MR automatically initiates a restart instruction.

WDT_MR can be written only once. Only a processor reset resets it. Writing WDT_MR reloads the timer with the newly programmed mode parameters.

In normal operation, the user reloads the watchdog at regular intervals before the timer underflow occurs, by setting bit WDT_CR.WDRSTT. The watchdog counter is then immediately reloaded from WDT_MR and restarted, and the slow clock 128 divider is reset and restarted. WDT_CR is write-protected. As a result, writing WDT_CR without the correct hard-coded key has no effect. If an underflow does occur, the "wdt_fault" signal to the Reset Controller is asserted if bit WDT_MR.WDRSTEN is set. Moreover, the bit WDUNF is set in the Status Register (WDT_SR).

To prevent a software deadlock that continuously triggers the watchdog, the reload of the watchdog must occur while the watchdog counter is within a window between 0 and WDD. WDD is defined in WDT_MR.

Any attempt to restart the watchdog while the watchdog counter is between WDV and WDD results in a watchdog error, even if the watchdog is disabled. The bit WDT_SR.WDERR is updated and the "wdt_fault" signal to the Reset Controller is asserted.

Note that this feature can be disabled by programming a WDD value greater than or equal to the WDV value. In such a configuration, restarting the Watchdog Timer is permitted in the whole range [0; WDV] and does not generate an error. This is the default configuration on reset (the WDD and WDV values are equal).

The status bits WDUNF (Watchdog Underflow) and WDERR (Watchdog Error) trigger an interrupt, provided the bit WDT_MR.WDFIEN is set. The signal "wdt_fault" to the Reset Controller causes a watchdog reset if the WDRSTEN bit is set as already explained in the Reset Controller documentation. In this case, the processor and the Watchdog Timer are reset, and the WDERR and WDUNF flags are reset.


If a reset is generated or if WDT_SR is read, the status bits are reset, the interrupt is cleared, and the "wdt_fault" signal to the reset controller is deasserted.

Writing WDT MR reloads and restarts the down counter.

While the processor is in debug state or in idle mode, the counter may be stopped depending on the value programmed for the bits WDIDLEHLT and WDDBGHLT in WDT_MR.



Figure 17-2. Watchdog Behavior





17.5 Watchdog Timer (WDT) User Interface

Table 17-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	WDT_CR	Write-only	_
0x04	Mode Register	WDT_MR	Read/Write Once	0x3FFF_2FFF
0x08	Status Register	WDT_SR	Read-only	0x0000_0000

17.5.1 Watchdog Timer Control Register

Name: WDT_CR
Address: 0x400E1450
Access: Write-only

ACCESS.	vviite-only						
31	30	29	28	27	26	25	24
	KEY						
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	-	ı	_
7	6	5	4	3	2	1	0
_	_	_	_	-	_	_	WDRSTT

Note: The WDT_CR register values must not be modified within three slow clock periods following a restart of the watchdog performed by a write access in WDT_CR. Any modification will cause the watchdog to trigger an end of period earlier than expected.

• WDRSTT: Watchdog Restart

0: No effect.

1: Restarts the watchdog if KEY is written to 0xA5.

KEY: Password

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.



17.5.2 Watchdog Timer Mode Register

Name: WDT_MR
Address: 0x400E1454
Access: Read/Write Once

31	30	29	28	27	26	25	24
_	_	WDIDLEHLT	WDDBGHLT		WE	D	
23	22	21	20	19	18	17	16
	WDD						
15	14	13	12	11	10	9	8
WDDIS	WDRPROC	WDRSTEN	WDFIEN		WE)V	
7	6	5	4	3	2	1	0
	WDV						

Note: The first write access prevents any further modification of the value of this register. Read accesses remain possible.

Note: The WDT_MR register values must not be modified within three slow clock periods following a restart of the watchdog performed by a write access in WDT_CR. Any modification will cause the watchdog to trigger an end of period earlier than expected.

WDV: Watchdog Counter Value

Defines the value loaded in the 12-bit watchdog counter.

WDFIEN: Watchdog Fault Interrupt Enable

0: A watchdog fault (underflow or error) has no effect on interrupt.

1: A watchdog fault (underflow or error) asserts interrupt.

• WDRSTEN: Watchdog Reset Enable

0: A watchdog fault (underflow or error) has no effect on the resets.

1: A watchdog fault (underflow or error) triggers a watchdog reset.

WDRPROC: Watchdog Reset Processor

0: If WDRSTEN is 1, a watchdog fault (underflow or error) activates all resets.

1: If WDRSTEN is 1, a watchdog fault (underflow or error) activates the processor reset.

WDDIS: Watchdog Disable

0: Enables the Watchdog Timer.

1: Disables the Watchdog Timer.

Note: When the WDDIS bit is set, the fields WDV and WDD must not be modified.

WDD: Watchdog Delta Value

Defines the permitted range for reloading the Watchdog Timer.

If the Watchdog Timer value is less than or equal to WDD, setting bit WDT_CR.WDRSTT restarts the timer.

If the Watchdog Timer value is greater than WDD, setting bit WDT_CR.WDRSTT causes a watchdog error.



• WDDBGHLT: Watchdog Debug Halt

- 0: The watchdog runs when the processor is in debug state.
- 1: The watchdog stops when the processor is in debug state.

• WDIDLEHLT: Watchdog Idle Halt

- 0: The watchdog runs when the system is in idle state.
- 1: The watchdog stops when the system is in idle state.



17.5.3 Watchdog Timer Status Register

Name: WDT_SR Address: 0x400E1458 **Access** Read-only

_

WDERR

• WDUNF: Watchdog Underflow (cleared on read)

0: No watchdog underflow occurred since the last read of WDT_SR.

1: At least one watchdog underflow occurred since the last read of WDT_SR.

• WDERR: Watchdog Error (cleared on read)

0: No watchdog error occurred since the last read of WDT_SR.

1: At least one watchdog error occurred since the last read of WDT_SR.

WDUNF

18. Supply Controller (SUPC) Description

The Supply Controller (SUPC) controls the supply voltages of the system. The SUPC also generates the slow clock by selecting either the low-power RC oscillator or the low-power crystal oscillator.


18.1 Embedded Characteristics

- Supply Monitor Detection on VDDIO or a POR (Power-On Reset) on VDDCORE Can Trigger a Core Reset
- Generates the Slow Clock SLCK, by Selecting Either the 32 kHz Low-power RC Oscillator or the 32 kHz Low-power Crystal Oscillator



18.2 Block Diagram

Figure 18-1. Supply Controller Block Diagram



Note 1: FSTT0 - FSTT15 are possible Fast Startup sources, generated by WKUP0 - WKUP15 pins, but are not physical pins.



18.3 Supply Controller Functional Description

18.3.1 Supply Controller Overview

The device can be divided into two power supply areas:

- VDDIO power supply: includes the Supply Controller, part of the Reset Controller, the slow clock switch, the General-purpose Backup Registers, the Supply Monitor and the clock which includes the Real-time Timer and the Real-time Clock
- Core power supply: includes part of the Reset Controller, the POR core, the processor, the SRAM memory, the Flash memory and the peripherals

The SUPC intervenes when the VDDIO power supply rises (when the system is starting).

The SUPC also integrates the slow clock generator which is based on a 32 kHz crystal oscillator and an embedded 32 kHz RC oscillator. The slow clock defaults to the RC oscillator, but the software can enable the crystal oscillator and select it as the slow clock source.

The SUPC and the VDDIO power supply have a reset circuitry based on a zero-power power-on reset cell. The zero-power power-on reset allows the SUPC to start properly as soon as the VDDIO voltage becomes valid.

At start-up of the system, once the backup voltage VDDIO is valid and the embedded 32 kHz RC oscillator is stabilized, the SUPC starts up the core by sequentially enabling the internal voltage regulator, waiting for the core voltage VDDCORE to be valid, then releasing the reset signal of the core "vddcore_nreset" signal.

Once the system has started, the user can program a supply monitor and/or a brownout detector. If the supply monitor detects a voltage on VDDIO that is too low, the SUPC can assert the reset signal of the core "vddcore_nreset" signal until VDDIO is valid. Likewise, if the POR core detects a core voltage VDDCORE that is too low, the SUPC can assert the reset signal "vddcore nreset" until VDDCORE is valid.

18.3.2 Slow Clock Generator

The SUPC embeds a slow clock generator that is supplied with the VDDIO power supply. As soon as the VDDIO is supplied, both the crystal oscillator and the embedded RC oscillator are powered up, but only the embedded RC oscillator is enabled. This allows the slow clock to be valid in a short time (about 100 μ s).

The user can select the crystal oscillator to be the source of the slow clock, as it provides a more accurate frequency. The command is made by writing the SUPC Control Register (SUPC_CR) with the XTALSEL bit at 1. This results in a sequence which first configures the PIO lines multiplexed with XIN32 and XOUT32 to be driven by the oscillator, then enables the crystal oscillator, then counts a number of slow RC oscillator clock periods to cover the start-up time of the crystal oscillator (refer to the section "Electrical Characteristics" for details of 32 kHz crystal oscillator start-up time), then switches the slow clock on the output of the crystal oscillator and then disables the RC oscillator to save power. The switching time may vary according to the slow RC oscillator clock frequency range. The switch of the slow clock source is glitch free. The OSCSEL bit of the SUPC Status Register (SUPC_SR) allows knowing when the switch sequence is done.

Coming back on the RC oscillator is only possible by shutting down the VDDIO power supply.

If the user does not need the crystal oscillator, the XIN32 and XOUT32 pins should be left unconnected.

The user can also set the crystal oscillator in Bypass mode instead of connecting a crystal. In this case, the user has to provide the external clock signal on XIN32. The input characteristics of the XIN32 pin are given in the product electrical characteristics section. In order to set the Bypass mode, the OSCBYPASS bit of the SUPC Mode Register (SUPC_MR) needs to be set to 1 prior to writing a 1 in bit XTALSEL.

18.3.3 Supply Monitor

The SUPC embeds a supply monitor which is located in the VDDIO power supply and which monitors VDDIO power supply.



The supply monitor can be used to prevent the processor from falling into an unpredictable state if the main power supply drops below a certain level.

The threshold of the supply monitor is programmable (refer to the "VDDIO Supply Monitor" characteristics in the "Electrical Characteristics" section of the datasheet). This threshold is programmed in the SMTH field of the SUPC Supply Monitor Mode Register (SUPC_SMMR).

The supply monitor can also be enabled during one slow clock period on every one of either 32, 256 or 2048 slow clock periods, depending on the choice of the user. This is configured by programming the SMSMPL field in SUPC SMMR.

By enabling the supply monitor for such reduced times, the typical supply monitor power consumption is divided, respectively, by factors of 2, 16 and 128, if the user does not require continuous monitoring of the VDDIO power supply.


A supply monitor detection can generate a reset of the core power supply. Generating a core reset when a supply monitor detection occurs is enabled by writing the SMRSTEN bit to 1 in SUPC SMMR.

The SUPC provides two status bits in the SUPC_SR for the supply monitor:

- The SMOS bit provides real-time information, which is updated at each measurement cycle, or at each slow clock cycle if the measurement is continuous.
- The SMS bit provides saved information and shows a supply monitor detection has occurred since the last read of SUPC_SR.

The SMS bit can generate an interrupt if the SMIEN bit is set to 1 in SUPC_SMMR.

Supply Monitor Status Bit and Associated Interrupt



18.3.4 Power Supply Reset

18.3.4.1 Raising the Power Supply


As soon as the voltage VDDIO rises, the RC oscillator is powered up and the zero-power power-on reset cell maintains its output low as long as VDDIO has not reached its target voltage. During this time, the SUPC is entirely reset. When the VDDIO voltage becomes valid and zero-power power-on reset signal is released, a counter is started for 5 slow clock cycles. This is the time it takes for the 32 kHz RC oscillator to stabilize.



Figure 18-2.

After this time, the voltage regulator is enabled. The core power supply rises and the POR core provides the bodcore_in signal as soon as the core voltage VDDCORE is valid. This results in releasing the vddcore_nreset signal to the Reset Controller after the bodcore_in signal has been confirmed as valid for at least one slow clock cycle.

Figure 18-3. Raising the VDDIO Power Supply



Note: After "proc_nreset" rising, the core starts fetching instructions from Flash at 8 MHz.

18.3.5 Core Reset

The SUPC manages the vddcore_nreset signal to the Reset Controller, as described in Section 18.3.4 "Power Supply Reset". The vddcore_nreset signal is normally asserted before shutting down the core power supply and released as soon as the core power supply is correctly regulated.

There are two additional sources which can be programmed to activate vddcore_nreset:

- VDDIO supply monitor detection
- POR core detection

18.3.5.1 Supply Monitor Reset

The supply monitor is capable of generating a reset of the system. This can be enabled by setting the SMRSTEN bit in SUPC_SMMR.



If SMRSTEN is set and if a supply monitor detection occurs, the vddcore_nreset signal is immediately activated for a minimum of one slow clock cycle.

18.3.5.2 POR Core Reset

The POR Core provides the bodcore_in signal to the SUPC which indicates that the voltage regulation is operating as programmed. If this signal is lost for longer than one slow clock period while the voltage regulator is enabled, the SUPC can assert vddcore_nreset. This feature is enabled by writing the bit BODRSTEN (POR Core Reset Enable) to 1 in SUPC MR.

If BODRSTEN is set and the voltage regulation is lost (output voltage of the regulator too low), the vddcore_nreset signal is asserted for a minimum of one slow clock cycle and then released if bodcore_in has been reactivated. The BODRSTS bit is set in SUPC_SR so that the user can know the source of the last reset.

While the POR core output (bodcore_in) is cleared, the vddcore_nreset signal remains active.

18.3.6 Register Write Protection

To prevent any single software error from corrupting SUPC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the System Controller Write Protection Mode Register (SYSC_WPMR).

The following registers can be write-protected:

- RSTC Mode Register
- RTT Mode Register
- RTT Alarm Register
- RTC Control Register
- RTC Mode Register
- RTC Time Alarm Register
- RTC Calendar Alarm Register
- General Purpose Backup Registers
- Supply Controller Control Register
- Supply Controller Supply Monitor Mode Register
- Supply Controller Mode Register

18.3.7 Register Bits in Backup Domain (VDDIO)

The following configuration registers are physically located in the product backup domain:

- RSTC Mode Register
- RTT Mode Register
- RTT Alarm Register
- RTC Control Register
- RTC Mode Register
- RTC Time Alarm Register
- RTC Calendar Alarm Register
- General Purpose Backup Registers
- Supply Controller Control Register
- Supply Controller Supply Monitor Mode Register
- Supply Controller Mode Register
- Supply Controller Status Register



18.4 Supply Controller (SUPC) User Interface

The user interface of the Supply Controller is part of the System Controller User Interface.

18.4.1 System Controller (SYSC) User Interface

Table 18-1. System Controller Registers

Offset	System Controller Peripheral	Name
0x00-0x0c	Reset Controller	RSTC
0x10-0x2C	Supply Controller	SUPC
0x30-0x3C	Real-Time Timer	RTT
0x50-0x5C	Watchdog Timer	WDT
0x60-0x8C	Real-Time Clock	RTC
0x90-0xDC	General-Purpose Backup Register	GPBR
0xE0	Reserved	-
0xE4	Write Protection Mode Register	SYSC_WPMR
0xE8-0xF8	Reserved	_

18.4.2 Supply Controller (SUPC) User Interface

Table 18-2. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Supply Controller Control Register	SUPC_CR	Write-only	_
0x04	Supply Controller Supply Monitor Mode Register	SUPC_SMMR	Read/Write	0x0000_0000
0x08	Supply Controller Mode Register	SUPC_MR	Read/Write	0x00E0_5A00
0x0C-0x10	Reserved	_	_	_
0x14	Supply Controller Status Register	SUPC_SR	Read-only	0x0000_0000
0x18-0x2C	Reserved	_	_	_



18.4.3 Supply Controller Control Register

Name: SUPC_CR
Address: 0x400E1410
Access: Write-only

Access:	write-only						
31	30	29	28	27	26	25	24
	KEY						
23	22	21	20	19	18	17	16
_	_	_	-	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	ı	_	-	ı	_
7	6	5	4	3	2	1	0
_	-	_	_	XTALSEL	ZERO	_	_
7 -	6 -	5 -	4 -	•		1 -	0 -

• ZERO: This bit must always be written to 0.

This bit must always be written to 0.

• XTALSEL: Crystal Oscillator Select

0 (NO_EFFECT): No effect.

1 (CRYSTAL_SEL): If KEY is correct, switches the slow clock on the crystal oscillator output.

• KEY: Password

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.
		Always reads as 0.

18.4.4 Supply Controller Supply Monitor Mode Register

Name: SUPC_SMMR
Address: 0x400E1414
Access: Read/Write

Access: R	Read/Write						
31	30	29	28	27	26	25	24
_	-	-	-	-	_	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
-	_	SMIEN	SMRSTEN	_	. •	SMSMPL	
7	6	5	4	3	2	1	0
_	_	_	-	SMTH			

• SMTH: Supply Monitor Threshold

Selects the threshold voltage of the supply monitor. Refer to the section "Electrical Characteristics" for voltage values.

• SMSMPL: Supply Monitor Sampling Period

Value	Name	Description
0	SMD	Supply Monitor disabled
1	CSM	Continuous Supply Monitor
2	32SLCK	Supply Monitor enables one SLCK period every 32 SLCK periods
3	256SLCK	Supply Monitor enables one SLCK period every 256 SLCK periods
4	2048SLCK	Supply Monitor enables one SLCK period every 2,048 SLCK periods

• SMRSTEN: Supply Monitor Reset Enable

0 (NOT_ENABLE): The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs.

1 (ENABLE): The core reset signal vddcore_nreset is asserted when a supply monitor detection occurs.

SMIEN: Supply Monitor Interrupt Enable

0 (NOT_ENABLE): The SUPC interrupt signal is not affected when a supply monitor detection occurs.

1 (ENABLE): The SUPC interrupt signal is asserted when a supply monitor detection occurs.



18.4.5 Supply Controller Mode Register

Name: SUPC_MR
Address: 0x400E1418
Access: Read/Write

31	30	29	28	27	26	25	24
			KE	ΞΥ			
23	22	21	20	19	18	17	16
PSWITCH2	PSWITCH1	_	OSCBYPASS	_	_	_	_
15	14	13	12	11	10	9	8
_	_	BODDIS	BODRSTEN	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

BODRSTEN: POR Core Reset Enable

0 (NOT_ENABLE): The core reset signal vddcore_nreset is not affected when a brownout detection occurs.

1 (ENABLE): The core reset signal vddcore_nreset is asserted when a brownout detection occurs.

. BODDIS: POR Core Disable

0 (ENABLE): The core brownout detector is enabled.

1 (DISABLE): The core brownout detector is disabled.

OSCBYPASS: Oscillator Bypass

0 (NO_EFFECT): No effect. Clock selection depends on XTALSEL value.

1 (BYPASS): The 32 kHz crystal oscillator is bypassed if XTALSEL=1. OSCBYPASS must be set prior to write XTALSEL=1.

PSWITCH1: SRAM1 Power Switch

0 (OFF): The SRAM1 is not powered.

1 (ON): The SRAM1 is powered.

Refer to "Internal SRAM" in the section "Memories".

PSWITCH2: SRAM2 Power Switch

0 (OFF): The SRAM2 is not powered.

1 (ON): The SRAM2 is powered.

Refer to "Internal SRAM" in the section "Memories".

KEY: Password Key

Value	Name	Description
0xA5	PASSWD	Writing any other value in this field aborts the write operation.
UXAS		Always reads as 0.



18.4.6 Supply Controller Status Register

Name: SUPC_SR
Address: 0x400E1424
Access: Read-only

Access.	Reau-only						
31	30	29	28	27	26	25	24
_	-	_	_	-	-	_	-
23	22	21	20	19	18	17	16
_	_	-	-	_	_	1	_
15	14	13	12	11	10	9	8
_	_	1	-	_	_	-	_
7	6	5	4	3	2	1	0
OSCSEL	SMOS	SMS	SMRSTS	BODRSTS	_	_	_

Note: Because of the asynchronism between the slow clock (SLCK) and the system clock (MCK), the status register flag reset is taken into account only two slow clock cycles after the read of the SUPC_SR.

• BODRSTS: Brownout Detector Reset Status (cleared on read)

0 (NO): No core brownout rising edge event has been detected since the last read of SUPC_SR.

1 (PRESENT): At least one brownout output rising edge event has been detected since the last read of SUPC_SR.

When the voltage remains below the defined threshold, there is no rising edge event at the output of the brownout detection cell. The rising edge event occurs only when there is a voltage transition below the threshold.

SMRSTS: Supply Monitor Reset Status (cleared on read)

0 (NO): No supply monitor detection has generated a core reset since the last read of SUPC_SR.

1 (PRESENT): At least one supply monitor detection has generated a core reset since the last read of SUPC_SR.

SMS: Supply Monitor Status (cleared on read)

0 (NO): No supply monitor detection since the last read of SUPC_SR.

1 (PRESENT): At least one supply monitor detection since the last read of SUPC_SR.

• SMOS: Supply Monitor Output Status

0 (HIGH): The supply monitor detected VDDIO higher than its threshold at its last measurement.

1 (LOW): The supply monitor detected VDDIO lower than its threshold at its last measurement.

OSCSEL: 32-kHz Oscillator Selection Status

0 (RC): The slow clock SLCK is generated by the embedded 32 kHz RC oscillator.

1 (CRYST): The slow clock SLCK is generated by the 32 kHz crystal oscillator.



18.4.7 System Controller Write Protection Mode Register

SYSC_WPMR

Access: Read/Write WPKEY WPKEY WPKEY WPEN

• WPEN: Write Protection Enable

Name:

0: Disables the write protection if WPKEY corresponds to 0x525443 ("RTC" in ASCII).

See Section 18.3.6 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x525443	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
0x323443	FASSVID	Always reads as 0.

^{1:} Enables the write protection if WPKEY corresponds to 0x525443 ("RTC" in ASCII).

19. General Purpose Backup Registers (GPBR)

19.1 Description

The System Controller embeds 256 bits of General Purpose Backup registers organized as Eight 32-bit registers.

19.2 Embedded Characteristics

256 bits of General Purpose Backup Registers



19.3 General Purpose Backup Registers (GPBR) User Interface

Table 19-1. Register Mapping

Offset	Register	Name	Access	Reset
0x0	General Purpose Backup Register 0	SYS_GPBR0	Read/Write	0x00000000
0xAC	General Purpose Backup Register 7	SYS_GPBR7	Read/Write	0x00000000



19.3.1 General Purpose Backup Register x

Name: SYS_GPBRx Address: 0x400E1490 Access: Read/Write

31	30	29	28	27	26	25	24				
GPBR_VALUE											
23	22	21	20	19	18	17	16				
	GPBR_VALUE										
15	14	13	12	11	10	9	8				
			GPBR_	VALUE							
7	6	5	4	3	2	1	0				
	GPBR_VALUE										

These registers are reset at first power-up and on each loss of VDDIO.

• GPBR_VALUE: Value of GPBR x



20. Memory to Memory (MEM2MEM)

20.1 Description

The Memory to Memory (MEM2MEM) module allows the Peripheral DMA Controller (PDC) to perform memory to memory transfer without CPU intervention. The transfer size can be configured in byte, half-word or word. Two PDC channels are required to perform the transfer; one channel defines the source of the transfer and the other defines the destination.


20.2 Embedded Characteristics

- Allows PDC to perform memory to memory transfer
- Supports byte, half-word and word transfer
- Interrupt for End of Transfer



20.3 Block Diagram

Figure 20-1. Memory to Memory Block Diagram





20.4 Product Dependencies

20.4.1 Power Management

The MEM2MEM is not continuously clocked. The user must first configure the Power Management Controller (PMC) to enable the MEM2MEM clock.

20.4.2 Interrupt Sources

The MEM2MEM interface has an interrupt line connected to the Interrupt Controller.

Handling the MEM2MEM interrupt requires programming the Interrupt Controller before configuring the MEM2MEM.

Table 20-1. Peripheral IDs

Instance	ID
MEM2MEM	15

20.5 Functional Description

The memory to memory transfer requires two operations.

The PDC receive channel associated to the MEM2MEM module must be configured with the transfer destination address and buffer size.

The PDC transmit channel associated to the MEM2MEM module must be configured with the source address and buffer size. The transmit channel buffer size must be equal to the receive channel buffer size.

The two PDC channels exchange data through the Memory to Memory Transfer Holding Register (MEM2MEM_THR) which appears fully transparent from configuration. This register can be used as a general purpose register in case the memory to memory transfer capability is not used.

The size of each element of the data buffer can be configured in byte, half-word or word by writing TSIZE field in the Memory to Memory Mode Register (MEM2MEM_MR). Word transfer (32-bit) is the default size.

The transfer ends when either RXEND rises and/or RXBUFF rises in the Memory to Memory Interrupt Status Register (MEM2MEM_ISR).

An interrupt can be triggered at the end of transfer by configuring the Memory to Memory Interrupt Enable Register (MEM2MEM_IER). Refer to the PDC section of the product datasheet for detailed information.



20.6 Memory to Memory (MEM2MEM) User Interface

Table 20-2. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Memory to Memory Transfer Holding Register	MEM2MEM_THR	Read/Write	0x0000_0000
0x04	Memory to Memory Mode Register	MEM2MEM_MR	Read/Write	0x0000_0002
0x08	Memory to Memory Interrupt Enable Register	MEM2MEM_IER	Write-only	_
0x0C	Memory to Memory Interrupt Disable Register	MEM2MEM_IDR	Write-only	_
0x10	Memory to Memory Interrupt Mask Register	MEM2MEM_IMR	Read-only	0x0000_0000
0x14	Memory to Memory Interrupt Status Register	MEM2MEM_ISR	Read-only	0x0000_0000
0x18-0xFC	Reserved	_	_	_
0x100-0x124	Reserved for PDC Registers	_	_	_



20.6.1 Memory to Memory Transfer Holding Register

Name: MEM2MEM_THR

Address: 0x40028000
Access: Read/Write

31	30	29	28	27	26	25	24				
THDATA											
23	22	21	20	19	18	17	16				
	THDATA										
15	14	13	12	11	10	9	8				
			THE	DATA							
7	6	5	4	3	2	1	0				
			IHL	DATA							

• THDATA: Transfer Holding Data

Must be written by the PDC transmit channel and read by the PDC receive channel.

20.6.2 Memory to Memory Mode Register

Name: MEM2MEM_MR
Address: 0x40028004
Access: Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
·	-	-		-			-
23	22	21	20	19	18	17	16
_	_	_	1	_	-	ı	_
	•	-	•	-	•	•	-
15	14	13	12	11	10	9	8
_	_	_	ı	_		ı	_
7	6	5	4	3	2	1	0
_	_	_	1	_		TS	IZE

• TSIZE: Transfer Size

Value	Name	Description				
0x0	T_8BIT	he buffer size is defined in byte.				
0x1	T_16BIT	The buffer size is defined in half-word (16-bit).				
0x2	T_32BIT	The buffer size is defined in word (32-bit). Default value.				



20.6.3 Memory to Memory Interrupt Enable Register

Name: MEM2MEM_IER
Address: 0x40028008

Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	RXBUFF	RXEND

• RXEND: End of Transfer Interrupt Enable

0: No effect

1: Enables the corresponding interrupt.

• RXBUFF: Buffer Full Interrupt Enable

0: No effect

1: Enables the corresponding interrupt.

20.6.4 Memory to Memory Interrupt Disable Register

Name: MEM2MEM_IDR
Address: 0x4002800C

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	-	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	RXBUFF	RXEND

• RXEND: End of Transfer Interrupt Disable

0: No effect

1: Disables the corresponding interrupt.

• RXBUFF: Buffer Full Interrupt Disable

0: No effect

1: Disables the corresponding interrupt.



20.6.5 Memory to Memory Interrupt Mask Register

Name: MEM2MEM_IMR

Address: 0x40028010

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	RXBUFF	RXEND

• RXEND: End of Transfer Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

• RXBUFF: Buffer Full Interrupt Mask

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

20.6.6 Memory to Memory Interrupt Status Register

Name: MEM2MEM_ISR
Address: 0x40028014

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	-	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	ı	-	_	-	_	_
7	6	5	4	3	2	1	0
_	_	-	_	_	_	RXBUFF	RXEND

• RXEND: End of Transfer

0: The End of Transfer signal from the PDC receive channel is inactive.

1: The End of Transfer signal from the PDC receive channel is active.

• RXBUFF: Buffer Full

0: The signal Buffer Full from the PDC receive channel is inactive.

1: The signal Buffer Full from the PDC receive channel is active.



21. Enhanced Embedded Flash Controller (EEFC)

21.1 Description

The Enhanced Embedded Flash Controller (EEFC) provides the interface of the Flash block with the 32-bit internal bus.

Its 128-bit or 64-bit wide memory interface increases performance. It also manages the programming, erasing, locking and unlocking sequences of the Flash using a full set of commands. One of the commands returns the embedded Flash descriptor definition that informs the system about the Flash organization, thus making the software generic.

21.2 Embedded Characteristics

- Increases Performance in Thumb-2 Mode with 128-bit or 64-bit-wide Memory Interface up to 48 MHz
- Code Loop Optimization
- 64 Lock Bits, Each Protecting a Lock Region
- 8 General-purpose GPNVM Bits
- One-by-one Lock Bit Programming
- Commands Protected by a Keyword
- Erase the Entire Flash
- Erase by Plane
- Erase by Sector
- Erase by Page
- Provides Unique Identifier
- Provides 512-byte User Signature Area
- Supports Erasing before Programming
- Locking and Unlocking Operations
- Supports Read of the Calibration Bits

21.3 Product Dependencies

21.3.1 Power Management

The Enhanced Embedded Flash Controller (EEFC) is continuously clocked. The Power Management Controller has no effect on its behavior.

21.3.2 Interrupt Sources

The EEFC interrupt line is connected to the interrupt controller. Using the EEFC interrupt requires the interrupt controller to be programmed first. The EEFC interrupt is generated only if the value of bit EEFC_FMR.FRDY is 1.

Table 21-1. Peripheral IDs

Instance	ID
EFC	6

21.4 Functional Description

21.4.1 Embedded Flash Organization

The embedded Flash interfaces directly with the internal bus. The embedded Flash is composed of:



- One memory plane organized in several pages of the same size for the code
- A separate 2 x 512-byte memory area which includes the unique chip identifier
- A separate 512-byte memory area for the user signature
- Two 128-bit or 64-bit read buffers used for code read optimization
- One 128-bit or 64-bit read buffer used for data read optimization
- One write buffer that manages page programming. The write buffer size is equal to the page size. This buffer
 is write-only and accessible all along the 1 Mbyte address space, so that each word can be written to its final
 address.
- Several lock bits used to protect write/erase operation on several pages (lock region). A lock bit is associated with a lock region composed of several pages in the memory plane.
- Several bits that may be set and cleared through the EEFC interface, called general-purpose non-volatile memory bits (GPNVM bits)

The embedded Flash size, the page size, the organization of lock regions and the definition of GPNVM bits are specific to the device. The EEFC returns a descriptor of the Flash controller after a 'Get Flash Descriptor' command has been issued by the application (see Section 21.4.3.1 "Get Flash Descriptor Command").

Figure 21-1. Flash Memory Areas







Figure 21-2. Organization of Embedded Flash for Code





21.4.2 Read Operations

An optimized controller manages embedded Flash reads, thus increasing performance when the processor is running in Thumb-2 mode by means of the 128- or 64-bit-wide memory interface.

The Flash memory is accessible through 8-, 16- and 32-bit reads.

As the Flash block size is smaller than the address space reserved for the internal memory area, the embedded Flash wraps around the address space and appears to be repeated within it.

The read operations can be performed with or without wait states. Wait states must be programmed in the field FWS in the Flash Mode register (EEFC_FMR). Defining FWS as 0 enables the single-cycle access of the embedded Flash. For mre details, refer to the section "Electrical Characteristics" of this datasheet.

21.4.2.1 128- or 64-bit Access Mode

By default, the read accesses of the Flash are performed through a 128-bit wide memory interface. It improves system performance especially when two or three wait states are needed.

For systems requiring only 1 wait state, or to focus on current consumption rather than performance, the user can select a 64-bit wide memory access via the bit EEFC_FMR.FAM.

For more details, refer to the section "Electrical Characteristics" of this datasheet.

21.4.2.2 Code Read Optimization

Code read optimization is enabled if the bit EEFC_FMR.SCOD is cleared.

A system of 2 x 128-bit or 2 x 64-bit buffers is added in order to optimize sequential code fetch.

Note: Immediate consecutive code read accesses are not mandatory to benefit from this optimization.

The sequential code read optimization is enabled by default. If the bit EEFC_FMR.SCOD is set to 1, these buffers are disabled and the sequential code read is no longer optimized.

Another system of 2 x 128-bit or 2 x 64-bit buffers is added in order to optimize loop code fetch. Refer to Section 21.4.2.3 "Code Loop Optimization" for more details.





Figure 21-3. Code Read Optimization for FWS = 0

Note: When FWS is equal to 0, all the accesses are performed in a single-cycle access.







Note: When FWS is between 1 and 3, in case of sequential reads, the first access takes (FWS + 1) cycles. The following accesses take only one cycle.

21.4.2.3 Code Loop Optimization

Code loop optimization is enabled when the bit EEFC_FMR.CLOE is set to 1.


When a backward jump is inserted in the code, the pipeline of the sequential optimization is broken and becomes inefficient. In this case, the loop code read optimization takes over from the sequential code read optimization to prevent the insertion of wait states. The loop code read optimization is enabled by default. In EEFC_FMR, if the bit CLOE is reset to 0 or the bit SCOD is set to 1, these buffers are disabled and the loop code read is not optimized.

When code loop optimization is enabled, if inner loop body instructions L_0 to L_n are positioned from the 128-bit Flash memory cell M_{b0} to the memory cell M_{p1} , after recognition of a first backward branch, the first two Flash memory cells M_{b0} and M_{b1} targeted by this branch are cached for fast access from the processor at the next loop iteration.

Then by combining the sequential prefetch (described in Section 21.4.2.2 "Code Read Optimization") through the loop body with the fast read access to the loop entry cache, the entire loop can be iterated with no wait state.

Figure 21-5 illustrates code loop optimization.

Figure 21-5. Code Loop Optimization





21.4.2.4 Data Read Optimization

The organization of the Flash in 128 bits or 64 bits is associated with two 128-bit or 64-bit prefetch buffers and one 128-bit or 64-bit data read buffer, thus providing maximum system performance. This buffer is added in order to store the requested data plus all the data contained in the 128-bit or 64-bit aligned data. This speeds up sequential data reads if, for example, FWS is equal to 1 (see Figure 21-6). The data read optimization is enabled by default. If the bit EEFC_FMR.SCOD is set to 1, this buffer is disabled and the data read is no longer optimized.

Note: No consecutive data read accesses are mandatory to benefit from this optimization.

Master Clock **ARM Request** (32-bit) @Byte 0 @ 16 @ 32 @ 36 Flash Access XXX Bytes 0-15 Bytes 16-31 Bytes 32-47 Buffer (128 bits) XXX Bytes 0-15 Bytes 16-31 Data to ARM XXX . Bytes 0-8-11 12-15 16–19 20-23 24-27 , 32–35

Figure 21-6. Data Read Optimization for FWS = 1

21.4.3 Flash Commands

The EEFC offers a set of commands to manage programming the Flash memory, locking and unlocking lock regions, consecutive programming, locking and full Flash erasing, etc.

The commands are listed in the following table.

Table 21-2. Set of Commands

Command	Value	Mnemonic
Get Flash descriptor	0x00	GETD
Write page	0x01	WP
Write page and lock	0x02	WPL
Erase page and write page	0x03	EWP
Erase page and write page then lock	0x04	EWPL
Erase all	0x05	EA
Erase pages	0x07	EPA
Set lock bit	0x08	SLB
Clear lock bit	0x09	CLB
Get lock bit	0x0A	GLB
Set GPNVM bit	0x0B	SGPB
Clear GPNVM bit	0x0C	CGPB



Table 21-2. Set of Commands (Continued)

Command	Value	Mnemonic
Get GPNVM bit	0x0D	GGPB
Start read unique identifier	0x0E	STUI
Stop read unique identifier	0x0F	SPUI
Get CALIB bit	0x10	GCALB
Erase sector	0x11	ES
Write user signature	0x12	wus
Erase user signature	0x13	EUS
Start read user signature	0x14	STUS
Stop read user signature	0x15	SPUS

In order to execute one of these commands, select the required command using the FCMD field in the Flash Command register (EEFC_FCR). As soon as EEFC_FCR is written, the FRDY flag and the FVALUE field in the Flash Result register (EEFC_FRR) are automatically cleared. Once the current command has completed, the FRDY flag is automatically set. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the corresponding interrupt line of the interrupt controller is activated. (Note that this is true for all commands except for the STUI command. The FRDY flag is not set when the STUI command has completed.)


All the commands are protected by the same keyword, which must be written in the eight highest bits of EEFC FCR.

Writing EEFC_FCR with data that does not contain the correct key and/or with an invalid command has no effect on the whole memory plane, but the FCMDE flag is set in the Flash Status register (EEFC_FSR). This flag is automatically cleared by a read access to EEFC_FSR.

When the current command writes or erases a page in a locked region, the command has no effect on the whole memory plane, but the FLOCKE flag is set in EEFC_FSR. This flag is automatically cleared by a read access to EEFC_FSR.



Figure 21-7. Command State Chart



21.4.3.1 Get Flash Descriptor Command

This command provides the system with information on the Flash organization. The system can take full advantage of this information. For instance, a device could be replaced by one with more Flash capacity, and so the software is able to adapt itself to the new configuration.

To get the embedded Flash descriptor, the application writes the GETD command in EEFC_FCR. The first word of the descriptor can be read by the software application in EEFC_FRR as soon as the FRDY flag in EEFC_FSR rises. The next reads of EEFC_FRR provide the following word of the descriptor. If extra read operations to EEFC_FRR are done after the last word of the descriptor has been returned, the EEFC_FRR value is 0 until the next valid command.



Table 21-3. Flash Descriptor Definition

Symbol	Word Index	Description
FL_ID	0	Flash interface description
FL_SIZE	1	Flash size in bytes
FL_PAGE_SIZE	2	Page size in bytes
FL_NB_PLANE	3	Number of planes
FL_PLANE[0]	4	Number of bytes in the plane
FL_NB_LOCK	4 + FL_NB_PLANE	Number of lock bits. A bit is associated with a lock region. A lock bit is used to prevent write or erase operations in the lock region.
FL_LOCK[0]	4 + FL_NB_PLANE + 1	Number of bytes in the first lock region

21.4.3.2 Write Commands

Several commands are used to program the Flash.

Only 0 values can be programmed using Flash technology; 1 is the erased value. In order to program words in a page, the page must first be erased. Commands are available to erase the full memory plane or a given number of pages. With the EWP and EWPL commands, a page erase is done automatically before a page programming.

After programming, the page (the entire lock region) can be locked to prevent miscellaneous write or erase sequences. The lock bit can be automatically set after page programming using WPL or EWPL commands.

Data to be programmed in the Flash must be written in an internal latch buffer before writing the programming command in EEFC_FCR. Data can be written at their final destination address, as the latch buffer is mapped into the Flash memory address space and wraps around within this Flash address space.

Byte and half-word AHB accesses to the latch buffer are not allowed. Only 32-bit word accesses are supported.

32-bit words must be written continuously, in either ascending or descending order. Writing the latch buffer in a random order is not permitted. This prevents mapping a C-code structure to the latch buffer and accessing the data of the structure in any order. It is instead recommended to fill in a C-code structure in SRAM and copy it in the latch buffer in a continuous order.

Write operations in the latch buffer are performed with the number of wait states programmed for reading the Flash.

The latch buffer is automatically re-initialized, i.e., written with logical 1, after execution of each programming command.

The programming sequence is the following:

- 1. Write the data to be programmed in the latch buffer.
- Write the programming command in EEFC_FCR. This automatically clears the bit EEFC_FSR.FRDY.
- 3. When Flash programming is completed, the bit EEFC_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the EEFC is activated.

Three errors can be detected in EEFC_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC FCR.
- Lock Error: The page to be programmed belongs to a locked region. A command must be run previously to unlock the corresponding region.
- Flash Error: When programming is completed, the WriteVerify test of the Flash memory has failed.

Only one page can be programmed at a time. It is possible to program all the bits of a page (full page programming) or only some of the bits of the page (partial page programming).



Depending on the number of bits to be programmed within the page, the EEFC adapts the write operations required to program the Flash.

When a 'Write Page' (WP) command is issued, the EEFC starts the programming sequence and all the bits written at 0 in the latch buffer are cleared in the Flash memory array.

During programming, i.e., until EEFC_FSR.FDRY rises, access to the Flash is not allowed.

Full Page Programming

To program a full page, all the bits of the page must be erased before writing the latch buffer and issuing the WP command. The latch buffer must be written in ascending order, starting from the first address of the page. See Figure 21-8 "Full Page Programming".

Partial Page Programming

To program only part of a page using the WP command, the following constraints must be respected:

- Data to be programmed must be contained in integer multiples of 64-bit address-aligned words.
- 64-bit words can be programmed only if all the corresponding bits in the Flash array are erased (at logical value 1).

See Figure 21-9 "Partial Page Programming".

Optimized Partial Page Programming

The EEFC automatically detects the number of 128-bit words to be programmed. If only one 128-bit aligned word is to be programmed in the Flash array, the process is optimized to reduce the time needed for programming.

If several 128-bit words are to be programmed, a standard page programming operation is performed.

See Figure 21-10 "Optimized Partial Page Programming".

Programming Bytes


Individual bytes can be programmed using the Partial page programming mode.

In this case, an area of 64 bits must be reserved for each byte.


Refer to Figure 21-11 "Programming Bytes in the Flash".




Figure 21-8. Full Page Programming




Before programming: Unerased page in Flash array



Step 1: Flash array after page erase




Step 2: Writing a page in the latch buffer




Step 3: Page in Flash array after issuing WP command and FRDY=1


Figure 21-9. Partial Page Programming




Step 1: Flash array after page erase



Step 3: Flash array after programming a second 64-bit data at address 0xX00 (write latch buffer + WP)




Step 2: Flash array after programming 64-bit at address 0xX08 (write latch buffer + WP)




Step 4: Flash array after programming a 128-bit data word at address 0xX10 (write latch buffer + WP)




Figure 21-10. Optimized Partial Page Programming




Case 1: 2 x 32 bits modified, not crossing 128-bit boundary
User programs WP, Flash Controller sends Write Word
=> Only 1 word programmed => programming period reduced



Case 2: 2 x 32 bits modified, not crossing 128-bit boundary
User programs WP, Flash Controller sends Write Word
=> Only 1 word programmed => programming period reduced




Case 3: 4 x 32 bits modified across 128-bit boundary
User programs WP, Flash Controller sends WP
=> Whole page programmed



Case 4: 4 x 32 bits modified, not crossing 128-bit boundary
User programs WP, Flash Controller sends Write Word
=> Only 1 word programmed => programming period reduced

Figure 21-11. Programming Bytes in the Flash



Step 1: Flash array after programming first byte (0xAA) 64-bit used at address 0xX00 (write latch buffer + WP)

Step 2: Flash array after programming second byte (0x55) 64-bit used at address 0xX08 (write latch buffer + WP)

Note: The byte location shown here is for example only, it can be any byte location within a 64-bit word.

21.4.3.3 Erase Commands

Erase commands are allowed only on unlocked regions. Depending on the Flash memory, several commands can be used to erase the Flash:

- Erase All Memory (EA): All memory is erased. The processor must not fetch code from the Flash memory.
- Erase Pages (EPA): 8 or 16 pages are erased in the Flash sector selected. The first page to be erased is specified in the FARG[15:2] field of the EEFC_FCR. The first page number must be a multiple of 8, 16 or 32 depending on the number of pages to erase at the same time.
- Erase Sector (ES): A full memory sector is erased. Sector size depends on the Flash memory. EEFC_FCR.FARG must be set with a page number that is in the sector to be erased.

Note: If one subsector is locked within the first sector, the Erase Sector (ES) command cannot be processed on non-locked subsectors of the first sector. All the lock bits of the first sector must be cleared prior to issuing an ES command on the first sector. After the ES command has been issued, the first sector lock bits must be reverted to the state before clearing them.

If the processor is fetching code from the Flash memory while the EPA or ES command is being executed, the processor accesses are stalled until the EPA command is completed. To avoid stalling the processor, the code can be run out of internal SRAM.



The erase sequence is the following:

- 1. Erase starts as soon as one of the erase commands and the FARG field are written in EEFC_FCR.
 - For the EPA command, the two lowest bits of the FARG field define the number of pages to be erased (FARG[1:0]):

Table 21-4. EEFC_FCR.FARG Field for EPA Command

FARG[1:0]	Number of pages to be erased with EPA command			
0	4 pages (only valid for small 8 KB sectors)			
1	8 pages			
2	16 pages			
3	32 pages (not valid for small 8 KB sectors)			

2. When erasing is completed, the bit EEFC_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Three errors can be detected in EEFC FSR after an erasing sequence:

- Command Error: A bad keyword has been written in EEFC_FCR.
- Lock Error: At least one page to be erased belongs to a locked region. The erase command has been
 refused, no page has been erased. A command must be run previously to unlock the corresponding region.
- Flash Error: At the end of the erase period, the EraseVerify test of the Flash memory has failed.

21.4.3.4 Lock Bit Protection

Lock bits are associated with several pages in the embedded Flash memory plane. This defines lock regions in the embedded Flash memory plane. They prevent writing/erasing protected pages.

The lock sequence is the following:

- 1. Execute the 'Set Lock Bit' command by writing EEFC_FCR.FCMD with the SLB command and EEFC_FCR.FARG with a page number to be protected.
- 2. When the locking completes, the bit EEFC_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the interrupt controller is activated.
- 3. The result of the SLB command can be checked running a 'Get Lock Bit' (GLB) command.

Note: The value of the FARG argument passed together with SLB command must not exceed the higher lock bit index available in the product.

Two errors can be detected in EEFC_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

It is possible to clear lock bits previously set. After the lock bits are cleared, the locked region can be erased or programmed. The unlock sequence is the following:

- 1. Execute the 'Clear Lock Bit' command by writing EEFC_FCR.FCMD with the CLB command and EEFC_FCR.FARG with a page number to be unprotected.
- 2. When the unlock completes, the bit EEFC_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Note: The value of the FARG argument passed together with CLB command must not exceed the higher lock bit index available in the product.

Two errors can be detected in EEFC_FSR after a programming sequence:

Command Error: A bad keyword has been written in EEFC_FCR.



 Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

The status of lock bits can be returned by the EEFC. The 'Get Lock Bit' sequence is the following:

- Execute the 'Get Lock Bit' command by writing EEFC_FCR.FCMD with the GLB command. Field EEFC_FCR.FARG is meaningless.
- Lock bits can be read by the software application in EEFC_FRR. The first word read corresponds to the 32 first lock bits, next reads providing the next 32 lock bits as long as it is meaningful. Extra reads to EEFC FRR return 0.

For example, if the third bit of the first word read in EEFC_FRR is set, the third lock region is locked.

Two errors can be detected in EEFC_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

Note: Access to the Flash in read is permitted when a 'Set Lock Bit', 'Clear Lock Bit' or 'Get Lock Bit' command is executed.

21.4.3.5 GPNVM Bit

GPNVM bits do not interfere with the embedded Flash memory plane. For more details, refer to the section "Memories" of this datasheet.

The 'Set GPNVM Bit' sequence is the following:

- 1. Execute the 'Set GPNVM Bit' command by writing EEFC_FCR.FCMD with the SGPB command and EEFC_FCR.FARG with the number of GPNVM bits to be set.
- 2. When the GPNVM bit is set, the bit EEFC_FSR.FRDY rises. If an interrupt was enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the interrupt controller is activated.
- 3. The result of the SGPB command can be checked by running a 'Get GPNVM Bit' (GGPB) command.

Note: The value of the FARG argument passed together with SGPB command must not exceed the higher GPNVM index available in the product. Flash data content is not altered if FARG exceeds the limit. Command Error is detected only if FARG is greater than 8.

Two errors can be detected in EEFC_FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC_FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.

It is possible to clear GPNVM bits previously set. The 'Clear GPNVM Bit' sequence is the following:

- 1. Execute the 'Clear GPNVM Bit' command by writing EEFC_FCR.FCMD with the CGPB command and EEFC FCR.FARG with the number of GPNVM bits to be cleared.
- 2. When the clear completes, the bit EEFC_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Note: The value of the FARG argument passed together with CGPB command must not exceed the higher GPNVM index available in the product. Flash data content is not altered if FARG exceeds the limit. Command Error is detected only if FARG is greater than 8.

Two errors can be detected in EEFC FSR after a programming sequence:

- Command Error: A bad keyword has been written in EEFC FCR.
- Flash Error: At the end of the programming, the EraseVerify or WriteVerify test of the Flash memory has failed.



The status of GPNVM bits can be returned by the EEFC. The sequence is the following:

- 1. Execute the 'Get GPNVM Bit' command by writing EEFC_FCR.FCMD with the GGPB command. Field EEFC_FCR.FARG is meaningless.
- 2. GPNVM bits can be read by the software application in EEFC_FRR. The first word read corresponds to the 32 first GPNVM bits, following reads provide the next 32 GPNVM bits as long as it is meaningful. Extra reads to EEFC_FRR return 0.

For example, if the third bit of the first word read in EEFC_FRR is set, the third GPNVM bit is active.

One error can be detected in EEFC_FSR after a programming sequence:

Command Error: A bad keyword has been written in EEFC_FCR.

Note: Access to the Flash in read is permitted when a 'Set GPNVM Bit', 'Clear GPNVM Bit' or 'Get GPNVM Bit' command is executed.

21.4.3.6 Calibration Bit

Calibration bits do not interfere with the embedded Flash memory plane.

The calibration bits cannot be modified.

The status of calibration bits are returned by the EEFC. The sequence is the following:

- 1. Execute the 'Get CALIB Bit' command by writing EEFC_FCR.FCMD with the GCALB command. Field EEFC_FCR.FARG is meaningless.
- 2. Calibration bits can be read by the software application in EEFC_FRR. The first word read corresponds to the first 32 calibration bits. The following reads provide the next 32 calibration bits as long as it is meaningful. Extra reads to EEFC_FRR return 0.

The 8/16/24 MHz fast RC oscillator is calibrated in production. This calibration can be read through the GCALB command. The following table shows the bit implementation for each frequency.

Table 21-5. Calibration Bit Indexes

RC Calibration Frequency	EEFC_FRR Bits		
16 MHz output	[28–22]		
24 MHz output	[38–32]		

The RC calibration for the 8 MHz is set to '1000000'.

21.4.3.7 Security Bit Protection

When the security bit is enabled, access to the Flash through the SWD interface or through the Fast Flash Programming interface is forbidden. This ensures the confidentiality of the code programmed in the Flash.

The security bit is GPNVM0.

Disabling the security bit can only be achieved by asserting the ERASE pin at '1', and after a full Flash erase is performed. When the security bit is deactivated, all accesses to the Flash are permitted.

21.4.3.8 Unique Identifier Area

Each device is programmed with a 2*512-bytes unique identifier area. See Figure 21-1 "Flash Memory Areas".

The sequence to read the unique identifier area is the following:

- 1. Execute the 'Start Read Unique Identifier' command by writing EEFC_FCR.FCMD with the STUI command. Field EEFC_FCR.FARG is meaningless.
- 2. Wait until the bit EEFC_FSR.FRDY falls to read the unique identifier area. The unique identifier field is located in the first 128 bits of the Flash memory mapping. The 'Start Read Unique Identifier' command reuses some addresses of the memory plane for code, but the unique identifier area is physically different from the memory plane for code.



- 3. To stop reading the unique identifier area, execute the 'Stop Read Unique Identifier' command by writing EEFC_FCR.FCMD with the SPUI command. Field EEFC_FCR.FARG is meaningless.
- 4. When the SPUI command has been executed, the bit EEFC_FSR.FRDY rises. If an interrupt was enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Note that during the sequence, the software cannot be fetched from the Flash.

21.4.3.9 User Signature Area

Each product contains a user signature area of 512-bytes. It can be used for storage. Read, write and erase of this area is allowed.

See Figure 21-1 "Flash Memory Areas".

The sequence to read the user signature area is the following:

- 1. Execute the 'Start Read User Signature' command by writing EEFC_FCR.FCMD with the STUS command. Field EEFC_FCR.FARG is meaningless.
- 2. Wait until the bit EEFC_FSR.FRDY falls to read the user signature area. The user signature area is located in the first 512 bytes of the Flash memory mapping. The 'Start Read User Signature' command reuses some addresses of the memory plane but the user signature area is physically different from the memory plane
- 3. To stop reading the user signature area, execute the 'Stop Read User Signature' command by writing EEFC_FCR.FCMD with the SPUS command. Field EEFC_FCR.FARG is meaningless.
- 4. When the SPUI command has been executed, the bit EEFC_FSR.FRDY rises. If an interrupt was enabled by setting the bit EEFC_FMR.FRDY, the interrupt line of the interrupt controller is activated.

Note that during the sequence, the software cannot be fetched from the Flash or from the second plane in case of dual plane.

One error can be detected in EEFC FSR after this sequence:

Command Error: A bad keyword has been written in EEFC_FCR.

The sequence to write the user signature area is the following:

- 1. Write the full page, at any page address, within the internal memory area address space.
- 2. Execute the 'Write User Signature' command by writing EEFC_FCR.FCMD with the WUS command. Field EEFC_FCR.FARG is meaningless.
- 3. When programming is completed, the bit EEFC_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the corresponding interrupt line of the interrupt controller is activated.

Two errors can be detected in EEFC_FSR after this sequence:

- Command Error: A bad keyword has been written in EEFC_FCR.
- Flash Error: At the end of the programming, the WriteVerify test of the Flash memory has failed.

The sequence to erase the user signature area is the following:

- 1. Execute the 'Erase User Signature' command by writing EEFC_FCR.FCMD with the EUS command. Field EEFC_FCR.FARG is meaningless.
- 2. When programming is completed, the bit EEFC_FSR.FRDY rises. If an interrupt has been enabled by setting the bit EEFC_FMR.FRDY, the corresponding interrupt line of the interrupt controller is activated.

Two errors can be detected in EEFC_FSR after this sequence:

- Command Error: A bad keyword has been written in EEFC_FCR.
- Flash Error: At the end of the programming, the EraseVerify test of the Flash memory has failed.



21.5 Enhanced Embedded Flash Controller (EEFC) User Interface

The User Interface of the Embedded Flash Controller (EEFC) is integrated within the System Controller with base address 0x400E0800.

Table 21-6. Register Mapping

Offset	Register	Name	Access	Reset State
0x00	EEFC Flash Mode Register	EEFC_FMR	Read/Write	0x0400_0000
0x04	EEFC Flash Command Register	EEFC_FCR	Write-only	_
0x08	EEFC Flash Status Register	EEFC_FSR	Read-only	0x0000_0001
0x0C	EEFC Flash Result Register	EEFC_FRR	Read-only	0x0
0x10-0x14	Reserved	_	_	_
0x18-0xE4	Reserved	_	_	_



21.5.1 EEFC Flash Mode Register

Name: EEFC_FMR
Address: 0x400E0A00
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	_	CLOE	_	FAM
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	SCOD
15	14	13	12	11	10	9	8
_	_	_	_		FV	VS	
7	6	5	4	3	2	1	0
_	_	-	_	_	_	_	FRDY

• FRDY: Flash Ready Interrupt Enable

0: Flash ready does not generate an interrupt.

1: Flash ready (to accept a new command) generates an interrupt.

• FWS: Flash Wait State

This field defines the number of wait states for read and write operations:

FWS = Number of cycles for Read/Write operations - 1

• SCOD: Sequential Code Optimization Disable

0: The sequential code optimization is enabled.

1: The sequential code optimization is disabled.

No Flash read should be done during change of this field.

• FAM: Flash Access Mode

0: 128-bit access in Read mode only, to enhance access speed.

1: 64-bit access in Read mode only, to enhance power consumption.

No Flash read should be done during change of this field.

• CLOE: Code Loop Optimization Enable

0: The opcode loop optimization is disabled.

1: The opcode loop optimization is enabled.

No Flash read should be done during change of this field.



21.5.2 EEFC Flash Command Register

Name: EEFC_FCR
Address: 0x400E0A04
Access: Write-only

31	30	29	28	27	26	25	24
			FK	EY			
23	22	21	20	19	18	17	16
			FAI	₹Ğ			
15	14	13	12	11	10	9	8
			FAI	₹Ġ			
7	6	5	4	3	2	1	0
			FCI	MD			

• FCMD: Flash Command

Value	Name	Description
0x00	GETD	Get Flash descriptor
0x01	WP	Write page
0x02	WPL	Write page and lock
0x03	EWP	Erase page and write page
0x04	EWPL	Erase page and write page then lock
0x05	EA	Erase all
0x07	EPA	Erase pages
0x08	SLB	Set lock bit
0x09	CLB	Clear lock bit
0x0A	GLB	Get lock bit
0x0B	SGPB	Set GPNVM bit
0x0C	CGPB	Clear GPNVM bit
0x0D	GGPB	Get GPNVM bit
0x0E	STUI	Start read unique identifier
0x0F	SPUI	Stop read unique identifier
0x10	GCALB	Get CALIB bit
0x11	ES	Erase sector
0x12	WUS	Write user signature
0x13	EUS	Erase user signature
0x14	STUS	Start read user signature
0x15	SPUS	Stop read user signature

• FARG: Flash Command Argument

GETD, GLB, GGPB, STUI, SPUI, GCALB, WUS, EUS, STUS, SPUS, EA	Commands requiring no argument, including Erase all command	FARG is meaningless, must be written with 0
ES	Erase sector command	FARG must be written with any page number within the sector to be erased
		FARG[1:0] defines the number of pages to be erased
	Erase pages command	The start page must be written in FARG[15:2].
		FARG[1:0] = 0: Four pages to be erased. FARG[15:2] = Page_Number / 4
		FARG[1:0] = 1: Eight pages to be erased. FARG[15:3] = Page_Number / 8, FARG[2]=0
EPA		FARG[1:0] = 2: Sixteen pages to be erased. FARG[15:4] = Page_Number / 16, FARG[3:2]=0
		FARG[1:0] = 3: Thirty-two pages to be erased. FARG[15:5] = Page_Number / 32, FARG[4:2]=0
		Refer to Table 21-4 "EEFC_FCR.FARG Field for EPA Command".
WP, WPL, EWP, EWPL	Programming commands	FARG must be written with the page number to be programmed
SLB, CLB	Lock bit commands	FARG defines the page number to be locked or unlocked
SGPB, CGPB	GPNVM commands	FARG defines the GPNVM number to be programmed

• FKEY: Flash Writing Protection Key

Value	Name	Description
0x5A	PASSWD	The 0x5A value enables the command defined by the bits of the register. If the field is written with a different value, the write is not performed and no action is started.



21.5.3 EEFC Flash Status Register

Name: EEFC_FSR
Address: 0x400E0A08
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_			_				_
7	6	5	4	3	2	1	0
_	1	1	_	FLERR	FLOCKE	FCMDE	FRDY

• FRDY: Flash Ready Status (cleared when Flash is busy)

0: The EEFC is busy.

1: The EEFC is ready to start a new command.

When set, this flag triggers an interrupt if the FRDY flag is set in EEFC_FMR.

This flag is automatically cleared when the EEFC is busy.

FCMDE: Flash Command Error Status (cleared on read or by writing EEFC_FCR)

0: No invalid commands and no bad keywords were written in EEFC_FMR.

1: An invalid command and/or a bad keyword was/were written in EEFC_FMR.

FLOCKE: Flash Lock Error Status (cleared on read)

0: No programming/erase of at least one locked region has happened since the last read of EEFC_FSR.

1: Programming/erase of at least one locked region has happened since the last read of EEFC_FSR.

This flag is automatically cleared when EEFC FSR is read or EEFC FCR is written.

• FLERR: Flash Error Status (cleared when a programming operation starts)

0: No Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has passed).

1: A Flash memory error occurred at the end of programming (EraseVerify or WriteVerify test has failed).

21.5.4 EEFC Flash Result Register

Name: EEFC_FRR
Address: 0x400E0A0C

Access: Read-only

31	30	29	28	27	26	25	24
			FVA	LUE			
23	22	21	20	19	18	17	16
			FVA	LUE			
15	14	13	12	11	10	9	8
			FVA	LUE			
7	6	5	4	3	2	1	0
			FVA	LUE			

• FVALUE: Flash Result Value

The result of a Flash command is returned in this register. If the size of the result is greater than 32 bits, the next resulting value is accessible at the next register read.



22. Bus Matrix (MATRIX)

22.1 Description

The Bus Matrix (MATRIX) implements a multi-layer AHB that enables parallel access paths between multiple AHB masters and slaves in a system, thus increasing overall bandwidth. The Bus Matrix interconnects three AHB masters to four AHB slaves. The normal latency to connect a master to a slave is one cycle. The exception is the default master of the accessed slave which is connected directly (zero cycle latency).

The Bus Matrix user interface also provides a System I/O Configuration user interface with registers that support application-specific features.

22.2 Embedded Characteristics

- One Decoder for Each Master
- Support for Long Bursts of 32, 64 and 128 Beats and Up to the 256-beat Word Burst AHB Limit
- Enhanced Programmable Mixed Arbitration for Each Slave
 - Round-robin
 - Fixed Priority
 - Latency Quality of Service
- Programmable Default Master for Each Slave
 - No Default Master
 - Last Accessed Default Master
 - Fixed Default Master
- Deterministic Maximum Access Latency for Masters
- Zero or One Cycle Arbitration Latency for the First Access of a Burst
- Bus Lock Forwarding to Slaves
- Master Number Forwarding to Slaves
- Register Write Protection



22.3 Master/Slave Management

22.3.1 Matrix Masters

The Bus Matrix manages three masters. Each master can perform an access concurrently with others to an available slave.

Each master has its own specifically-defined decoder. In order to simplify the addressing, all the masters have the same decoding.

Table 22-1. List of Bus Matrix Masters

Master No.	Name
0	Processor Instruction/Data Bus
1	Processor System Bus
2	Peripheral DMA Controller (PDC)

22.3.2 Matrix Slaves

The Bus Matrix manages four slaves. Each slave has its own arbiter, providing a different arbitration per slave

Table 22-2. List of Bus Matrix Slaves

Slave No.	Name
0	Internal SRAM
1	Internal ROM
2	Internal Flash
3	Peripheral Bridge

22.3.3 Master to Slave Access

Table 22-3 gives valid paths for master to slave access. The paths shown as "-" are forbidden or not wired, e.g., access from the processor I/D bus to internal SRAM.

Table 22-3. Master to Slave Access

		Masters					
		0	1	2			
	Slaves	Processor I/D Bus	Processor System Bus	PDC			
0	Internal SRAM	_	X	X			
1	Internal ROM	Х	-	X			
2	Internal Flash	Х	-	X			
3	Peripheral Bridge	_	X	X			

22.4 Memory Mapping

The Bus Matrix provides one decoder for every AHB master interface. The decoder offers each AHB master several memory mappings. Depending on the product, each memory area may be assigned to several slaves. Thus it is possible to boot at the same address while using different AHB slaves.



22.5 Special Bus Granting Techniques

The Bus Matrix provides some speculative bus granting techniques in order to anticipate access requests from some masters, reducing latency at the first access of a burst or single transfer. The bus granting technique sets a default master for every slave.

At the end of the current access, if no other request is pending, the slave remains connected to its associated default master. A slave can be associated with three kinds of default masters:

- No default master
- Last access master
- Fixed default master

22.5.1 No Default Master

At the end of the current access, if no other request is pending, the slave is disconnected from all masters. This is suitable when the device is in low-power mode.

22.5.2 Last Access Master

At the end of the current access, if no other request is pending, the slave remains connected to the last master that performed an access request.

22.5.3 Fixed Default Master

At the end of the current access, if no other request is pending, the slave connects to its fixed default master. Unlike the last access master, the fixed master does not change unless the user modifies it by software (field FIXED_DEFMSTR of the related MATRIX_SCFG).

To change from one kind of default master to another, the Bus Matrix user interface provides the Slave Configuration registers (MATRIX_SCFGx), one for each slave, used to set a default master for each slave. MATRIX_SCFGx contain the fields DEFMSTR_TYPE and FIXED_DEFMSTR. The 2-bit DEFMSTR_TYPE field selects the default master type (no default, last access master, fixed default master) whereas the 4-bit FIXED_DEFMSTR field selects a fixed default master, provided that DEFMSTR_TYPE is set to fixed default master. Refer to the Section 22.9 "Bus Matrix (MATRIX) User Interface".

22.6 Arbitration

The Bus Matrix provides an arbitration technique that reduces latency when conflicting cases occur; for example, when two or more masters try to access the same slave at the same time. One arbiter per AHB slave is provided, so that each slave can be arbitrated differently.

The Bus Matrix provides the user with two types of arbitration for each slave:

- Round-robin arbitration (default)
- Fixed priority arbitration

Each algorithm may be complemented by selecting a default master configuration for each slave.

When a re-arbitration must be done, specific conditions apply. See Section 22.6.1 "Arbitration Rules".

22.6.1 Arbitration Rules

Each arbiter has the ability to arbitrate between requests from two or more masters. To avoid burst breaking and to provide the maximum throughput for slave interfaces, arbitration should take place during the following cycles:

- Idle cycles: When a slave is not connected to any master or is connected to a master which is not currently accessing it.
- Single cycles: When a slave is currently doing a single access.



- End of Burst cycles: When the current cycle is the last cycle of a burst transfer. For a defined burst length, predicted end of burst matches the size of the transfer but is managed differently for undefined length burst. See Section 22.6.1.1 "Undefined Length Burst Arbitration".
- Slot cycle limit: When the slot cycle counter has reached the limit value indicating that the current master access is too long and must be broken. See Section 22.6.1.2 "Slot Cycle Limit Arbitration".

22.6.1.1 Undefined Length Burst Arbitration

In order to prevent long AHB burst lengths that can lock the access to the slave for an excessive period of time, the user can trigger the re-arbitration before the end of the incremental bursts. The re-arbitration period can be selected from the following Undefined Length Burst Type (ULBT) possibilities:

- Unlimited: no predetermined end of burst is generated. This value enables 1 Kbyte burst lengths.
- 4-beat bursts: predetermined end of burst is generated at the end of each 4-beat boundary during INCR transfer.
- 8-beat bursts: predetermined end of burst is generated at the end of each 8-beat boundary during INCR transfer.
- 16-beat bursts: predetermined end of burst is generated at the end of each 16-beat boundary during INCR transfer.

This selection is made through the ULBT field of the Master Configuration registers (MATRIX_MCFG).

22.6.1.2 Slot Cycle Limit Arbitration

The Bus Matrix contains specific logic to break long accesses, such as very long bursts on a very slow slave (e.g., an external low speed memory). At the beginning of the burst access, a counter is loaded with the value previously written in the SLOT_CYCLE field of the related MATRIX_SCFG and decreased at each clock cycle. When the counter reaches zero, the arbiter has the ability to re-arbitrate at the end of the current byte, half-word or word transfer.

22.6.1.3 Round-Robin Arbitration

The Bus Matrix arbiters use the round-robin algorithm to dispatch the requests from different masters to the same slave. If two or more masters make a request at the same time, the master with the lowest number is serviced first. The others are then serviced in a round-robin manner.

Three round-robin algorithms are implemented:

- Round-robin arbitration without default master
- Round-robin arbitration with last access master
- Round-robin arbitration with fixed default master

Round-robin arbitration without default master

Round-robin arbitration without default master is the main algorithm used by Bus Matrix arbiters. Using this algorithm, the Bus Matrix dispatches requests from different masters to the same slave in a pure round-robin manner. At the end of the current access, if no other request is pending, the slave is disconnected from all masters. This configuration incurs one latency cycle for the first access of a burst. Arbitration without default master can be used for masters that perform significant bursts.

Round-robin arbitration with last access master

Round-robin arbitration with last access master is a biased round-robin algorithm used by Bus Matrix arbiters to remove one latency cycle for the last master that accessed the slave. At the end of the current transfer, if no other master request is pending, the slave remains connected to the last master that performs the access. Other non-privileged masters still get one latency cycle if they attempt to access the same slave. This technique can be used for masters that mainly perform single accesses.

Round-robin arbitration with fixed default master



Round-robin arbitration with fixed default master is an algorithm used by the Bus Matrix arbiters to remove the one latency cycle for the fixed default master per slave. At the end of the current access, the slave remains connected to its fixed default master. Every request attempted by this fixed default master will not cause any latency whereas other non-privileged masters will still get one latency cycle. This technique can be used for masters that mainly perform single accesses.

22.6.1.4 Fixed Priority Arbitration

The fixed priority algorithm is used by the Bus Matrix arbiters to dispatch the requests from different masters to the same slave by using the fixed priority defined by the user. If requests from two or more masters are active at the same time, the master with the highest priority number is serviced first. If requests from two or more master with the same priority are active at the same time, the master with the highest number is serviced first.

For each slave, the priority of each master may be defined through the Priority registers for slaves (MATRIX_PRAS and MATRIX_PRBS).

22.7 System I/O Configuration

The System I/O Configuration register (CCFG_SYSIO) configures I/O lines in system I/O mode (such as JTAG, ERASE, etc.) or as general-purpose I/O lines. Enabling or disabling the corresponding I/O lines in peripheral mode or in PIO mode (PIO_PER or PIO_PDR registers) in the PIO controller has no effect. However, the direction (input or output), pull-up, pull-down and other mode control is still managed by the PIO controller.

22.8 Register Write Protection

To prevent any single software error from corrupting MATRIX behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "Bus Matrix Write Protection Mode Register" (MATRIX WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the "Bus Matrix Write Protection Status Register" (MATRIX_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS flag is reset by writing the MATRIX WPMR with the appropriate access key WPKEY.

The following registers can be write-protected:

- "Bus Matrix Master Configuration Registers"
- "Bus Matrix Slave Configuration Registers"
- "Bus Matrix Priority Registers For Slaves"
- "System I/O Configuration Register"



22.9 Bus Matrix (MATRIX) User Interface

Table 22-4. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Master Configuration Register 0	MATRIX_MCFG0	Read/Write	0x00000000
0x0004	Master Configuration Register 1	MATRIX_MCFG1	Read/Write	0x00000000
0x0008	Master Configuration Register 2	MATRIX_MCFG2	Read/Writ	0x00000000
0x000C-0x003C	Reserved	-	_	_
0x0040	Slave Configuration Register 0	MATRIX_SCFG0	Read/Write	0x00010010
0x0044	Slave Configuration Register 1	MATRIX_SCFG1	Read/Write	0x00050010
0x0048	Slave Configuration Register 2	MATRIX_SCFG2	Read/Write	0x00000010
0x004C	Slave Configuration Register 3	MATRIX_SCFG3	Read/Write	0x00000010
0x0050-0x007C	Reserved	_	_	_
0x0080	Priority Register A for Slave 0	MATRIX_PRAS0	Read/Write	0x00000000
0x0084	Reserved	_	_	_
0x0088	Priority Register A for Slave 1	MATRIX_PRAS1	Read/Write	0x00000000
0x008C	Reserved	_	_	_
0x0090	Priority Register A for Slave 2	MATRIX_PRAS2	Read/Write	0x00000000
0x0094	Reserved	-	_	_
0x0098	Priority Register A for Slave 3	MATRIX_PRAS3	Read/Write	0x00000000
0x009C	Reserved	-	_	_
0x0110	Reserved	-	_	0x2222224 ⁽¹⁾
0x0114	System I/O Configuration Register	CCFG_SYSIO	Read/Write	0x0000_0000
0x0118-0x01E0	Reserved	-	_	_
0x1E4	Write Protection Mode Register	MATRIX_WPMR	Read/Write	0x0
0x1E8	Write Protection Status Register	MATRIX_WPSR	Read-only	0x0
0x01EC-0x01FC	Reserved	-	_	_

Note: 1. This default reset value must not be modified.



22.9.1 Bus Matrix Master Configuration Registers

Name: $MATRIX_MCFGx [x = 0..2]$

Address: 0x400E0200
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	1	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	ı	_	_	_	ı	_
15	14	13	12	11	10	9	8
_	_	1	_	_	_	1	_
7	6	5	4	3	2	1	0
_	_	_	_	-		ULBT	

This register can only be written if the WPEN bit is cleared in the Bus Matrix Write Protection Mode Register.

• ULBT: Undefined Length Burst Type

OLD II Chachinea Length Barot 1995						
Value	Name	Description				
0	UNLIMITED	No predicted end of burst is generated and therefore INCR bursts coming from this master cannot be broken.				
1	SINGLE	The undefined length burst is treated as a succession of single access allowing rearbitration at each beat of the INCR burst.				
2	4_BEAT	The undefined length burst is split into a 4-beat bursts allowing rearbitration at each 4-beat burst end.				
3	8_BEAT	The undefined length burst is split into 8-beat bursts allowing rearbitration at each 8-beat burst end.				
4	16_BEAT	The undefined length burst is split into 16-beat bursts allowing rearbitration at each 16-beat burst end.				

22.9.2 Bus Matrix Slave Configuration Registers

Name: $MATRIX_SCFGx[x = 0..3]$

Address: 0x400E0240
Access: Read/Write

Access:	Read/write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	F	FIXED_DEFMSTI	२	DEFMST	R_TYPE
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	_
							_
7	6	5	4	3	2	1	0
			SLOT_	CYCLE			

This register can only be written if the WPEN bit is cleared in the Bus Matrix Write Protection Mode Register.

• SLOT_CYCLE: Maximum Number of Allowed Cycles for a Burst

When SLOT_CYCLE AHB clock cycles have elapsed since the last arbitration, a new arbitration takes place to let another master access this slave. If another master is requesting the slave bus, then the current master burst is broken.

If SLOT_CYCLE = 0, the slot cycle limit feature is disabled and bursts always complete unless broken according to the ULBT.

This limit has been placed in order to enforce arbitration so as to meet potential latency constraints of masters waiting for slave access.

This limit must not be too small. Unreasonably small values break every burst and the Bus Matrix arbitrates without performing any data transfer. The default maximum value is usually an optimal conservative choice.

In most cases, this feature is not needed and should be disabled for power saving.

See Section 22.6.1.2 "Slot Cycle Limit Arbitration" for details.

• DEFMSTR_TYPE: Default Master Type

Value	Name	Description
0	NO_DEFAUL	At the end of current slave access, if no other master request is pending, the slave is disconnected from all masters.
1		This results in having a one cycle latency for the first access of a burst transfer or for a single access.
1	1 LAST	At the end of current slave access, if no other master request is pending, the slave stays connected to the last master having accessed it.
		This results in not having the one cycle latency when the last master tries to access the slave again.
2	FIXED	At the end of the current slave access, if no other master request is pending, the slave connects to the fixed master the number that has been written in the FIXED_DEFMSTR field.
		This results in not having the one cycle latency when the fixed master tries to access the slave again.

• FIXED_DEFMSTR: Fixed Default Master

The number of the default master for this slave. Only used if DEFMSTR_TYPE is 2. Specifying the number of a master which is not connected to the selected slave is equivalent to setting DEFMSTR_TYPE to 0.



22.9.3 Bus Matrix Priority Registers For Slaves

Name: MATRIX_PRAS0..MATRIX_PRAS3

Address: 0x400E0280 [0], 0x400E0288 [1], 0x400E0290 [2], 0x400E0298 [3]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	ı	-	-	_	ı	_
23	22	21	20	19	18	17	16
_		ı	ı	1	-	ı	-
15	14	13	12	11	10	9	8
_		M3	PR	1	-	M2	PR
7	6	5	4	3	2	1	0
_	_	M1	PR	_	_	MO	PR

This register can only be written if the WPEN bit is cleared in the Bus Matrix Write Protection Mode Register.

• MxPR: Master x Priority

Fixed priority of master x to access the selected slave. The higher the number, the higher the priority.

22.9.4 System I/O Configuration Register

Name: CCFG_SYSIO
Address: 0x400E0314
Access Read/Write

Access	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_		_
15	14	13	12	11	10	9	8
_	_	_	SYSIO12	_	-	1	_
7	6	5	4	3	2	1	0
SYSI07	SYSIO6	SYSIO5	SYSIO4	_	-	_	_

This register can only be written if the WPEN bit is cleared in the Bus Matrix Write Protection Mode Register.

• SYSIO4: PB4 or TDI Assignment

0: TDI function selected.

1: PB4 function selected.

SYSIO5: PB5 or TDO/TRACESWO Assignment

0: TDO/TRACESWO function selected.

1: PB5 function selected.

• SYSIO6: PB6 or TMS/SWDIO Assignment

0: TMS/SWDIO function selected.

1: PB6 function selected.

• SYSIO7: PB7 or TCK/SWCLK Assignment

0: TCK/SWCLK function selected.

1: PB7 function selected.

• SYSIO12: PB12 or ERASE Assignment

0: ERASE function selected.

1: PB12 function selected.



22.9.5 Bus Matrix Write Protection Mode Register

Name: MATRIX_WPMR
Address: 0x400E03E4
Access: Read/Write

Access.	rtead/ville									
31	30	29	28	27	26	25	24			
	WPKEY									
23	22	21	20	19	18	17	16			
			WP	KEY						
15	14	13	12	11	10	9	8			
			WP	KEY						
7	6	5	4	3	2	1	0			
_	_	-	_	_	_	-	WPEN			

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x4D4154 ("MAT" in ASCII).

See Section 22.8 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x4D4154	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.

^{1:} Enables the write protection if WPKEY corresponds to 0x4D4154 ("MAT" in ASCII).

22.9.6 Bus Matrix Write Protection Status Register

Name: MATRIX_WPSR
Address: 0x400E03E8
Access: Read-only

Read-only						
30	29	28	27	26	25	24
_	_	_	_	_	-	_
22	21	20	19	18	17	16
		WPV	'SRC			
14	13	12	11	10	9	8
		WPV	'SRC			
6	5	4	3	2	1	0
_	_	_	_	_	_	WPVS
	30 - 22 14	30 29 — — — — — — — — — — — — — — — — — —	30 29 28 — — — — — — — — — — — — — — — — — —	30 29 28 27 22 21 20 19 WPVSRC 14 13 12 11 WPVSRC	30 29 28 27 26 22 21 20 19 18 WPVSRC 14 13 12 11 10 WPVSRC	30 29 28 27 26 25 22 21 20 19 18 17 WPVSRC 14 13 12 11 10 9 WPVSRC

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last write of the MATRIX_WPMR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



^{1:} A write protection violation has occurred since the last write of the MATRIX_WPMR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

23. Peripheral DMA Controller (PDC)

23.1 Description

The Peripheral DMA Controller (PDC) transfers data between on-chip serial peripherals and the target memories. The link between the PDC and a serial peripheral is operated by the AHB to APB bridge.

The user interface of each PDC channel is integrated into the user interface of the peripheral it serves. The user interface of mono-directional channels (receive-only or transmit-only) contains two 32-bit memory pointers and two 16-bit counters, one set (pointer, counter) for the current transfer and one set (pointer, counter) for the next transfer. The bidirectional channel user interface contains four 32-bit memory pointers and four 16-bit counters. Each set (pointer, counter) is used by the current transmit, next transmit, current receive and next receive.

Using the PDC decreases processor overhead by reducing its intervention during the transfer. This lowers significantly the number of clock cycles required for a data transfer, improving microcontroller performance.

To launch a transfer, the peripheral triggers its associated PDC channels by using transmit and receive signals. When the programmed data is transferred, an end of transfer interrupt is generated by the peripheral itself.


23.2 Embedded Characteristics

- Performs Transfers to/from APB Communication Serial Peripherals
- Supports Half-duplex and Full-duplex Peripherals
- Automatic Circular Buffer Mode
- Transfer Bus Error Report



23.3 Block Diagram

Figure 23-1. Block Diagram





23.4 Functional Description

23.4.1 Configuration

The PDC channel user interface enables the user to configure and control data transfers for each channel. The user interface of each PDC channel is integrated into the associated peripheral user interface.

The user interface of a serial peripheral, whether it is full- or half-duplex, contains four 32-bit pointers (RPR, RNPR, TPR, TNPR) and four 16-bit counter registers (RCR, RNCR, TCR, TNCR). However, the transmit and receive parts of each type are programmed differently: the transmit and receive parts of a full-duplex peripheral can be programmed at the same time, whereas only one part (transmit or receive) of a half-duplex peripheral can be programmed at a time.

32-bit pointers define the access location in memory for the current and next transfer, whether it is for read (transmit) or write (receive). 16-bit counters define the size of the current and next transfers. It is possible, at any moment, to read the number of transfers remaining for each channel.

The PDC has dedicated status registers which indicate if the transfer is enabled or disabled for each channel. The status for each channel is located in the associated peripheral status register. Transfers can be enabled and/or disabled by setting TXTEN/TXTDIS and RXTEN/RXTDIS in the peripheral's Transfer Control register.

At the end of a transfer, the PDC channel sends status flags to its associated peripheral. These flags are visible in the peripheral Status register (ENDRX, ENDTX, RXBUFF, and TXBUFE). Refer to Section 23.4.3 and to the associated peripheral user interface.

The peripheral where a PDC transfer is configured must have its peripheral clock enabled. The peripheral clock must be also enabled to access the PDC register set associated to this peripheral.

23.4.2 Memory Pointers

Each full-duplex peripheral is connected to the PDC by a receive channel and a transmit channel. Both channels have 32-bit memory pointers that point to a receive area and to a transmit area, respectively, in the target memory.

Each half-duplex peripheral is connected to the PDC by a bidirectional channel. This channel has two 32-bit memory pointers, one for current transfer and the other for next transfer. These pointers point to transmit or receive data depending on the operating mode of the peripheral.

Depending on the type of transfer (byte, half-word or word), the memory pointer is incremented respectively by 1, 2 or 4 bytes.

If a memory pointer address changes in the middle of a transfer, the PDC channel continues operating using the new address.

23.4.3 Transfer Counters

Each channel has two 16-bit counters, one for the current transfer and the one for the next transfer. These counters define the size of data to be transferred by the channel. The current transfer counter is decremented first as the data addressed by the current memory pointer starts to be transferred. When the current transfer counter reaches zero, the channel checks its next transfer counter. If the value of the next counter is zero, the channel stops transferring data and sets the appropriate flag. If the next counter value is greater than zero, the values of the next pointer/next counter are copied into the current pointer/current counter and the channel resumes the transfer, whereas next pointer/next counter get zero/zero as values. When the Circular buffer mode is activated, the register set {next counter, next pointer} is not reset when the next counter value is copied to the current counter, both next and current registers must be written to the same value. At the end of this transfer, the PDC channel sets the appropriate flags in the Peripheral Status register.

The following list gives an overview of how status register flags behave depending on the counters' values:

ENDRX flag is set when the PDC Receive Counter Register (PERIPH_RCR) reaches zero.



- RXBUFF flag is set when both PERIPH_RCR and the PDC Receive Next Counter Register (PERIPH_RNCR) reach zero.
- ENDTX flag is set when the PDC Transmit Counter Register (PERIPH_TCR) reaches zero.
- TXBUFE flag is set when both PERIPH_TCR and the PDC Transmit Next Counter Register (PERIPH_TNCR) reach zero.

These status flags are described in the Transfer Status Register (PERIPH_PTSR).

23.4.4 Data Transfers

The serial peripheral triggers its associated PDC channels' transfers using transmit enable (TXEN) and receive enable (RXEN) flags in the transfer control register integrated in the peripheral's user interface.

When the peripheral receives external data, it sends a Receive Ready signal to its PDC receive channel which then requests access to the Matrix. When access is granted, the PDC receive channel starts reading the peripheral Receive Holding register (RHR). The read data are stored in an internal buffer and then written to memory.

When the peripheral is about to send data, it sends a Transmit Ready to its PDC transmit channel which then requests access to the Matrix. When access is granted, the PDC transmit channel reads data from memory and transfers the data to the Transmit Holding register (THR) of its associated peripheral. The same peripheral sends data depending on its mechanism.

In case of invalid memory address resulting from a badly programmed PDC transmit or receive pointer, the bus matrix does not perform the requested access and signals a bus error to the PDC. This transfer bus error drives the PERIPH_PTSR.ERR bit high to flag the error in the Transfer Status Register.

23.4.5 PDC Flags and Peripheral Status Register

Each peripheral connected to the PDC sends out receive ready and transmit ready flags and the PDC returns flags to the peripheral. All these flags are only visible in the peripheral's Status register.

Depending on whether the peripheral is half- or full-duplex, the flags belong to either one single channel or two different channels.

23.4.5.1 Receive Transfer End

The receive transfer end flag is set when PERIPH_RCR reaches zero and the last data has been transferred to memory.

This flag is reset by writing a non-zero value to PERIPH_RCR or PERIPH_RNCR.

23.4.5.2 Transmit Transfer End

The transmit transfer end flag is set when PERIPH_TCR reaches zero and the last data has been written to the peripheral THR.

This flag is reset by writing a non-zero value to PERIPH TCR or PERIPH TNCR.

23.4.5.3 Receive Buffer Full

The receive buffer full flag is set when PERIPH_RCR reaches zero, with PERIPH_RNCR also set to zero and the last data transferred to memory.

This flag is reset by writing a non-zero value to PERIPH_TCR or PERIPH_TNCR.

23.4.5.4 Transmit Buffer Empty

The transmit buffer empty flag is set when PERIPH_TCR reaches zero, with PERIPH_TNCR also set to zero and the last data written to peripheral THR.

This flag is reset by writing a non-zero value to PERIPH TCR or PERIPH TNCR.



23.5 Peripheral DMA Controller (PDC) User Interface

Table 23-1. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Receive Pointer Register	PERIPH ⁽¹⁾ _RPR	Read/Write	0
0x04	Receive Counter Register	PERIPH_RCR	Read/Write	0
0x08	Transmit Pointer Register	PERIPH_TPR	Read/Write	0
0x0C	Transmit Counter Register	PERIPH_TCR	Read/Write	0
0x10	Receive Next Pointer Register	PERIPH_RNPR	Read/Write	0
0x14	Receive Next Counter Register	PERIPH_RNCR	Read/Write	0
0x18	Transmit Next Pointer Register	PERIPH_TNPR	Read/Write	0
0x1C	Transmit Next Counter Register	PERIPH_TNCR	Read/Write	0
0x20	Transfer Control Register	PERIPH_PTCR	Write-only	_
0x24	Transfer Status Register	PERIPH_PTSR	Read-only	0

Note: 1. PERIPH: Ten registers are mapped in the peripheral memory space at the same offset. These can be defined by the user depending on the function and the desired peripheral.

23.5.1 Receive Pointer Register

Name: PERIPH_RPR

Access: Read/Write

31	30	29	28	27	26	25	24			
	RXPTR									
23	22	21	20	19	18	17	16			
	RXPTR									
15	14	13	12	11	10	9	8			
			RX	PTR						
7	6	5	4	3	2	1	0			
			RX	PTR						

• RXPTR: Receive Pointer Register

RXPTR must be set to receive buffer address.

When a half-duplex peripheral is connected to the PDC, RXPTR = TXPTR.



23.5.2 Receive Counter Register

Name: PERIPH_RCR
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
			RX	CTR			
7	6	5	4	3	2	1	0
			RX	CTR			

• RXCTR: Receive Counter Register

RXCTR must be set to receive buffer size.

When a half-duplex peripheral is connected to the PDC, RXCTR = TXCTR.

0: Stops peripheral data transfer to the receiver.

1–65535: Starts peripheral data transfer if the corresponding channel is active.

23.5.3 Transmit Pointer Register

Name: PERIPH_TPR
Access: Read/Write

31	30	29	28	27	26	25	24			
	TXPTR									
23	22	21	20	19	18	17	16			
	TXPTR									
15	14	13	12	11	10	9	8			
			TXI	PTR						
7	6	5	4	3	2	1	0			
			TXI	PTR						

• TXPTR: Transmit Counter Register

TXPTR must be set to transmit buffer address.

When a half-duplex peripheral is connected to the PDC, RXPTR = TXPTR.



23.5.4 Transmit Counter Register

Name: PERIPH_TCR Access: Read/Write 30 29 31 28 27 26 25 24

_	_	1	ı	1	1	1	_			
23	22	21	20	19	18	17	16			
_	_	-	1	-	-	-	_			
15	14	13	12	11	10	9	8			
			TXC	CTR						
7	6	5	4	3	2	1	0			
	TXCTR									

• TXCTR: Transmit Counter Register

TXCTR must be set to transmit buffer size.

When a half-duplex peripheral is connected to the PDC, RXCTR = TXCTR.

0: Stops peripheral data transfer to the transmitter.

1–65535: Starts peripheral data transfer if the corresponding channel is active.

23.5.5 Receive Next Pointer Register

Name: PERIPH_RNPR

Access: Read/Write

31	30	29	28	27	26	25	24			
RXNPTR										
23	22	21	20	19	18	17	16			
	RXNPTR									
15	14	13	12	11	10	9	8			
			RXN	IPTR						
7	6	5	4	3	2	1	0			
			RXN	IPTR						

• RXNPTR: Receive Next Pointer

RXNPTR contains the next receive buffer address.

When a half-duplex peripheral is connected to the PDC, RXNPTR = TXNPTR.



23.5.6 Receive Next Counter Register

Name: PERIPH_RNCR

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	-	-	_	_
15	14	13	12	11	10	9	8
			RXN	CTR			
7	6	5	4	3	2	1	0
			RXN	CTR			

• RXNCTR: Receive Next Counter

RXNCTR contains the next receive buffer size.

When a half-duplex peripheral is connected to the PDC, RXNCTR = TXNCTR.

23.5.7 Transmit Next Pointer Register

Name: PERIPH_TNPR

Access: Read/Write

31	30	29	28	27	26	25	24			
	TXNPTR									
23	22	21	20	19	18	17	16			
	TXNPTR									
15	14	13	12	11	10	9	8			
TXNPTR										
7	6	5	4	3	2	1	0			
	TXNPTR									

• TXNPTR: Transmit Next Pointer

TXNPTR contains the next transmit buffer address.

When a half-duplex peripheral is connected to the PDC, RXNPTR = TXNPTR.



23.5.8 Transmit Next Counter Register

Name: PERIPH_TNCR

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
_	_	-	1	_	_	-	_	
15	14	13	12	11	10	9	8	
TXNCTR								
7	6	5	4	3	2	1	0	
TXNCTR								

• TXNCTR: Transmit Counter Next

TXNCTR contains the next transmit buffer size.

When a half-duplex peripheral is connected to the PDC, RXNCTR = TXNCTR.

23.5.9 Transfer Control Register

Name: PERIPH PTCR

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	ERRCLR
23	22	21	20	19	18	17	16
_	_	_	_	TXCBDIS	TXCBEN	RXCBDIS	RXCBEN
15	14	13	12	11	10	9	8
_	_	_	_	_	_	TXTDIS	TXTEN
7	6	5	4	3	2	1	0
_	_	_	_	_	_	RXTDIS	RXTEN

RXTEN: Receiver Transfer Enable

0: No effect.

When a half-duplex peripheral is connected to the PDC, enabling the receiver channel requests automatically disables the transmitter channel requests. It is forbidden to set both TXTEN and RXTEN for a half-duplex peripheral.

RXTDIS: Receiver Transfer Disable

0: No effect.

1: Disables the PDC receiver channel requests.

When a half-duplex peripheral is connected to the PDC, disabling the receiver channel requests also disables the transmitter channel requests.

• TXTEN: Transmitter Transfer Enable

0: No effect.

1: Enables the PDC transmitter channel requests.

When a half-duplex peripheral is connected to the PDC, it enables the transmitter channel requests only if RXTEN is not set. It is forbidden to set both TXTEN and RXTEN for a half-duplex peripheral.

• TXTDIS: Transmitter Transfer Disable

0: No effect.

1: Disables the PDC transmitter channel requests.

When a half-duplex peripheral is connected to the PDC, disabling the transmitter channel requests disables the receiver channel requests.

• RXCBEN: Receiver Circular Buffer Enable

0: No effect.

1: Enables the PDC circular buffer for the receiver operation.

RXCBDIS: Receiver Circular Buffer Disable

0: No effect.

1: Disables the PDC circular buffer for the receiver operation.



^{1:} Enables PDC receiver channel requests if RXTDIS is not set.

• TXCBEN: Transmitter Circular Buffer Enable

- 0: No effect.
- 1: Enables the PDC circular buffer for the transmitter operation.

• TXCBDIS: Transmitter Circular Buffer Disable

- 0: No effect.
- 1: Enables the PDC circular buffer for the transmitter operation.
- ERRCLR: Transfer Bus Error Clear
- 0: No effect.
- 1: Clears the transfer bus error status bit.



23.5.10 Transfer Status Register

Name: PERIPH_PTSR

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	ERR
23	22	21	20	19	18	17	16
_	_	_	_	_	TXCBEN	_	RXCBEN
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	TXTEN
7	6	5	4	3	2	1	0

• RXTEN: Receiver Transfer Enable

0: PDC receiver channel requests are disabled.

1: PDC receiver channel requests are enabled.

• TXTEN: Transmitter Transfer Enable

0: PDC transmitter channel requests are disabled.

1: PDC transmitter channel requests are enabled.

RXCBEN: Receiver Circular Buffer Enable

0: PDC Receiver circular buffer mode is disabled.

1: PDC Receiver circular buffer mode is enabled.

• TXCBEN: Transmitter Circular Buffer Enable

0: PDC Transmitter circular buffer mode is disabled.

1: PDC Transmitter circular buffer mode is enabled.

• ERR: Transfer Bus Error

0: PDC accesses are performed on valid memory address since the last write of ERRCLR bit in PERIPH_PTCR.

1: PDC transmit or receive pointer (or next pointer) is programmed with an invalid memory address since the last write of ERRCLR bit in PERIPH_PTCR.



24. Clock Generator

24.1 Description

The Clock Generator user interface is embedded within the Power Management Controller and is described in Section 25.17 "Power Management Controller (PMC) User Interface". However, the Clock Generator registers are named CKGR .

24.2 Embedded Characteristics

The Clock Generator is made up of:

- A low-power 32768 Hz crystal oscillator with Bypass mode
- A low-power embedded 32 kHz (typical) RC oscillator
- A 3 to 20 MHz crystal or ceramic resonator-based oscillator, which can be bypassed.
- A factory-trimmed embedded RC oscillator. Three output frequencies can be selected: 8/16/24 MHz. By default 8 MHz is selected.
- A 24 to 48 MHz programmable PLL (input from 32 to 1000 KHz), capable of providing the clock MCK to the processor and to the peripherals.


It provides the following clocks:

- SLCK, the slow clock, which is the only permanent clock within the system.
- MAINCK is the output of the main clock oscillator selection: either the crystal or ceramic resonator-based oscillator or 8/16/24 MHz RC oscillator.
- PLLACK is the output of the 24 to 48 MHz programmable PLL (PLLA).



24.3 Block Diagram

Figure 24-1. Clock Generator Block Diagram





24.4 Slow Clock

The Supply Controller embeds a slow clock generator that is supplied with the VDDIO power supply. As soon as VDDIO is supplied, both the 32768 Hz crystal oscillator and the embedded 32 kHz (typical) RC oscillator are powered up, but only the RC oscillator is enabled. This allows the slow clock to be valid in a short time (about 100 µs).

The slow clock is generated either by the 32768 Hz crystal oscillator or by the embedded 32 kHz (typical) RC oscillator.

The selection of the slow clock source is made via the XTALSEL bit in the Supply Controller Control Register (SUPC_CR).

The OSCSEL bit of the Supply Controller Status Register (SUPC_SR) and the OSCSELS bit of the PMC Status Register (PMC_SR) report which oscillator is selected as the slow clock source. PMC_SR.OSCSELS informs when the switch sequence initiated by a new value written in SUPC_CR.XTALSEL is done.

24.4.1 Embedded 32 kHz (typical) RC Oscillator

By default, the embedded 32 kHz (typical) RC oscillator is enabled and selected. The user has to take into account the possible drifts of this oscillator. More details are given in the section "DC Characteristics".


This oscillator is disabled by clearing the SUPC_CR.XTALSEL.

24.4.2 32768 Hz Crystal Oscillator

The Clock Generator integrates a low-power 32768 Hz crystal oscillator. To use this oscillator, the XIN32 and XOUT32 pins must be connected to a 32768 Hz crystal. Two external capacitors must be wired as shown in Figure 24-2. More details are given in the section "DC Characteristics".

Note that the user is not obliged to use the 32768 Hz crystal oscillator and can use the 32 kHz (typical) RC oscillator instead.

Figure 24-2. Typical 32768-Hz Crystal Oscillator Connection



The 32768 Hz crystal oscillator provides a more accurate frequency than the 32 kHz (typical) RC oscillator.

To select the 32768 Hz crystal oscillator as the source of the slow clock, the bit SUPC_CR.XTALSEL must be set. This results in a sequence which first configures the PIO lines multiplexed with XIN32 and XOUT32 to be driven by the slow clock oscillator, then enables the 32768 Hz crystal oscillator and then disables the 32 kHz (typical) RC oscillator to save power. The switch of the slow clock source is glitch-free.

Reverting to the 32 kHz (typical) RC oscillator is only possible by shutting down the VDDIO power supply. If the user does not need the 32768 Hz crystal oscillator, the XIN32 and XOUT32 pins can be left unconnected since by default the XIN32 and XOUT32 system I/O pins are in PIO input mode with pull-up after reset.


The user can also set the 32768 Hz crystal oscillator in Bypass mode instead of connecting a crystal. In this case, the user must provide the external clock signal on XIN32. The input characteristics of the XIN32 pin are given in the section "Electrical Characteristics". To enter Bypass mode, the OSCBYPASS bit of the Supply Controller Mode Register (SUPC_MR) must be set prior to setting SUPC_CR.XTALSEL.



24.5 Main Clock

Figure 24-3 shows the main clock block diagram.

Figure 24-3. Main Clock Block Diagram



The main clock has two sources:

- A 8/16/24 MHz RC oscillator with a fast start-up time and that is selected by default to start the system
- A 3 to 20 MHz crystal or ceramic resonator-based oscillator which can be bypassed

24.5.1 Embedded 8/16/24 MHz RC Oscillator

After reset, the 8/16/24 MHz RC oscillator is enabled with the 8 MHz frequency selected. This oscillator is selected as the source of MAINCK. MAINCK is the default clock selected to start the system.

The 8/16/24 MHz RC oscillator frequencies are calibrated in production except for the lowest frequency which is not calibrated.

Refer to the section "DC Characteristics".



The software can disable or enable the 8/16/24 MHz RC oscillator with the MOSCRCEN bit in the Clock Generator Main Oscillator Register (CKGR_MOR).

The output frequency of the RC oscillator can be selected among 8/16/24 MHz. The selection is done via the CKGR_MOR.MOSCRCF field. When changing the frequency selection, the MOSCRCS bit in the Power Management Controller Status Register (PMC_SR) is automatically cleared and MAINCK is stopped until the oscillator is stabilized. Once the oscillator is stabilized, MAINCK restarts and PMC_SR.MOSCRCS is set.

When disabling the main clock by clearing the CKGR_MOR.MOSCRCEN bit, the PMC_SR.MOSCRCS bit is automatically cleared, indicating the main clock is off.

Setting the MOSCRCS bit in the Power Management Controller Interrupt Enable Register (PMC_IER) can trigger an interrupt to the processor.

When main clock (MAINCK) is not used to drive the processor and frequency monitor (SLCK or PLLACK is used instead), it is recommended to disable the 8/16/24 MHz RC oscillator and 3 to 20 MHz crystal oscillator.

The CAL8, CAL16 and CAL24 values in the PMC Oscillator Calibration Register (PMC_OCR) are the default values set by Atmel during production. These values are stored in a specific Flash memory area different from the memory plane for code. These values cannot be modified by the user and cannot be erased by a Flash erase command or by the ERASE pin. Values written by the user application in PMC_OCR are reset after each power up or peripheral reset.

24.5.2 8/16/24 MHz RC Oscillator Clock Frequency Adjustment

It is possible for the user to adjust the 8/16/24 MHz RC oscillator frequency through PMC_OCR. By default, SEL8/16/24 bits are cleared, so the RC oscillator will be driven with Flash calibration bits which are programmed during chip production.

The user can adjust the trimming of the 8/16/24 MHz RC oscillator through this register. This can be used to compensate derating factors such as temperature and voltage, thus providing greater accuracy.

In order to calibrate the RC oscillator lower frequency, SEL8 bit must be set to 1 and a frequency value must be configured in the field CAL8. Likewise, SEL16/24 bit must be set to 1 and a trim value must be configured in the field CAL16/24 in order to adjust the other frequencies of the RC oscillator.

It is possible to adjust the RC oscillator frequency while operating from this clock. For example, when running on lowest frequency it is possible to change the CAL8 value if PMC_OCR.SEL8 bit is set.

At any time, it is possible to restart a measurement of the frequency of the selected clock via the RCMEAS bit in Main Clock Frequency Register (CKGR_MCFR). Thus, when CKGR_MCFR.MAINFRDY reads 1, another read access on CKGR_MCFR provides an image of the frequency on CKGR_MCFR.MAINF field. The software can calculate the error with an expected frequency and correct the CAL8 (or CAL16/CAL24) field accordingly. This may be used to compensate frequency drift due to derating factors such as temperature and/or voltage.

24.5.3 3 to 20 MHz Crystal or Ceramic Resonator-based Oscillator

After reset, the 3 to 20 MHz crystal or ceramic resonator-based oscillator is disabled and is not selected as the source of MAINCK.

As the source of MAINCK, the 3 to 20 MHz crystal or ceramic resonator-based oscillator provides a very precise frequency. The software enables or disables this oscillator in order to reduce power consumption via CKGR_MOR.MOSCXTEN.

When disabling this oscillator by clearing the CKGR_MOR.MOSCXTEN, PMC_SR.MOSCXTS is automatically cleared, indicating the 3 to 20 MHz crystal oscillator is off.

When enabling this oscillator, the user must initiate the start-up time counter. The start-up time depends on the characteristics of the external device connected to this oscillator.



When CKGR_MOR.MOSCXTEN and CKGR_MOR.MOSCXTST are written to enable this oscillator, the XIN and XOUT pins are automatically switched into Oscillator mode. PMC_SR.MOSCXTS is cleared and the counter starts counting down on the slow clock divided by 8 from the CKGR_MOR.MOSCXTST value. Since the CKGR_MOR.MOSCXTST value is coded with 8 bits, the maximum start-up time is about 62 ms.

When the start-up time counter reaches 0, PMC_SR.MOSCXTS is set, indicating that the 3 to 20 MHz crystal oscillator is stabilized. Setting the MOSCXTS bit in the Interrupt Mask Register (PMC_IMR) can trigger an interrupt to the processor.

24.5.4 Main Clock Source Selection

The user can select the source of the main clock from either the 8/16/24 MHz RC oscillator, the 3 to 20 MHz crystal oscillator or the ceramic resonator-based oscillator.

The advantage of the 8/16/24 MHz RC oscillator is its fast start-up time. By default, this oscillator is selected to start the system and when entering Wait mode.

The advantage of the 3 to 20 MHz crystal oscillator or ceramic resonator-based oscillator is its precise frequency.

The selection of the oscillator is made by writing CKGR_MOR.MOSCSEL. The switch of the main clock source is glitch-free, so there is no need to run out of SLCK, PLLACK in order to change the selection. PMC SR.MOSCSELS indicates when the switch sequence is done.

Setting PMC_IMR.MOSCSELS triggers an interrupt to the processor.

Enabling the 8/16/24 MHz RC oscillator (MOSCRCEN = 1) and changing its frequency (MOSCCRF) at the same time is not allowed.

This oscillator must be enabled first and its frequency changed in a second step.

24.5.5 Bypassing the 3 to 20 MHz Crystal Oscillator

Prior to bypassing the 3 to 20 MHz crystal oscillator, the external clock frequency provided on the XIN pin must be stable and within the values specified in the XIN Clock characteristics in the section "Electrical Characteristics".

The sequence is as follows:

- 1. Ensure that an external clock is connected on XIN.
- 2. Enable the bypass by writing a 1 to CKGR MOR.MOSCXTBY.
- 3. Disable the 3 to 20 MHz crystal oscillator by writing a 0 to bit CKGR MOR.MOSCXTEN.

24.5.6 Main Clock Frequency Counter

The frequency counter is managed by CKGR_MCFR.

During the measurement period, the frequency counter increments at the main clock speed.

A measurement is started in the following cases:

- When the RCMEAS bit of CKGR MCFR is written to 1.
- When the 8/16/24 MHz RC oscillator is selected as the source of main clock and when this oscillator becomes stable (i.e., when the MOSCRCS bit is set)
- When the 3 to 20 MHz crystal or ceramic resonator-based oscillator is selected as the source of main clock and when this oscillator becomes stable (i.e., when the MOSCXTS bit is set)
- When the main clock source selection is modified

The measurement period ends at the 16th falling edge of slow clock, the MAINFRDY bit in CKGR_MCFR is set and the counter stops counting. Its value can be read in the MAINF field of CKGR_MCFR and gives the number of clock cycles during 16 periods of slow clock, so that the frequency of the 8/16/24 MHz RC oscillator or 3 to 20 MHz crystal or ceramic resonator-based oscillator can be determined.



24.5.7 Switching Main Clock between the RC Oscillator and the Crystal Oscillator

When switching the source of the main clock between the RC oscillator and the crystal oscillator, both oscillators must be enabled. After completion of the switch, the unused oscillator can be disabled.

If switching to the crystal oscillator, a check must be carried out to ensure that the oscillator is present and that its frequency is valid. Follow the sequence below:

- 1. Select the slow clock as MCK by configuring bit CSS = 0 in the Master Clock Register (PMC_MCKR)).
- 2. Wait for PMC_SR.MCKRDY flag in PMC_SR to rise.
- 3. Enable the crystal oscillator by setting CKGR_MOR.MOSCXTEN. Configure the CKGR_MOR. MOSCXTST field with the crystal oscillator start-up time as defined in the section "Electrical Characteristics".
- 4. Wait for PMC_SR.MOSCXTS flag to rise, indicating the end of a start-up period of the crystal oscillator.
- 5. Select the crystal oscillator as the source of the main clock by setting CKGR MOR.MOSCSEL.
- 6. Read CKGR MOR.MOSCSEL until its value equals 1.
- 7. Check the status of PMC_SR.MOSCSELS flag:
 - If MOSCSELS = 1: There is a crystal oscillator connected.
 - a. Initiate a new frequency measurement by setting CKGR_MCFR.RCMEAS.
 - b. Read CKGR_MCFR.MAINFRDY until its value equals 1.
 - c. Read CKGR_MCFR.MAINF and compute the value of the crystal frequency.
 - d. If the MAINF value is valid, the main clock can be switched to the crystal oscillator.
 - If MOSCSELS = 0:
 - a. There is no crystal oscillator connected or the crystal oscillator is out of specification.
 - b. Select the RC oscillator as the source of the main clock by clearing CKGR_MOR.MOSCSEL.




24.6 Divider and PLL Block

The device features one PLL block that permits a wide range of frequencies to be selected on either the master clock, the processor clock or the programmable clock outputs.

Figure 24-4 shows the block diagram of the PLL block.

Figure 24-4. PLL Block Diagram



24.6.1 Phase Lock Loop Programming

The PLL (PLLA) allows multiplication of the SLCK clock source. The PLL clock signal has a frequency that depends on the respective source signal frequency and MUL (MULA) and PLLEN (PLLAEN). The factor applied to the source signal frequency is MUL + 1. When MUL is written to 0 or PLLEN = 0, the PLL is disabled and its power consumption is saved. Note that there is a delay of two SLCK clock cycles between the disable command and the real disable of the PLL. Re-enabling the PLL can be performed by writing a value higher than 0 in the MUL field and PLLAEN higher than 0.

Whenever the PLL is re-enabled or one of its parameters is changed, the LOCK (LOCKA) bit in PMC_SR is automatically cleared. The values written in the PLLCOUNT field (PLLACOUNT) in CKGR_PLLR (CKGR_PLLAR) are loaded in the PLL counter. The PLL counter then decrements at the speed of the slow clock until it reaches 0. At this time, the LOCK bit is set in PMC_SR and can trigger an interrupt to the processor. The user has to load the number of slow clock cycles required to cover the PLL transient time into the PLLCOUNT field.

The PLL clock can be divided by 2 by writing the PLLDIV2 (PLLADIV2) bit in PMC MCKR.

To avoid programming the PLL with a multiplication factor that is too high, the user can saturate the multiplication factor value sent to the PLL by setting the PLLA_MMAX field in PMC_PMMR.

It is prohibited to change the frequency of the 8/16/24 MHz RC oscillator or to change the source of the main clock in CKGR MOR while the master clock source is the PLL.

The user must:

- 1. Switch on the 8/16/24 MHz RC oscillator by writing a 1 to the CSS field of PMC MCKR.
- 2. Change the frequency (MOSCRCF) or oscillator selection (MOSCSEL) in CKGR MOR.
- 3. Wait for MOSCRCS (if frequency changes) or MOSCSELS (if oscillator selection changes) in PMC_SR.
- 4. Disable and then enable the PLL.
- 5. Wait for the LOCK flag in PMC SR.
- 6. Switch back to the PLL by writing the appropriate value to the CSS field of PMC MCKR.



25. Power Management Controller (PMC)

25.1 Description

The Power Management Controller (PMC) optimizes power consumption by controlling all system and user peripheral clocks. The PMC enables/disables the clock inputs to many of the peripherals and the Cortex-M4 processor.

The Supply Controller selects either the embedded 32 kHz RC oscillator or the 32768 Hz crystal oscillator. The unused oscillator is disabled automatically so that power consumption is optimized.

By default, at startup, the chip runs out of the master clock using the 8/16/24 MHz RC oscillator running at 8 MHz.

The user can trim the 16 and 24 MHz RC oscillator frequencies by software.

25.2 Embedded Characteristics

The PMC provides the following clocks:

- MCK, the Master Clock, programmable from a few hundred Hz to the maximum operating frequency of the device. It is available to the modules running permanently, such as the Enhanced Embedded Flash Controller.
- Processor Clock (HCLK), automatically switched off when entering the processor in Sleep Mode
- Free-running processor Clock (FCLK)
- The Cortex-M4 SysTick external clock
- Peripheral Clocks, provided to the embedded peripherals (USART, SPI, TWI, TC, etc.) and independently controllable.
- Programmable Clock Outputs (PCKx), selected from the clock generator outputs to drive the device PCK pins


The PMC also provides the following features on clocks:

- A 3 to 20 MHz crystal oscillator clock failure detector
- A frequency counter on main clock
- An on-the-fly adjustable 8/16/24 MHz RC oscillator frequency
- Asynchronous partial wake-up (SleepWalking[™]) for UART0, UART1, TWI0



25.3 Block Diagram

Figure 25-1. General Clock Block Diagram



25.4 Master Clock Controller

The Master Clock Controller provides selection and division of the master clock (MCK). MCK is the source clock of the peripheral clocks. The master clock is selected from one of the clocks provided by the Clock Generator.


Selecting the slow clock provides a slow clock signal to the whole device. Selecting the main clock saves power consumption of the PLL. The Master Clock Controller is made up of a clock selector and a prescaler.

The master clock selection is made by writing the CSS field (Clock Source Selection) in PMC_MCKR. The prescaler supports the division by a power of 2 of the selected clock between 1 and 64, and the division by 3. The PRES field in PMC_MCKR programs the prescaler.

Each time PMC_MCKR is written to define a new master clock, the MCKRDY bit is cleared in PMC_SR. It reads 0 until the master clock is established. Then, the MCKRDY bit is set and can trigger an interrupt to the processor. This feature is useful when switching from a high-speed clock to a lower one to inform the software when the change is actually done.



Figure 25-2. Master Clock Controller



25.5 Processor Clock Controller

The PMC features a Processor Clock Controller (HCLK) that implements the processor Sleep mode. These processor clock can be disabled by executing the WFI (WaitForInterrupt) or the WFE (WaitForEvent) processor instruction while the LPM bit is at 0 in the PMC Fast Startup Mode Register (PMC FSMR).

The Processor Clock Controller HCLK is enabled after a reset and is automatically re-enabled by any enabled interrupt. The processor Sleep mode is entered by disabling the processor clock, which is automatically re-enabled by any enabled fast or normal interrupt, or by the reset of the product.

When processor Sleep mode is entered, the current instruction is finished before the clock is stopped, but this does not prevent data transfers from other masters of the system bus.

25.6 SysTick Clock

The SysTick calibration value is fixed to 6000 which allows the generation of a time base of 1 ms with SysTick clock to the maximum frequency on MCK divided by 8.

25.7 Peripheral Clock Controller

The PMC controls the clocks of each embedded peripheral by means of the Peripheral Clock Controller. The user can individually enable and disable the clock on the peripherals.

The user can also enable and disable these clocks by writing Peripheral Clock Enable 0 (PMC_PCER0), Peripheral Clock Disable 0 (PMC_PCDR0). The status of the peripheral clock activity can be read in the Peripheral Clock Status Register (PMC_PCSR0).

When a peripheral clock is disabled, the clock is immediately stopped. The peripheral clocks are automatically disabled after a reset.

To stop a peripheral, it is recommended that the system software wait until the peripheral has executed its last programmed operation before disabling the clock. This is to avoid data corruption or erroneous behavior of the system.

The bit number within the Peripheral Clock Control registers (PMC_PCER0, PMC_PCDR0, and PMC_PCSR0) is the Peripheral Identifier defined at the product level. The bit number corresponds to the interrupt source number assigned to the peripheral.

25.8 Asynchronous Partial Wake-up (SleepWalking)

25.8.1 Description

The asynchronous partial wake-up (SleepWalking) wakes up a peripheral in a fully asynchronous way when activity is detected on the communication line. Moreover, under some user configurable conditions, the asynchronous partial wake-up can trigger an exit of the system from Wait mode (full system wake-up).




The asynchronous partial wake-up function automatically manages the peripheral clock. It improves the overall power consumption of the system by clocking peripherals only when needed.

Only the following peripherals can be configured with asynchronous partial wake-up: UART0, UART1, TWI0.

The peripheral selected for asynchronous partial wake-up must be first configured so that its clock is enabled by setting the appropriate PIDx bit in PMC_PCERx.

When the system is in Wait mode, all clocks of the system (except SLCK) are stopped. When an asynchronous clock request from a peripheral occurs, the PMC partially wakes up the system to feed the clock only to this peripheral. The rest of the system is not fed with the clock, thus optimizing power consumption. Finally, depending on user-configurable conditions, the peripheral either wakes up the whole system if these conditions are met or stops the peripheral clock until the next clock request. If a wake-up request occurs, the Asynchronous Partial Wake-up mode is automatically disabled until the user instructs the PMC to enable asynchronous partial wake-up. This is done by setting PIDx in the PMC SleepWalking Enable Register (PMC_SLPWK_ER).

Figure 25-3. SleepWalking During Wait Mode




When the system is in Active mode, peripherals enabled for asynchronous partial wake-up have their respective clocks stopped until the peripherals request a clock. When a peripheral requests the clock, the PMC provides the clock without CPU intervention.

The triggering of the peripheral clock request depends on conditions which can be configured for each peripheral. If these conditions are met, the peripheral asserts a request to the PMC. The PMC disables the Asynchronous Partial Wake-up mode of the peripheral and provides the clock to the peripheral until the user instructs the PMC to re-enable partial wake-up on the peripheral. This is done by setting PIDx in the PMC_SLPWK_ER.

If the conditions are not met, the peripheral clears the clock request and PMC stops the peripheral clock until the clock request is re-asserted by the peripheral.

Figure 25-4. SleepWalking During Active Mode





25.8.2 Configuration Procedure

Before configuring the asynchronous partial wake-up (SleepWalking) function of a peripheral, check that the PIDx bit in the PMC Peripheral Clock Status Register (PMC_PCSR) is set. This ensures that the peripheral clock is enabled.

To enable the asynchronous partial wake-up (SleepWalking) function of a peripheral, follow the steps below:

- 1. Check that the corresponding PIDx bit in the PMC SleepWalking Activity Status Register (PMC_SLPWK_ASR) is cleared. This ensures that the peripheral has no activity in progress.
- 2. Enable the asynchronous partial wake-up function of the peripheral by writing a one to the corresponding PIDx bit in the PMC SLPWK ER.
- 3. Check that the corresponding PIDx bit in PMC_SLPWK_ASR is cleared. This ensures that no activity has started during the enable phase.
- 4. In the PMC_SLPWK_ASR, if the corresponding PIDx bit is set, the asynchronous partial wake-up function must be immediately disabled by writing a one to the PIDx bit in the PMC SleepWalking Disable Register (PMC_SLPWK_DR). Wait for the end of peripheral activity before reinitializing the procedure.

 If the corresponding PIDx bit is cleared, the peripheral clock is disabled and the system can now be placed

Before entering Wait mode, check that all the PIDx bits in PMC_SLPWK_ASR are cleared. This ensures that none of the peripherals has any activity in progress.

Note: When asynchronous partial wake-up (SleepWalking) of a peripheral is enabled and the core is running (system not in Wait mode), the peripheral must not be accessed before a wake-up of the peripheral is performed.

25.9 Free-Running Processor Clock

The free-running processor clock (FCLK)used for sampling interrupts and clocking debug blocks ensures that interrupts can be sampled, and sleep events can be traced, while the processor is sleeping. It is connected to master clock (MCK).

25.10 Programmable Clock Output Controller

The PMC controls three signals to be output on external pins, PCKx. Each signal can be independently programmed via the Programmable Clock Registers (PMC_PCKx).

PCKx can be independently selected between the slow clock (SLCK), the main clock (MAINCK), the PLLA clock (PLLACK), and the master clock (MCK) by writing the CSS field in PMC_PCKx. Each output signal can also be divided by a power of 2 between 1 and 64 by writing the PRES (Prescaler) field in PMC_PCKx.

Each output signal can be enabled and disabled by writing a 1 to the corresponding PCKx bit of PMC_SCER and PMC_SCDR, respectively. Status of the active programmable output clocks are given in the PCKx bits of PMC_SCSR.

The PCKRDYx status flag in PMC_SR indicates that the programmable clock is actually what has been programmed in the programmable clock registers.

As the Programmable Clock Controller does not manage with glitch prevention when switching clocks, it is strongly recommended to disable the programmable clock before any configuration change and to re-enable it after the change is actually performed.

25.11 Fast Startup

At exit from Wait mode, the device allows the processor to restart in less than 5 microseconds only if the C-code function that manages the Wait mode entry and exit is linked to and executed from on-chip SRAM.

The fast startup time cannot be achieved if the first instruction after an exit is located in the embedded Flash.



If fast startup is not required, or if the first instruction after a Wait mode exit is located in embedded Flash, see Section 25.12 "Startup from Embedded Flash".

Prior to instructing the device to enter Wait mode:

- Select the 8/16/24 MHz RC oscillator as the master clock source (the CSS field in PMC_MCKR must be written to 1).
- 2. Disable the PLL if enabled.
- 3. Wait for two SLCK clock cycles.
- 4. Clear the internal wake-up sources.

The system enters Wait mode either by setting the WAITMODE bit in CKGR_MOR, or by executing the WaitForEvent (WFE) instruction of the processor while the LPM bit is at 1 in PMC_FSMR. Immediately after setting the WAITMODE bit or using the WFE instruction, wait for the MCKRDY bit to be set in PMC_SR.

A fast startup is enabled upon the detection of a programmed level on one the wake-up input pins WKUPx (up to 16 inputs, see Peripheral Signal Multiplexing on I/O Lines section for exact number) or upon an active alarm from the RTC and RTT. The polarity of each wake-up input is programmable by writing the PMC Fast Startup Polarity Register (PMC_FSPR).


The fast startup circuitry, as shown in Figure 25-5, is fully asynchronous and provides a fast startup signal to the PMC. As soon as the fast startup signal is asserted, the embedded 8/16/24 MHz RC oscillator restarts automatically.

When entering Wait mode, the embedded Flash can be placed in one of the Low-power modes (Deep-power-down or Standby modes) depending on the configuration of the FLPM field in the PMC_FSMR. The FLPM field can be programmed at anytime and its value will be applied to the next Wait mode period.

The power consumption reduction is optimal when configuring 1 (Deep-power-down mode) in field FLPM. If 0 is programmed (Standby mode), the power consumption is slightly higher than in Deep-power-down mode.

When programming 2 in field FLPM, the Wait mode Flash power consumption is equivalent to that of the Active mode when there is no read access on the Flash.

Figure 25-5. Fast Startup Circuitry





Each wake-up input pin and alarm can be enabled to generate a fast startup event by setting the corresponding bit in PMC FSMR.

The user interface does not provide any status for fast startup, but the user can easily recover this information by reading the PIO Controller and the status registers of the RTC and RTT.

25.12 Startup from Embedded Flash

The inherent start-up time of the embedded Flash cannot provide a fast startup of the system.

If system fast start-up time is not required, the first instruction after a Wait mode exit can be located in the embedded Flash. Under these conditions, prior to entering Wait mode, the Flash controller must be programmed to perform access in 0 wait-state. Refer to the section "Enhanced Embedded Flash Controller (EEFC)".

If the 8/16/24 MHz RC oscillator is configured to generate 16 MHz or 24 MHz (MOSCRCF = 1 or 2 in CKGR_MOR), the first instruction after an exit must not be located in the embedded Flash and the fast startup procedure must be used (see Section 25.11 "Fast Startup"). If this RC oscillator is configured to generate 8 MHz (MOSCRCF = 0 in CKGR_MOR), the instructions managing start-up time can be located in any on-chip memory.

The procedure and conditions to enter Wait mode and the circuitry to exit Wait mode are strictly the same as fast startup (see Section 25.11 "Fast Startup").

25.13 Main Clock Failure Detector

The clock failure detector monitors the 3 to 20 MHz crystal oscillator or ceramic resonator-based oscillator to identify a failure of this oscillator when selected as main clock.


The clock failure detector can be enabled or disabled by bit CFDEN in CKGR_MOR. After a VDDCORE reset, the detector is disabled. However, if the oscillator is disabled (MOSCXTEN = 0), the detector is also disabled.

A failure is detected by means of a counter incrementing on the main clock and detection logic is triggered by the 32 kHz (typical) RC oscillator which is automatically enabled when CFDEN=1.

The counter is cleared when the 32 kHz (typical) RC oscillator clock signal is low and enabled when the signal is high. Thus, the failure detection time is one RC oscillator period. If, during the high level period of the 32 kHz (typical) RC oscillator clock signal, less than eight 3 to 20 MHz crystal oscillator clock periods have been counted, then a failure is reported.

If a failure of the main clock is detected, bit CFDEV in PMC_SR indicates a failure event and generates an interrupt if the corresponding interrupt source is enabled. The interrupt remains active until a read occurs in PMC_SR. The user can know the status of the clock failure detection at any time by reading the CFDS bit in PMC_SR.

Figure 25-6. Clock Failure Detection (Example)



Note: ratio of clock periods is for illustration purposes only

If the 3 to 20 MHz crystal oscillator or ceramic resonator-based oscillator is selected as the source clock of MAINCK (MOSCSEL in CKGR_MOR = 1), and if MCK source is PLLACK (CSS = 2), a clock failure detection



automatically forces MAINCK to be the source clock for MCK. Then, regardless of the PMC configuration, a clock failure detection automatically forces the 8/16/24 MHz RC oscillator to be the source clock for MAINCK. If this oscillator is disabled when a clock failure detection occurs, it is automatically re-enabled by the clock failure detection mechanism.

It takes two 32 kHz (typical) RC oscillator clock cycles to detect and switch from the 3 to 20 MHz crystal oscillator, to the 8/16/24 MHz RC oscillator if the source master clock (MCK) is main clock (MAINCK), or three 32 kHz (typical) RC oscillator clock cycles if the source of MCK is PLLACK.

The user can know the status of the clock failure detector at any time by reading the FOS bit in PMC_SR.

This fault output remains active until the defect is detected and until it is cleared by the bit FOCLR in the PMC Fault Output Clear Register (PMC_FOCR).

25.14 Programming Sequence

- 1. If the 3 to 20 MHz crystal oscillator is not required, the PLL and divider can be directly configured (Step 6.) else this oscillator must be started (Step 2.).
- 2. Enable the 3 to 20 MHz crystal oscillator by setting the MOSCXTEN field in CKGR_MOR:

The user can define a start-up time. This is done by writing a value in the MOSCXTST field in CKGR_MOR. Once this register has been correctly configured, the user must wait for MOSCXTS field in PMC_SR to be set. This is done either by polling MOSCXTS in PMC_SR, or by waiting for the interrupt line to be raised if the associated interrupt source (MOSCXTS) has been enabled in PMC_IER.

- 3. Switch the MAINCK to the 3 to 20 MHz crystal oscillator by setting MOSCSEL in CKGR_MOR.
- 4. Wait for the MOSCSELS to be set in PMC_SR to ensure the switch is complete.
- 5. Check the main clock frequency:

This main clock frequency can be measured via CKGR_MCFR.

Read CKGR_MCFR until the MAINFRDY field is set, after which the user can read the MAINF field in CKGR_MCFR by performing an additional read. This provides the number of main clock cycles that have been counted during a period of 16 slow clock cycles.

If MAINF = 0, switch the MAINCK to the 8/16/24 MHz RC Oscillator by clearing MOSCSEL in CKGR_MOR. If MAINF \neq 0, proceed to Step 6.

6. Set PLLx and Divider (if not required, proceed to Step 7.):

In the names PLLx, DIVx, MULx, LOCKx, PLLxCOUNT, and CKGR_PLLxR, 'x' represents A.

All parameters needed to configure PLLx and the divider are located in CKGR_PLLxR.

The DIVx field is used to control the divider itself. This parameter can be programmed between 0 and 127. Divider output is divider input divided by DIVx parameter. By default, DIVx field is cleared which means that the divider and PLLx are turned off.

The MULx field is the PLLx multiplier factor. This parameter can be programmed between 0 and 1500. If MULx is cleared, PLLx will be turned off, otherwise the PLLx output frequency is PLLx input frequency multiplied by (MULx + 1).

The PLLxCOUNT field specifies the number of slow clock cycles before the LOCKx bit is set in the PMC_SR after CKGR_PLLxR has been written.

Once CKGR_PLLxR has been written, the user must wait for the LOCKx bit to be set in the PMC_SR. This can be done either by polling LOCKx in PMC_SR or by waiting for the interrupt line to be raised if the associated interrupt source (LOCKx) has been enabled in PMC_IER. All fields in CKGR_PLLxR can be programmed in a single write operation. If at some stage one of the following parameters, MULx or DIVx is modified, the LOCKx bit goes low to indicate that PLLx is not yet ready. When PLLx is locked, LOCKx is set again. The user must wait for the LOCKx bit to be set before using the PLLx output clock.



7. Select the master clock and processor clock

The master clock and the processor clock are configurable via PMC_MCKR.

The CSS field is used to select the clock source of the master clock and processor clock dividers. By default, the selected clock source is the main clock.

The PRES field is used to define the processor clock and master clock prescaler. The user can choose between different values (1, 2, 3, 4, 8, 16, 32, 64). Prescaler output is the selected clock source frequency divided by the PRES value.

Once the PMC_MCKR has been written, the user must wait for the MCKRDY bit to be set in the PMC_SR. This can be done either by polling MCKRDY in PMC_SR or by waiting for the interrupt line to be raised if the associated interrupt source (MCKRDY) has been enabled in PMC_IER. PMC_MCKR must not be programmed in a single write operation. The programming sequence for PMC_MCKR is as follows:

- If a new value for CSS field corresponds to PLL clock,
 - Program the PRES field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in PMC SR.
 - Program the CSS field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in PMC_SR.
- If a new value for CSS field corresponds to main clock or slow clock,
 - Program the CSS field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in the PMC_SR.
 - Program the PRES field in PMC_MCKR.
 - Wait for the MCKRDY bit to be set in PMC_SR.

If at some stage, parameters CSS or PRES are modified, the MCKRDY bit goes low to indicate that the master clock and the processor clock are not yet ready. The user must wait for MCKRDY bit to be set again before using the master and processor clocks.

Note: IF PLLx clock was selected as the master clock and the user decides to modify it by writing in CKGR_PLLxR, the MCKRDY flag will go low while PLLx is unlocked. Once PLLx is locked again, LOCKx goes high and MCKRDY is set. While PLLx is unlocked, the master clock selection is automatically changed to slow clock for PLLA. For further information, see Section 25.15.2 "Clock Switching Waveforms".

Code Example:

```
write_register(PMC_MCKR,0x00000001)
wait (MCKRDY=1)
write_register(PMC_MCKR,0x00000011)
wait (MCKRDY=1)
```

The master clock is main clock divided by 2.

8. Select the programmable clocks

Programmable clocks are controlled via registers, PMC SCER, PMC SCDR and PMC SCSR.

Programmable clocks can be enabled and/or disabled via PMC_SCER and PMC_SCDR. Three programmable clocks can be used. PMC_SCSR indicates which programmable clock is enabled. By default all programmable clocks are disabled.

PMC PCKx registers are used to configure programmable clocks.

The CSS field is used to select the programmable clock divider source. Several clock options are available: main clock, slow clock, master clock, PLLACK. The slow clock is the default clock source.

The PRES field is used to control the programmable clock prescaler. It is possible to choose between different values (1, 2, 4, 8, 16, 32, 64). Programmable clock output is prescaler input divided by PRES parameter. By default, the PRES value is cleared which means that PCKx is equal to slow clock.



Once PMC_PCKx register has been configured, the corresponding programmable clock must be enabled and the user is constrained to wait for the PCKRDYx bit to be set in the PMC SR. This can be done either by polling PCKRDYx in PMC_SR or by waiting for the interrupt line to be raised if the associated interrupt source (PCKRDYx) has been enabled in PMC_IER. All parameters in PMC_PCKx can be programmed in a single write operation.

If the CSS and PRES parameters are to be modified, the corresponding programmable clock must be disabled first. The parameters can then be modified. Once this has been done, the user must re-enable the programmable clock and wait for the PCKRDYx bit to be set.

9. Enable the peripheral clocks

Once all of the previous steps have been completed, the peripheral clocks can be enabled and/or disabled via registers PMC_PCER0, PMC_PCDR0.

25.15 Clock Switching Details

25.15.1 Master Clock Switching Timings

Table 25-1 gives the worst case timings required for the master clock to switch from one selected clock to another one. This is in the event that the prescaler is de-activated. When the prescaler is activated, an additional time of 64 clock cycles of the newly selected clock has to be added.

Table 25-1. **Clock Switching Timings (Worst Case)**

From	Main Clock	SLCK	PLL Clock
То			
Main Clock	-	4 x SLCK + 2.5 x Main Clock	3 x PLL Clock + 4 x SLCK + 1 x Main Clock
SLCK	0.5 x Main Clock + 4.5 x SLCK	-	3 x PLL Clock + 5 x SLCK
PLL Clock	0.5 x Main Clock + 4 x SLCK + PLLCOUNT x SLCK + 2.5 x PLLx Clock	2.5 x PLL Clock + 5 x SLCK + PLLCOUNT x SLCK	2.5 x PLL Clock + 4 x SLCK + PLLCOUNT x SLCK

- Notes: 1. PLL designates the PLLA.
 - 2. PLLCOUNT designates PLLACOUNT.



25.15.2 Clock Switching Waveforms

Figure 25-7. Switch Master Clock from Slow Clock to PLLx Clock




Figure 25-9. Change PLLx Programming





Figure 25-10. Programmable Clock Output Programming





25.16 Register Write Protection

To prevent any single software error from corrupting PMC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the PMC Write Protection Mode Register (PMC_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the PMC Write Protection Status Register (PMC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the PMC_WPSR.

The following registers can be write-protected:

- PMC System Clock Enable Register
- PMC System Clock Disable Register
- PMC Peripheral Clock Enable Register 0
- PMC Peripheral Clock Disable Register 0
- PMC Clock Generator Main Oscillator Register
- PMC Clock Generator PLLA Register
- PMC Master Clock Register
- PMC Programmable Clock Register
- PMC Fast Startup Mode Register
- PMC Fast Startup Polarity Register
- PMC Oscillator Calibration Register
- PMC SleepWalking Enable Register 0
- PMC SleepWalking Disable Register 0
- PLL Maximum Multiplier Value Register

25.17 Power Management Controller (PMC) User Interface

Table 25-2. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	System Clock Enable Register	PMC_SCER	Write-only	_
0x0004	System Clock Disable Register	PMC_SCDR	Write-only	_
0x0008	System Clock Status Register	PMC_SCSR	Read-only	0x0000_0001
0x000C	Reserved	_	_	_
0x0010	Peripheral Clock Enable Register 0	PMC_PCER0	Write-only	_
0x0014	Peripheral Clock Disable Register 0	PMC_PCDR0	Write-only	_
0x0018	Peripheral Clock Status Register 0	PMC_PCSR0	Read-only	0x0000_0000
0x0020	Main Oscillator Register	CKGR_MOR	Read/Write	0x0000_0008
0x0024	Main Clock Frequency Register	CKGR_MCFR	Read/Write	0x0000_0000
0x0028	PLLA Register	CKGR_PLLAR	Read/Write	0x0000_3F00
0x002C	Reserved	_	_	_
0x0030	Master Clock Register	PMC_MCKR	Read/Write	0x0000_0001
0x0034-0x003C	Reserved	_	_	_
0x0040	Programmable Clock 0 Register	PMC_PCK0	Read/Write	0x0000_0000
0x0044	Programmable Clock 1 Register	PMC_PCK1	Read/Write	0x0000_0000
0x0048	Programmable Clock 2 Register	PMC_PCK2	Read/Write	0x0000_0000
0x004C- 0x005C	Reserved	_	_	_
0x0060	Interrupt Enable Register	PMC_IER	Write-only	_
0x0064	Interrupt Disable Register	PMC_IDR	Write-only	_
0x0068	Status Register	PMC_SR	Read-only	0x0003_0008
0x006C	Interrupt Mask Register	PMC_IMR	Read-only	0x0000_0000
0x0070	Fast Startup Mode Register	PMC_FSMR	Read/Write	0x0000_0000
0x0074	Fast Startup Polarity Register	PMC_FSPR	Read/Write	0x0000_0000
0x0078	Fault Output Clear Register	PMC_FOCR	Write-only	_
0x007C-0x00E0	Reserved	_	_	_
0x00E4	Write Protection Mode Register	PMC_WPMR	Read/Write	0x0000_0000
0x00E8	Write Protection Status Register	PMC_WPSR	Read-only	0x0000_0000
0x00EC-0x00FC	Reserved	_	_	_
0x0100-0x0108	Reserved	_	_	_
0x010C	Reserved	_	_	_
0x0110	Oscillator Calibration Register	PMC_OCR	Read/Write	0x0040_4040
0x114	SleepWalking Enable Register 0	PMC_SLPWK_ER0	Write-only	_
0x118	SleepWalking Disable Register 0	PMC_SLPWK_DR0	Write-only	_



Table 25-2. Register Mapping (Continued)

Offset	Register	Name	Access	Reset
0x11C	SleepWalking Status Register 0	PMC_SLPWK_SR0	Read-only	0x0000_0000
0x120	SleepWalking Activity Status Register 0	PMC_SLPWK_ASR0	Read-Only	_
0x130	PLL Maximum Multiplier Value Register	PMC_PMMR	Read/Write	0x07FF_07FF

Note: If an offset is not listed in the table it must be considered as "reserved".



25.17.1 PMC System Clock Enable Register

Name: PMC_SCER
Address: 0x400E0400
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	_	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	-	-	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	-	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
_	_	_	_	_	_	-	_

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PCKx: Programmable Clock x Output Enable

0: No effect.

1: Enables the corresponding Programmable Clock output.



25.17.2 PMC System Clock Disable Register

Name: PMC_SCDR Address: 0x400E0404 Access: Write-only 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

_	_	_	ı	_	ı	ı	_
15	14	13	12	11	10	9	8
_	-	-	-	-	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
_	_	_	-	_	.	.	_
	<u> </u>				<u> </u>	<u> </u>	<u> </u>

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PCKx: Programmable Clock x Output Disable

0: No effect.

1: Disables the corresponding Programmable Clock output.

25.17.3 PMC System Clock Status Register

Name: PMC_SCSR
Address: 0x400E0408
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	-	-	-	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	PCK2	PCK1	PCK0
7	6	5	4	3	2	1	0
_	_	_	_	-	_	_	_

• PCKx: Programmable Clock x Output Status

0: The corresponding Programmable Clock output is disabled.



^{1:} The corresponding Programmable Clock output is enabled.

25.17.4 PMC Peripheral Clock Enable Register 0

Name: PMC_PCER0
Address: 0x400E0410
Access: Write-only

Access.	Wille Olly						
31	30	29	28	27	26	25	24
_	_	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
	•	-	-	-	-	-	-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	_
7 –					1	PID9 1 –	

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PIDx: Peripheral Clock x Enable

0: No effect.

1: Enables the corresponding peripheral clock.

Note: PIDx refers to identifiers defined in the section "Peripheral Identifiers".

Note: Programming the control bits of the Peripheral ID that are not implemented has no effect on the behavior of the PMC.

25.17.5 PMC Peripheral Clock Disable Register 0

Name: PMC_PCDR0
Address: 0x400E0414
Access: Write-only

ACCESS.	vviite-ority						
31	30	29	28	27	26	25	24
_	_	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
•	-	-	-	-	-	-	-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PIDx: Peripheral Clock x Disable

0: No effect.

1: Disables the corresponding peripheral clock.

Note: PIDx refers to identifiers defined in the section "Peripheral Identifiers".



25.17.6 PMC Peripheral Clock Status Register 0

Name: PMC_PCSR0
Address: 0x400E0418
Access: Read-only

, 1000001	rtodd omy						
31	30	29	28	27	26	25	24
_	-	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
	•	-	-	-	-	-	-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
							_
7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	_

• PIDx: Peripheral Clock x Status

0: The corresponding peripheral clock is disabled.

Note: PIDx refers to identifiers defined in the section "Peripheral Identifiers".

^{1:} The corresponding peripheral clock is enabled.

25.17.7 PMC Clock Generator Main Oscillator Register

Name:	CKGR_MOR						
Address:	0x400E0420						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	CFDEN	MOSCSEL
_	·-		-	-	-		-
23	22	21	20	19	18	17	16
			KI	ΞΥ			
15	14	13	12	11	10	9	8
			MOSC	CXTST			
_		_		_	_		_
7	6	5	4	3	2	1	0
_		MOSCRCF		MOSCRCEN	WAITMODE	MOSCXTBY	MOSCXTEN

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• MOSCXTEN: 3 to 20 MHz Crystal Oscillator Enable

A crystal must be connected between XIN and XOUT.

0: The 3 to 20 MHz crystal oscillator is disabled.

1: The 3 to 20 MHz crystal oscillator is enabled. MOSCXTBY must be cleared.

When MOSCXTEN is set, the MOSCXTS flag is set once the crystal oscillator start-up time is achieved.

MOSCXTBY: 3 to 20 MHz Crystal Oscillator Bypass

0: No effect.

1: The 3 to 20 MHz crystal oscillator is bypassed. MOSCXTEN must be cleared. An external clock must be connected on XIN.

When MOSCXTBY is set, the MOSCXTS flag in PMC_SR is automatically set.

Clearing MOSCXTEN and MOSCXTBY bits resets the MOSCXTS flag.

Note: When the crystal oscillator bypass is disabled (MOSCXTBY = 0), the MOSCXTS flag must be read at 0 in PMC_SR before enabling the crystal oscillator (MOSCXTEN = 1).

WAITMODE: Wait Mode Command (Write-only)

0: No effect.

1: Puts the device in Wait mode.

• MOSCRCEN: 8/16/24 MHz RC Oscillator Enable

0: The 8/16/24 MHz RC oscillator is disabled.

1: The 8/16/24 MHz RC oscillator is enabled.

When MOSCRCEN is set, the MOSCRCS flag is set once the RC oscillator start-up time is achieved.



• MOSCRCF: 8/16/24 MHz RC Oscillator Frequency Selection

At startup, the RC oscillator frequency is 8 MHz.

Value	Name	Description
0	8_MHz	The RC oscillator frequency is at 8 MHz (default)
1	16_MHz	The RC oscillator frequency is at 16 MHz
2	24_MHz	The RC oscillator frequency is at 24 MHz

Note: MOSCRCF must be changed only if MOSCRCS is set in the PMC_SR. Therefore MOSCRCF and MOSCRCEN cannot be changed at the same time.

• MOSCXTST: 3 to 20 MHz Crystal Oscillator Start-up Time

Specifies the number of slow clock cycles multiplied by 8 for the crystal oscillator start-up time.

• KEY: Write Access Password

Value	Name	Description
0x37	DASSIMD	Writing any other value in this field aborts the write operation.
0.37	PASSWD	Always reads as 0.

• MOSCSEL: Main Clock Oscillator Selection

0: The 8/16/24 MHz RC oscillator is selected.

1: The 3 to 20 MHz crystal oscillator is selected.

CFDEN: Clock Failure Detector Enable

0: The clock failure detector is disabled.

1: The clock failure detector is enabled.

Note: 1. The 32 kHz (typical) RC oscillator is automatically enabled when CFDEN=1.



25.17.8 PMC Clock Generator Main Clock Frequency Register

Name: CKGR MCFR Address: 0x400E0424 Access: Read/Write 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 MAINFRD\ **RCMEAS** 15 13 10 9 8 14 12 11 MAINE 7 6 5 3 2 1 0 MAINE

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• MAINF: Main Clock Frequency

Gives the number of main clock cycles within 16 slow clock periods. To calculate the frequency of the measured clock: $f_{MAINCK} = (MAINF \times f_{SLCK}) / 16$ where frequency is in MHz.

• MAINFRDY: Main Clock Frequency Measure Ready

0: MAINF value is not valid or the measured oscillator is disabled or a measure has just been started by means of RCMEAS.

1: The measured oscillator has been enabled previously and MAINF value is available.

Note: To ensure that a correct value is read on the MAINF field, the MAINFRDY flag must be read at 1 then another read access must be performed on the register to get a stable value on the MAINF field.

RCMEAS: Restart Main Clock Source Frequency Measure (write-only)

0: No effect.

1: Restarts measuring of the frequency of the main clock source. MAINF will carry the new frequency as soon as a low to high transition occurs on the MAINFRDY flag.

The measure is performed on the main frequency (i.e. not limited to RC oscillator only), but if the main clock frequency source is the 3 to 20 MHz crystal oscillator, the restart of measuring is not needed because of the well known stability of crystal oscillators.



25.17.9 PMC Clock Generator PLLA Register

Name: CKGR_PLLAR
Address: 0x400E0428
Access: Read/Write

7100000.	rtodd, vviito								
31	30	29	28	27	26	25	24		
_	-	ZERO	_		MU	ILA			
23	22	21	20	19	18	17	16		
			ML	JLA					
15	14	13	12	11	10	9	8		
_	_		PLLACOUNT						
7	6	5	4	3	2	1	0		
			PLL	AEN					

Possible limitations on PLLA input frequencies and multiplier factors should be checked before using the PMC.

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PLLAEN: PLLA Control

0: PLLA is disabled

1: PLLA is enabled

2-255: Forbidden

• PLLACOUNT: PLLA Counter

Specifies the number of Slow Clock cycles before the LOCKA bit is set in PMC_SR after CKGR_PLLAR is written.

• MULA: PLLA Multiplier

0: The PLLA is deactivated (PLLA also disabled if DIVA = 0).

24 up to 1500 = The PLLA Clock frequency is the PLLA input frequency multiplied by MULA + 1.

Unlisted values are forbidden.

• ZERO: Must Be Written to 0

Bit 29 must always be written to 0 when programming the CKGR_PLLAR.



25.17.10PMC Master Clock Register

Name: PMC_MCKR
Address: 0x400E0430
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	PLLADIV2	_	-	-	_
7	6	5	4	3	2	1	0
_		PRES		_	_	CSS	

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• CSS: Master Clock Source Selection

Value	Name	Description
0	SLOW_CLK	Slow Clock is selected
1	MAIN_CLK	Main Clock is selected
2	PLLA_CLK	PLLA Clock is selected

• PRES: Processor Clock Prescaler

Value	Name	Description
0	CLK_1	Selected clock
1	CLK_2	Selected clock divided by 2
2	CLK_4	Selected clock divided by 4
3	CLK_8	Selected clock divided by 8
4	CLK_16	Selected clock divided by 16
5	CLK_32	Selected clock divided by 32
6	CLK_64	Selected clock divided by 64
7	CLK_3	Selected clock divided by 3

• PLLADIV2: PLLA Divisor by 2

PLLADIV2	PLLA Clock Division
0	PLLA clock frequency is divided by 1.
1	PLLA clock frequency is divided by 2.



25.17.11PMC Programmable Clock Register

 Name:
 PMC_PCKx

 Address:
 0x400E0440

 Access:
 Read/Write

 31
 30
 29
 28
 27
 26
 25

 23
 22
 21
 20
 19
 18
 17

23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_		PRES		_		CSS	
-	-						

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• CSS: Master Clock Source Selection

Value	Name	Description
0	SLOW_CLK	Slow Clock is selected
1	MAIN_CLK	Main Clock is selected
2	PLLA_CLK	PLLA Clock is selected
4	MCK	Master Clock is selected

• PRES: Programmable Clock Prescaler

Value	Name	Description
0	CLK_1	Selected clock
1	CLK_2	Selected clock divided by 2
2	CLK_4	Selected clock divided by 4
3	CLK_8	Selected clock divided by 8
4	CLK_16	Selected clock divided by 16
5	CLK_32	Selected clock divided by 32
6	CLK_64	Selected clock divided by 64

25.17.12PMC Interrupt Enable Register

Name: PMC_IER
Address: 0x400E0460
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	-	-
23	22	21	20	19	18	17	16
_	_	_	_	_	CFDEV	MOSCRCS	MOSCSELS
4.5							•
15	14	13	12	11	10	9	8
_	_	_	_	_	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
_	-	_	_	MCKRDY	_	LOCKA	MOSCXTS
	·					·	<u></u>

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• MOSCXTS: 3 to 20 MHz Crystal Oscillator Status Interrupt Enable

• LOCKA: PLLA Lock Interrupt Enable

• MCKRDY: Master Clock Ready Interrupt Enable

• PCKRDYx: Programmable Clock Ready x Interrupt Enable

• MOSCSELS: Main Clock Source Oscillator Selection Status Interrupt Enable

• MOSCRCS: 8/16/24 MHz RC Oscillator Status Interrupt Enable

• CFDEV: Clock Failure Detector Event Interrupt Enable



25.17.13PMC Interrupt Disable Register

Name: PMC_IDR
Address: 0x400E0464
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	-
23	22	21	20	19	18	17	16
_	-	-	_	_	CFDEV	MOSCRCS	MOSCSELS
	-	-			-		
15	14	13	12	11	10	9	8
_	_	_	_	_	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
_	-	_	_	MCKRDY	_	LOCKA	MOSCXTS
-	-						

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• MOSCXTS: 3 to 20 MHz Crystal Oscillator Status Interrupt Disable

• LOCKA: PLLA Lock Interrupt Disable

• MCKRDY: Master Clock Ready Interrupt Disable

• PCKRDYx: Programmable Clock Ready x Interrupt Disable

MOSCSELS: Main Clock Source Oscillator Selection Status Interrupt Disable

• MOSCRCS: 8/16/24 MHz RC Oscillator Status Interrupt Disable

• CFDEV: Clock Failure Detector Event Interrupt Disable

25.17.14PMC Status Register

Name: PMC_SR Address: 0x400E0468

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	FOS	CFDS	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
_	_	_	_	_	PCKRDY2	PCKRDY1	PCKRDY0
7	6	5	4	3	2	1	0
OSCSELS	_	_	_	MCKRDY	_	LOCKA	MOSCXTS

• MOSCXTS: 3 to 20 MHz Crystal Oscillator Status

0: 3 to 20 MHz crystal oscillator is not stabilized.

1: 3 to 20 MHz crystal oscillator is stabilized.

LOCKA: PLLA Lock Status

0: PLLA is not locked

1: PLLA is locked.

MCKRDY: Master Clock Status

0: Master Clock is not ready.

1: Master Clock is ready.

• OSCSELS: Slow Clock Oscillator Selection

0: Embedded 32 kHz RC oscillator is selected.

1: 32768 Hz crystal oscillator is selected.

• PCKRDYx: Programmable Clock Ready Status

0: Programmable Clock x is not ready.

1: Programmable Clock x is ready.

• MOSCSELS: Main Clock Source Oscillator Selection Status

0: Selection is in progress.

1: Selection is done.

• MOSCRCS: 8/16/24 MHz RC Oscillator Status

0: 8/16/24 MHz RC oscillator is not stabilized.

1: 8/16/24 MHz RC oscillator is stabilized.

CFDEV: Clock Failure Detector Event

0: No clock failure detection of the 3 to 20 MHz crystal oscillator has occurred since the last read of PMC_SR.



1: At least one clock failure detection of the 3 to 20 MHz crystal oscillator has occurred since the last read of PMC_SR.

• CFDS: Clock Failure Detector Status

0: A clock failure of the 3 to 20 MHz crystal oscillator is not detected.

1: A clock failure of the 3 to 20 MHz crystal oscillator is detected.

• FOS: Clock Failure Detector Fault Output Status

0: The fault output of the clock failure detector is inactive.

1: The fault output of the clock failure detector is active.



25.17.15PMC Interrupt Mask Register

Name: PMC_IMR
Address: 0x400E046C
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	CFDEV	MOSCRCS	MOSCSELS
15	14	13	12	11	10	9	8
_	_	-	_	_	PCKRDY2	PCKRDY1	PCKRDY0
		_		_	_		
7	6	5	4	3	2	1	0
_	_	-	_	MCKRDY	_	LOCKA	MOSCXTS

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• MOSCXTS: 3 to 20 MHz Crystal Oscillator Status Interrupt Mask

LOCKA: PLLA Lock Interrupt Mask

• MCKRDY: Master Clock Ready Interrupt Mask

PCKRDYx: Programmable Clock Ready x Interrupt Mask

MOSCSELS: Main Clock Source Oscillator Selection Status Interrupt Mask

• MOSCRCS: 8/16/24 MHz RC Oscillator Status Interrupt Mask

CFDEV: Clock Failure Detector Event Interrupt Mask



25.17.16PMC Fast Startup Mode Register

Name: PMC_FSMR
Address: 0x400E0470
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	-
23	22	21	20	19	18	17	16
_	FL	PM	LPM	_		RTCAL	RTTAL
15	14	13	12	11	10	9	8
FSTT15	FSTT14	FSTT13	FSTT12	FSTT11	FSTT10	FSTT9	FSTT8
7	6	5	4	3	2	1	0
FSTT7	FSTT6	FSTT5	FSTT4	FSTT3	FSTT2	FSTT1	FSTT0

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• FSTT0-FSTT15: Fast Startup Input Enable 0 to 15

0: The corresponding wake-up input has no effect on the PMC.

1: The corresponding wake-up input enables a fast restart signal to the PMC.

RTTAL: RTT Alarm Enable

0: The RTT alarm has no effect on the PMC.

1: The RTT alarm enables a fast restart signal to the PMC.

• RTCAL: RTC Alarm Enable

0: The RTC alarm has no effect on the PMC.

1: The RTC alarm enables a fast restart signal to the PMC.

• LPM: Low-power Mode

0: The WaitForInterrupt (WFI) or the WaitForEvent (WFE) instruction of the processor makes the processor enter Sleep mode.

1: The WaitForEvent (WFE) instruction of the processor makes the system to enter Wait mode.

• FLPM: Flash Low-power Mode

Value	Name	Description		
0	FLASH_STANDBY	Flash is in Standby Mode when system enters Wait Mode		
1	FLASH_DEEP_POWERDOWN	Flash is in Deep-power-down mode when system enters Wait Mode		
2	FLASH_IDLE	Idle mode		



25.17.17PMC Fast Startup Polarity Register

Name: PMC FSPR Address: 0x400E0474 Access: Read/Write 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 12 10 9 8 15 14 13 11 FSTP15 FSTP14 FSTP13 FSTP12 FSTP11 FSTP10 FSTP9 FSTP8 7 6 5 4 3 2 0 1 FSTP7 FSTP6 FSTP5 FSTP4 FSTP3 FSTP2 FSTP1 FSTP0

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• FSTPx: Fast Startup Input Polarityx

Defines the active polarity of the corresponding wake-up input. If the corresponding wake-up input is enabled and at the FSTP level, it enables a fast restart signal.



25.17.18PMC Fault Output Clear Register

Name: PMC_FOCR
Address: 0x400E0478
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	-	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	FOCLR

• FOCLR: Fault Output Clear

Clears the clock failure detector fault output.

25.17.19PMC Write Protection Mode Register

Name: PMC_WPMR
Address: 0x400E04E4
Access: Read/Write

31 30 29 28 WPKEY	27 26 19 18	25 17	24					
	19 18	47						
00 00 04 00	19 18	17						
23 22 21 20		17	16					
WPKEY	WPKEY							
15 14 13 12	11 10	9	8					
WPKEY								
7 6 5 4	3 2	1	0					
		_	WPEN					

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x504D43 ("PMC" in ASCII).

See Section 25.16 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x504D43	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



^{1:} Enables the write protection if WPKEY corresponds to 0x504D43 ("PMC" in ASCII).

25.17.20PMC Write Protection Status Register

Name:	PMC_WPSR						
Address:	0x400E04E8						
Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	-	_	_	_	_
23	22	21	20	19	18	17	16
			WP\	/SRC			
15	14	13	12	11 /SRC	10	9	8
			VVF	73KC			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the PMC_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of the PMC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

25.17.21PMC Oscillator Calibration Register

Name: PMC_OCR
Address: 0x400E0510
Access: Read/Write

Access.	Reau/wille						
31	30	29	28	27	26	25	24
_	-	_	_	-	_	-	_
23	22	21	20	19	18	17	16
SEL24				CAL24			
	-						
15	14	13	12	11	10	9	8
SEL16				CAL16			
7	6	5	4	3	2	1	0
SEL8				CAL8			

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• CAL8: RC Oscillator Calibration bits for 8 MHz

Calibration bits applied to the RC Oscillator when SEL8 is set.

• SEL8: Selection of RC Oscillator Calibration bits for 8 MHz

0: Default value stored in Flash memory.

1: Value written by user in CAL8 field of this register.

CAL16: RC Oscillator Calibration bits for 16 MHz

Calibration bits applied to the RC Oscillator when SEL16 is set.

• SEL16: Selection of RC Oscillator Calibration bits for 16 MHz

0: Factory-determined value stored in Flash memory.

1: Value written by user in CAL16 field of this register.

• CAL24: RC Oscillator Calibration bits for 24 MHz

Calibration bits applied to the RC Oscillator when SEL24 is set.

• SEL24: Selection of RC Oscillator Calibration bits for 24 MHz

0: Factory-determined value stored in Flash memory.

1: Value written by user in CAL24 field of this register.



25.17.22PMC SleepWalking Enable Register 0

Name: PMC SLPWK ER0

Address: 0x400E0514

Access: Write-only

31	30	29	28	27	26	25	24
_	_	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
	-	-		-	-		-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PIDx: Peripheral x SleepWalking Enable

0: No effect.

1: The asynchronous partial wake-up (SleepWalking) function of the corresponding peripheral is enabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PID can be configured with asynchronous partial wake-up: UART0, UART1, TWI0.

The clock of the peripheral must be enabled before using its asynchronous partial wake-up (SleepWalking) function (its associated PIDx field in PMC Peripheral Clock Status Register 0 is set to '1').

Note: The values for PIDx are defined in section "Peripheral Identifiers".

474

25.17.23PMC SleepWalking Disable Register 0

Name: PMC_SLPWK_DR0

Address: 0x400E0518

Access: Write-only

31	30	29	28	27	26	25	24
_	_	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
	-	•	•	-	-	-	-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PIDx: Peripheral x SleepWalking Disable

0: No effect.

1: The asynchronous partial wake-up (SleepWalking) function of the corresponding peripheral is disabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PIDs can be configured with asynchronous partial wake-up: UART0, UART1, TWI0.

Note: The values for PIDx are defined in the section "Peripheral Identifiers".



25.17.24PMC SleepWalking Status Register 0

Name: PMC_SLPWK_SR0

Address: 0x400E051C

Access: Read-only

31	30	29	28	27	26	25	24
_	_	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
	-	-		-	-		-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

• PIDx: Peripheral x SleepWalking Status

0: The asynchronous partial wake-up (SleepWalking) function of the peripheral is currently disabled or the peripheral enabled for asynchronous partial wake-up (SleepWalking) cleared the PIDx bit upon detection of a wake-up condition.

1: The asynchronous partial wake-up (SleepWalking) function of the peripheral is currently enabled.

Not all PIDs can be configured with asynchronous partial wake-up.

Only the following PIDs can be configured with asynchronous partial wake-up: UART0, UART1, TWI0.

Note: The values for PIDx are defined in the section "Peripheral Identifiers".

25.17.25PMC SleepWalking Activity Status Register 0

Name: PMC SLPWK ASR0

Address: 0x400E0520

Access: Read-only

31	30	29	28	27	26	25	24
_	_	PID29	PID28	PID27	PID26	PID25	PID24
23	22	21	20	19	18	17	16
PID23	PID22	PID21	PID20	PID19	PID18	PID17	PID16
	-	-		-	-		-
15	14	13	12	11	10	9	8
PID15	PID14	PID13	PID12	PID11	PID10	PID9	PID8
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

• PIDx: Peripheral x Activity Status

0: The peripheral x is not presently active. The asynchronous partial wake-up (SleepWalking) function can be activated.

Only the following PIDs can be configured with asynchronous partial wake-up: UART0, UART1, TWI0. All other PIDs are always read at 0.

Note: The values for PIDx are defined in the section "Peripheral Identifiers".



^{1:} The peripheral x is presently active. The asynchronous partial wake-up (SleepWalking) function must not be activated.

25.17.26PLL Maximum Multiplier Value Register

Name:	PMC_PMMR						
Address:	0x400E0530						
Access:	Read/Write						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
	-	•	-	-	-	•	-
23	22	21	20	19	18	17	16
_	_	ı	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	1	_	_		PLLA_MMAX	
		_	_		_		_
7	6	5	4	3	2	1	0
		·	PLLA_	MMAX	<u>-</u>		

This register can only be written if the WPEN bit is cleared in the PMC Write Protection Mode Register.

• PLLA_MMAX: PLLA Maximum Allowed Multiplier Value

Defines the maximum value of multiplication factor that can be sent to PLLA. Any value of the MULA field (see PMC Clock Generator PLLA Register) above PLLA_MMAX is saturated to PLLA_MMAX. PLLA_MMAX write operation is cancelled in the following cases:

- The value of MULA is currently saturated by PLLA_MMAX
- The user is trying to write a value of PLLA_MMAX that is smaller than the current value of MULA

26. Chip Identifier (CHIPID)

26.1 Description

Chip Identifier (CHIPID) registers are used to recognize the device and its revision. These registers provide the sizes and types of the on-chip memories, as well as the set of embedded peripherals.

Two CHIPID registers are embedded: Chip ID Register (CHIPID_CIDR) and Chip ID Extension Register (CHIPID_EXID). Both registers contain a hard-wired value that is read-only.

The CHIPID_CIDR register contains the following fields:

- VERSION: Identifies the revision of the silicon
- EPROC: Indicates the embedded ARM processor
- NVPTYP and NVPSIZ: Identify the type of embedded non-volatile memory and the size
- SRAMSIZ: Indicates the size of the embedded SRAM
- ARCH: Identifies the set of embedded peripherals
- EXT: Shows the use of the extension identifier register

The CHIPID_EXID register is device-dependent and reads 0 if CHIPID_CIDR.EXT = 0.

26.2 Embedded Characteristics

- Chip ID Registers
 - Identification of the Device Revision, Sizes of the Embedded Memories, Set of Peripherals,
 Embedded Processor

Table 26-1. SAM G53 Chip ID Registers

Chip Name	CHIPID_CIDR	CHIPID_EXID
SAM G53G19 Rev A	0x247E_0AE0	0x0
SAM G53N19 Rev A	0x247E_0AE8	0x0
SAM G53G19 Rev B	0X247E_0AE1	0x0
SAM G53N19 Rev B	0X247E_0AE9	0x0



26.3 Chip Identifier (CHIPID) User Interface

Table 26-2. Register Mapping

Offset	Register	Name	Access	Reset
0x0	Chip ID Register	CHIPID_CIDR	Read-only	-
0x4	Chip ID Extension Register	CHIPID_EXID	Read-only	_

26.3.1 Chip ID Register

Name: CHIPID_CIDR
Address: 0x400E0740

Access: Read-only

31	30	29	28	27	26	25	24
EXT		NVPTYP			AR	СН	
23	22	21	20	19	18	17	16
	AR	CH			SRA	MSIZ	
15	14	13	12	11	10	9	8
	NVPSIZ2				NVF	PSIZ	
7	6	5	4	3	2	1	0
	EPROC				VERSION		

• VERSION: Version of the Device

Current version of the device.

• EPROC: Embedded Processor

Value	Name	Description
0	SAM x7	Cortex-M7
1	ARM946ES	ARM946ES
2	ARM7TDMI	ARM7TDMI
3	CM3	Cortex-M3
4	ARM920T	ARM920T
5	ARM926EJS	ARM926EJS
6	CA5	Cortex-A5
7	CM4	Cortex-M4

• NVPSIZ: Nonvolatile Program Memory Size

Value	Name	Description
0	NONE	None
1	8K	8 Kbytes
2	16K	16 Kbytes
3	32K	32 Kbytes
4	_	Reserved
5	64K	64 Kbytes
6	_	Reserved
7	128K	128 Kbytes
8	160K	160 Kbytes
9	256K	256 Kbytes
10	512K	512 Kbytes



Value	Name	Description
11	_	Reserved
12	1024K	1024 Kbytes
13	_	Reserved
14	2048K	2048 Kbytes
15	_	Reserved

• NVPSIZ2: Second Nonvolatile Program Memory Size

Value	Name	Description
0	NONE	None
1	8K	8 Kbytes
2	16K	16 Kbytes
3	32K	32 Kbytes
4	_	Reserved
5	64K	64 Kbytes
6	_	Reserved
7	128K	128 Kbytes
8	_	Reserved
9	256K	256 Kbytes
10	512K	512 Kbytes
11	_	Reserved
12	1024K	1024 Kbytes
13	_	Reserved
14	2048K	2048 Kbytes
15	_	Reserved

• SRAMSIZ: Internal SRAM Size

Value	Name	Description
0	48K	48 Kbytes
1	192K	192 Kbytes
2	384K	384 Kbytes
3	6K	6 Kbytes
4	24K	24 Kbytes
5	4K	4 Kbytes
6	80K	80 Kbytes
7	160K	160 Kbytes
8	8K	8 Kbytes
9	16K	16 Kbytes
10	32K	32 Kbytes
11	64K	64 Kbytes



Value	Name	Description
12	128K	128 Kbytes
13	256K	256 Kbytes
14	96K	96 Kbytes
15	512K	512 Kbytes

• ARCH: Architecture Identifier

I	Value	Name	Description	
Ī	0x47	SAM G53	SAM G53	
Ī	0x66	SAM4CxxE	SAM4CxE (144-pin version)	

• NVPTYP: Nonvolatile Program Memory Type

Value	Name	escription	
0	ROM	ROM	
1	ROMLESS	ROMless or on-chip Flash	
2	FLASH	Embedded Flash Memory	
		ROM and Embedded Flash Memory	
3	ROM_FLASH	NVPSIZ is ROM size	
		NVPSIZ2 is Flash size	
4	SRAM	RAM emulating ROM	

• EXT: Extension Flag

0: Chip ID has a single register definition without extension.

1: An extended Chip ID exists.



26.3.2 Chip ID Extension Register

Name: CHIPID_EXID
Address: 0x400E0744
Access: Read-only

	•						
31	30	29	28	27	26	25	24
			E>	(ID			
23	22	21	20	19	18	17	16
			EΣ	(ID			
15	14	13	12	11	10	9	8
			E>	(ID			
7	6	5	4	3	2	1	0
			EΣ	(ID			

• EXID: Chip ID Extension

This field is cleared if CHIPID_CIDR.EXT = 0.

27. Parallel Input/Output Controller (PIO)

27.1 Description

The Parallel Input/Output Controller (PIO) manages up to 25 fully programmable input/output lines. Each I/O line may be dedicated as a general-purpose I/O or be assigned to a function of an embedded peripheral. This ensures effective optimization of the pins of the product.

Each I/O line is associated with a bit number in all of the 32-bit registers of the 32-bit wide user interface.

Each I/O line of the PIO Controller features:

- An input change interrupt enabling level change detection on any I/O line.
- Additional Interrupt modes enabling rising edge, falling edge, low-level or high-level detection on any I/O line.
- A glitch filter providing rejection of glitches lower than one-half of peripheral clock cycle.
- A debouncing filter providing rejection of unwanted pulses from key or push button operations.
- Multi-drive capability similar to an open drain I/O line.
- Control of the pull-up and pull-down of the I/O line.
- Input visibility and output control.

The PIO Controller also features a synchronous output providing up to 25 bits of data output in a single write operation.




27.2 Embedded Characteristics

- Up to 25 Programmable I/O Lines
- Fully Programmable through Set/Clear Registers
- Multiplexing of Four Peripheral Functions per I/O Line
- For each I/O Line (Whether Assigned to a Peripheral or Used as General Purpose I/O)
 - Input Change Interrupt
 - Programmable Glitch Filter
 - Programmable Debouncing Filter
 - Multi-drive Option Enables Driving in Open Drain
 - Programmable Pull-Up on Each I/O Line
 - Pin Data Status Register, Supplies Visibility of the Level on the Pin at Any Time
 - Additional Interrupt Modes on a Programmable Event: Rising Edge, Falling Edge, Low-Level or High-Level
- Synchronous Output, Provides Set and Clear of Several I/O Lines in a Single Write
- Register Write Protection
- Programmable Schmitt Trigger Inputs



27.3 Block Diagram

Figure 27-1. Block Diagram



27.4 Product Dependencies

27.4.1 Pin Multiplexing

Each pin is configurable, depending on the product, as either a general-purpose I/O line only, or as an I/O line multiplexed with one or two peripheral I/Os. As the multiplexing is hardware defined and thus product-dependent, the hardware designer and programmer must carefully determine the configuration of the PIO Controllers required by their application. When an I/O line is general-purpose only, i.e., not multiplexed with any peripheral I/O, programming of the PIO Controller regarding the assignment to a peripheral has no effect and only the PIO Controller can control how the pin is driven by the product.

27.4.2 External Interrupt Lines

When the WKUPx input pins must be used as external interrupt lines, the PIO Controller must be configured to disable the peripheral control on these IOs, and the corresponding IO lines must be set to Input mode.



27.4.3 Power Management

The Power Management Controller controls the peripheral clock in order to save power. Writing any of the registers of the user interface does not require the peripheral clock to be enabled. This means that the configuration of the I/O lines does not require the peripheral clock to be enabled.

However, when the clock is disabled, not all of the features of the PIO Controller are available, including glitch filtering. Note that the input change interrupt, the interrupt modes on a programmable event and the read of the pin level require the clock to be validated.

After a hardware reset, the peripheral clock is disabled by default.

The user must configure the Power Management Controller before any access to the input line information.

27.4.4 Interrupt Sources

For interrupt handling, the PIO Controllers are considered as user peripherals. This means that the PIO Controller interrupt lines are connected among the interrupt sources. Refer to the PIO Controller peripheral identifier in the Peripheral Identifiers table to identify the interrupt sources dedicated to the PIO Controllers. Using the PIO Controller requires the Interrupt Controller to be programmed first.

The PIO Controller interrupt can be generated only if the peripheral clock is enabled.


Table 27-1. Peripheral IDs

Instance	ID
PIOA	11
PIOB	12

27.5 Functional Description

The PIO Controller features up to 25 fully-programmable I/O lines. Most of the control logic associated to each I/O is represented in Figure 27-2. In this description each signal shown represents one of up to 25 possible indexes.

Figure 27-2. I/O Line Control Logic



27.5.1 Pull-up and Pull-down Resistor Control

Each I/O line is designed with an embedded pull-up resistor and an embedded pull-down resistor. The pull-up resistor can be enabled or disabled by writing to the Pull-up Enable Register (PIO_PUER) or Pull-up Disable Register (PIO_PUDR), respectively. Writing to these registers results in setting or clearing the corresponding bit in the Pull-up Status Register (PIO_PUSR). Reading a one in PIO_PUSR means the pull-up is disabled and reading a zero means the pull-up is enabled. The pull-down resistor can be enabled or disabled by writing the Pull-down Enable Register (PIO_PPDER) or the Pull-down Disable Register (PIO_PPDDR), respectively. Writing in these



registers results in setting or clearing the corresponding bit in the Pull-down Status Register (PIO_PPDSR). Reading a one in PIO_PPDSR means the pull-up is disabled and reading a zero means the pull-down is enabled.

Enabling the pull-down resistor while the pull-up resistor is still enabled is not possible. In this case, the write of PIO_PPDER for the relevant I/O line is discarded. Likewise, enabling the pull-up resistor while the pull-down resistor is still enabled is not possible. In this case, the write of PIO_PUER for the relevant I/O line is discarded.

Control of the pull-up resistor is possible regardless of the configuration of the I/O line.

After reset, depending on the I/O, pull-up or pull-down can be set.

27.5.2 I/O Line or Peripheral Function Selection

When a pin is multiplexed with one or two peripheral functions, the selection is controlled with the Enable Register (PIO_PER) and the Disable Register (PIO_PDR). The Status Register (PIO_PSR) is the result of the set and clear registers and indicates whether the pin is controlled by the corresponding peripheral or by the PIO Controller. A value of zero indicates that the pin is controlled by the corresponding on-chip peripheral selected in the ABCD Select registers (PIO_ABCDSR1 and PIO_ABCDSR2). A value of one indicates the pin is controlled by the PIO Controller.

If a pin is used as a general-purpose I/O line (not multiplexed with an on-chip peripheral), PIO_PER and PIO_PDR have no effect and PIO_PSR returns a one for the corresponding bit.

After reset, the I/O lines are controlled by the PIO Controller, i.e., PIO_PSR resets at one. However, in some events, it is important that PIO lines are controlled by the peripheral (as in the case of memory chip select lines that must be driven inactive after reset, or for address lines that must be driven low for booting out of an external memory). Thus, the reset value of PIO_PSR is defined at the product level and depends on the multiplexing of the device.

27.5.3 Peripheral A or B or C or D Selection

The PIO Controller provides multiplexing of up to four peripheral functions on a single pin. The selection is performed by writing PIO_ABCDSR1 and PIO_ABCDSR2.

For each pin:

- The corresponding bit at level zero in PIO_ABCDSR1 and the corresponding bit at level zero in PIO_ABCDSR2 means peripheral A is selected.
- The corresponding bit at level one in PIO_ABCDSR1 and the corresponding bit at level zero in PIO_ABCDSR2 means peripheral B is selected.
- The corresponding bit at level zero in PIO_ABCDSR1 and the corresponding bit at level one in PIO_ABCDSR2 means peripheral C is selected.
- The corresponding bit at level one in PIO_ABCDSR1 and the corresponding bit at level one in PIO_ABCDSR2 means peripheral D is selected.

Note that multiplexing of peripheral lines A, B, C and D only affects the output line. The peripheral input lines are always connected to the pin input (see Figure 27-2).

Writing in PIO_ABCDSR1 and PIO_ABCDSR2 manages the multiplexing regardless of the configuration of the pin. However, assignment of a pin to a peripheral function requires a write in PIO_ABCDSR1 and PIO_ABCDSR2 in addition to a write in PIO_PDR.

After reset, PIO_ABCDSR1 and PIO_ABCDSR2 are zero, thus indicating that all the PIO lines are configured on peripheral A. However, peripheral A generally does not drive the pin as the PIO Controller resets in I/O line mode.

If the software selects a peripheral A, B, C or D which does not exist for a pin, no alternate functions are enabled for this pin and the selection is taken into account. The PIO Controller does not carry out checks to prevent selection of a peripheral which does not exist.



27.5.4 Output Control

When the I/O line is assigned to a peripheral function, i.e., the corresponding bit in PIO_PSR is at zero, the drive of the I/O line is controlled by the peripheral. Peripheral A or B or C or D depending on the value in PIO_ABCDSR1 and PIO_ABCDSR2 determines whether the pin is driven or not.

When the I/O line is controlled by the PIO Controller, the pin can be configured to be driven. This is done by writing the Output Enable Register (PIO_OER) and Output Disable Register (PIO_ODR). The results of these write operations are detected in the Output Status Register (PIO_OSR). When a bit in this register is at zero, the corresponding I/O line is used as an input only. When the bit is at one, the corresponding I/O line is driven by the PIO Controller.

The level driven on an I/O line can be determined by writing in the Set Output Data Register (PIO_SODR) and the Clear Output Data Register (PIO_CODR). These write operations, respectively, set and clear the Output Data Status Register (PIO_ODSR), which represents the data driven on the I/O lines. Writing in PIO_OER and PIO_ODR manages PIO_OSR whether the pin is configured to be controlled by the PIO Controller or assigned to a peripheral function. This enables configuration of the I/O line prior to setting it to be managed by the PIO Controller.

Similarly, writing in PIO_SODR and PIO_CODR affects PIO_ODSR. This is important as it defines the first level driven on the I/O line.

27.5.5 Synchronous Data Output

Clearing one or more PIO line(s) and setting another one or more PIO line(s) synchronously cannot be done by using PIO_SODR and PIO_CODR. It requires two successive write operations into two different registers. To overcome this, the PIO Controller offers a direct control of PIO outputs by single write access to PIO_ODSR. Only bits unmasked by the Output Write Status Register (PIO_OWSR) are written. The mask bits in PIO_OWSR are set by writing to the Output Write Enable Register (PIO_OWER) and cleared by writing to the Output Write Disable Register (PIO_OWDR).

After reset, the synchronous data output is disabled on all the I/O lines as PIO_OWSR resets at 0x0.

27.5.6 Multi-Drive Control (Open Drain)

Each I/O can be independently programmed in open drain by using the multi-drive feature. This feature permits several drivers to be connected on the I/O line which is driven low only by each device. An external pull-up resistor (or enabling of the internal one) is generally required to guarantee a high level on the line.

The multi-drive feature is controlled by the Multi-driver Enable Register (PIO_MDER) and the Multi-driver Disable Register (PIO_MDDR). The multi-drive can be selected whether the I/O line is controlled by the PIO Controller or assigned to a peripheral function. The Multi-driver Status Register (PIO_MDSR) indicates the pins that are configured to support external drivers.


After reset, the multi-drive feature is disabled on all pins, i.e., PIO_MDSR resets at value 0x0.

27.5.7 Output Line Timings

Figure 27-3 shows how the outputs are driven either by writing PIO_SODR or PIO_CODR, or by directly writing PIO_ODSR. This last case is valid only if the corresponding bit in PIO_OWSR is set. Figure 27-3 also shows when the feedback in the Pin Data Status Register (PIO_PDSR) is available.



Figure 27-3. Output Line Timings



27.5.8 Inputs

The level on each I/O line can be read through PIO_PDSR. This register indicates the level of the I/O lines regardless of their configuration, whether uniquely as an input, or driven by the PIO Controller, or driven by a peripheral.

Reading the I/O line levels requires the clock of the PIO Controller to be enabled, otherwise PIO_PDSR reads the levels present on the I/O line at the time the clock was disabled.

27.5.9 Input Glitch and Debouncing Filters

Optional input glitch and debouncing filters are independently programmable on each I/O line.

The glitch filter can filter a glitch with a duration of less than 1/2 peripheral clock and the debouncing filter can filter a pulse of less than 1/2 period of a programmable divided slow clock.

The selection between glitch filtering or debounce filtering is done by writing in the PIO Input Filter Slow Clock Disable Register (PIO_IFSCDR) and the PIO Input Filter Slow Clock Enable Register (PIO_IFSCER). Writing PIO_IFSCDR and PIO_IFSCER, respectively, sets and clears bits in the Input Filter Slow Clock Status Register (PIO_IFSCSR).

The current selection status can be checked by reading the PIO IFSCSR.

- If PIO IFSCSR[i] = 0: The glitch filter can filter a glitch with a duration of less than 1/2 master clock period.
- If PIO_IFSCSR[i] = 1: The debouncing filter can filter a pulse with a duration of less than 1/2 programmable divided slow clock period.

For the debouncing filter, the period of the divided slow clock is defined by writing in the DIV field of the Slow Clock Divider Debouncing Register (PIO_SCDR):

$$t_{\text{div_slck}} = ((\text{DIV} + 1) \times 2) \times t_{\text{slck}}$$

When the glitch or debouncing filter is enabled, a glitch or pulse with a duration of less than 1/2 selected clock cycle (selected clock represents peripheral clock or divided slow clock depending on PIO_IFSCDR and PIO_IFSCER programming) is automatically rejected, while a pulse with a duration of one selected clock (peripheral clock or divided slow clock) cycle or more is accepted. For pulse durations between 1/2 selected clock cycle and one selected clock cycle, the pulse may or may not be taken into account, depending on the precise timing of its occurrence. Thus for a pulse to be visible, it must exceed one selected clock cycle, whereas for a glitch to be reliably filtered out, its duration must not exceed 1/2 selected clock cycle.

The filters also introduce some latencies, illustrated in Figure 27-4 and Figure 27-5.



The glitch filters are controlled by the Input Filter Enable Register (PIO_IFER), the Input Filter Disable Register (PIO_IFDR) and the Input Filter Status Register (PIO_IFSR). Writing PIO_IFER and PIO_IFDR respectively sets and clears bits in PIO_IFSR. This last register enables the glitch filter on the I/O lines.

When the glitch and/or debouncing filter is enabled, it does not modify the behavior of the inputs on the peripherals. It acts only on the value read in PIO_PDSR and on the input change interrupt detection. The glitch and debouncing filters require that the peripheral clock is enabled.

Figure 27-4. Input Glitch Filter Timing





Figure 27-5. Input Debouncing Filter Timing



27.5.10 Input Edge/Level Interrupt

The PIO Controller can be programmed to generate an interrupt when it detects an edge or a level on an I/O line. The Input Edge/Level interrupt is controlled by writing the Interrupt Enable Register (PIO_IER) and the Interrupt Disable Register (PIO_IDR), which enable and disable the input change interrupt respectively by setting and clearing the corresponding bit in the Interrupt Mask Register (PIO_IMR). As input change detection is possible only by comparing two successive samplings of the input of the I/O line, the peripheral clock must be enabled. The Input Change interrupt is available regardless of the configuration of the I/O line, i.e., configured as an input only, controlled by the PIO Controller or assigned to a peripheral function.

By default, the interrupt can be generated at any time an edge is detected on the input.

Some additional interrupt modes can be enabled/disabled by writing in the Additional Interrupt Modes Enable Register (PIO_AIMER) and Additional Interrupt Modes Disable Register (PIO_AIMDR). The current state of this selection can be read through the Additional Interrupt Modes Mask Register (PIO_AIMMR).

These additional modes are:



- Rising edge detection
- Falling edge detection
- Low-level detection
- High-level detection

In order to select an additional interrupt mode:


- The type of event detection (edge or level) must be selected by writing in the Edge Select Register (PIO_ESR) and Level Select Register (PIO_LSR) which select, respectively, the edge and level detection.
 The current status of this selection is accessible through the Edge/Level Status Register (PIO_ELSR).
- The polarity of the event detection (rising/falling edge or high/low-level) must be selected by writing in the Falling Edge/Low-Level Select Register (PIO_FELLSR) and Rising Edge/High-Level Select Register (PIO_REHLSR) which allow to select falling or rising edge (if edge is selected in PIO_ELSR) edge or high-or low-level detection (if level is selected in PIO_ELSR). The current status of this selection is accessible through the Fall/Rise Low/High Status Register (PIO_FRLHSR).

When an input edge or level is detected on an I/O line, the corresponding bit in the Interrupt Status Register (PIO_ISR) is set. If the corresponding bit in PIO_IMR is set, the PIO Controller interrupt line is asserted. The interrupt signals of the 25 channels are ORed-wired together to generate a single interrupt signal to the interrupt controller.

When the software reads PIO_ISR, all the interrupts are automatically cleared. This signifies that all the interrupts that are pending when PIO_ISR is read must be handled. When an Interrupt is enabled on a "level", the interrupt is generated as long as the interrupt source is not cleared, even if some read accesses in PIO_ISR are performed.



Figure 27-6. Event Detector on Input Lines (Figure Represents Line 0)



Example of interrupt generation on following lines:

- Rising edge on PIO line 0
- Falling edge on PIO line 1
- Rising edge on PIO line 2
- Low-level on PIO line 3
- High-level on PIO line 4
- High-level on PIO line 5
- Falling edge on PIO line 6
- Rising edge on PIO line 7
- Any edge on the other lines


Table 27-2 provides the required configuration for this example.

Table 27-2. Configuration for Example Interrupt Generation

Configuration	Description			
	All the interrupt sources are enabled by writing 32'hFFFF_FFFF in PIO_IER.			
Interrupt Mode	Then the additional interrupt mode is enabled for lines 0 to 7 by writing 32'h0000_00FF in PIO_AIMER.			
	Lines 3, 4 and 5 are configured in level detection by writing 32'h0000_0038 in PIO_LSR.			
Edge or Level Detection	The other lines are configured in edge detection by default, if they have not been previously configured. Otherwise, lines 0, 1, 2, 6 and 7 must be configured in edge detection by writing 32'h0000_00C7 in PIO_ESR.			
Falling/Picing Edge or Low/High Lovel	Lines 0, 2, 4, 5 and 7 are configured in rising edge or high-level detection by writing 32'h0000_00B5 in PIO_REHLSR.			
Falling/Rising Edge or Low/High-Level Detection	The other lines are configured in falling edge or low-level detection by default if they have not been previously configured. Otherwise, lines 1, 3 and 6 must be configured in falling edge/low-level detection by writing 32'h0000_004A in PIO_FELLSR.			



Figure 27-7. Input Change Interrupt Timings When No Additional Interrupt Modes



27.5.11 Programmable Schmitt Trigger

It is possible to configure each input for the Schmitt trigger. By default the Schmitt trigger is active. Disabling the Schmitt trigger is requested when using the QTouch[®] Library.

27.5.12 I/O Lines Programming Example

The programming example shown in Table 27-3 is used to obtain the following configuration:

- 4-bit output port on I/O lines 0 to 3 (should be written in a single write operation), open-drain, with pull-up resistor
- Four output signals on I/O lines 4 to 7 (to drive LEDs for example), driven high and low, no pull-up resistor, no pull-down resistor
- Four input signals on I/O lines 8 to 11 (to read push-button states for example), with pull-up resistors, glitch filters and input change interrupts
- Four input signals on I/O line 12 to 15 to read an external device status (polled, thus no input change interrupt), no pull-up resistor, no glitch filter
- I/O lines 16 to 19 assigned to peripheral A functions with pull-up resistor
- I/O lines 20 to 23 assigned to peripheral B functions with pull-down resistor
- I/O lines 24 to 27 assigned to peripheral C with input change interrupt, no pull-up resistor and no pull-down resistor
- I/O lines 28 to 31 assigned to peripheral D, no pull-up resistor and no pull-down resistor

Table 27-3. Programming Example

Register	Value to be Written
PIO_PER	0x0000_FFFF
PIO_PDR	0xFFFF_0000
PIO_OER	0x0000_00FF
PIO_ODR	0xFFFF_FF00
PIO_IFER	0x0000_0F00
PIO_IFDR	0xFFFF_F0FF
PIO_SODR	0x0000_0000
PIO_CODR	0x0FFF_FFFF
PIO_IER	0x0F00_0F00
PIO_IDR	0xF0FF_F0FF



Table 27-3. Programming Example (Continued)

PIO_MDER	0x0000_000F
PIO_MDDR	0xFFFF_FFF0
PIO_PUDR	0xFFF0_00F0
PIO_PUER	0x000F_FF0F
PIO_PPDDR	0xFF0F_FFFF
PIO_PPDER	0x00F0_0000
PIO_ABCDSR1	0xF0F0_0000
PIO_ABCDSR2	0xFF00_0000
PIO_OWER	0x0000_000F
PIO_OWDR	0x0FFF_FFF0



27.5.13 Register Write Protection

To prevent any single software error from corrupting PIO behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the PIO Write Protection Mode Register (PIO_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the PIO Write Protection Status Register (PIO_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the PIO_WPSR.

The following registers can be write-protected:

- PIO Enable Register
- PIO Disable Register
- PIO Output Enable Register
- PIO Output Disable Register
- PIO Input Filter Enable Register
- PIO Input Filter Disable Register
- PIO Multi-driver Enable Register
- PIO Multi-driver Disable Register
- PIO Pull-Up Disable Register
- PIO Pull-Up Enable Register
- PIO Peripheral ABCD Select Register 1
- PIO Peripheral ABCD Select Register 2
- PIO Output Write Enable Register
- PIO Output Write Disable Register
- PIO Pad Pull-Down Disable Register
- PIO Pad Pull-Down Enable Register



27.6 Parallel Input/Output Controller (PIO) User Interface

Each I/O line controlled by the PIO Controller is associated with a bit in each of the PIO Controller User Interface registers. Each register is 32-bit wide. If a parallel I/O line is not defined, writing to the corresponding bits has no effect. Undefined bits read zero. If the I/O line is not multiplexed with any peripheral, the I/O line is controlled by the PIO Controller and PIO_PSR returns one systematically.

Table 27-4. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	PIO Enable Register	PIO_PER	Write-only	_
0x0004	PIO Disable Register	PIO_PDR	Write-only	_
0x0008	PIO Status Register	PIO_PSR	Read-only	(1)
0x000C	Reserved	_	_	_
0x0010	Output Enable Register	PIO_OER	Write-only	_
0x0014	Output Disable Register	PIO_ODR	Write-only	_
0x0018	Output Status Register	PIO_OSR	Read-only	0x00000000
0x001C	Reserved	_	_	_
0x0020	Glitch Input Filter Enable Register	PIO_IFER	Write-only	_
0x0024	Glitch Input Filter Disable Register	PIO_IFDR	Write-only	_
0x0028	Glitch Input Filter Status Register	PIO_IFSR	Read-only	0x00000000
0x002C	Reserved	_	_	_
0x0030	Set Output Data Register	PIO_SODR	Write-only	_
0x0034	Clear Output Data Register	PIO_CODR	Write-only	
0x0038	Output Data Status Register	PIO_ODSR	Read-only or ⁽²⁾ Read/Write	-
0x003C	Pin Data Status Register	PIO_PDSR	Read-only	(3)
0x0040	Interrupt Enable Register	PIO_IER	Write-only	_
0x0044	Interrupt Disable Register	PIO_IDR	Write-only	_
0x0048	Interrupt Mask Register	PIO_IMR	Read-only	0x00000000
0x004C	Interrupt Status Register ⁽⁴⁾	PIO_ISR	Read-only	0x00000000
0x0050	Multi-driver Enable Register	PIO_MDER	Write-only	_
0x0054	Multi-driver Disable Register	PIO_MDDR	Write-only	_
0x0058	Multi-driver Status Register	PIO_MDSR	Read-only	0x00000000
0x005C	Reserved	_	_	_
0x0060	Pull-up Disable Register	PIO_PUDR	Write-only	_
0x0064	Pull-up Enable Register	PIO_PUER	Write-only	_
0x0068	Pad Pull-up Status Register	PIO_PUSR	Read-only	(1)
0x006C	Reserved	_	_	_



Table 27-4. Register Mapping (Continued)

Offset	Register	Name	Access	Reset	
0x0070	Peripheral Select Register 1	PIO_ABCDSR1	Read/Write	0x00000000	
0x0074	Peripheral Select Register 2	PIO_ABCDSR2	Read/Write	0x00000000	
0x0078-0x007C	Reserved	_	_	_	
0x0080	Input Filter Slow Clock Disable Register	PIO_IFSCDR	Write-only	_	
0x0084	Input Filter Slow Clock Enable Register	PIO_IFSCER	Write-only	_	
0x0088	Input Filter Slow Clock Status Register	PIO_IFSCSR	Read-only	0x00000000	
0x008C	Slow Clock Divider Debouncing Register	PIO_SCDR	Read/Write	0x00000000	
0x0090	Pad Pull-down Disable Register	PIO_PPDDR	Write-only	_	
0x0094	Pad Pull-down Enable Register	PIO_PPDER	Write-only	_	
0x0098	Pad Pull-down Status Register	PIO_PPDSR	Read-only	(1)	
0x009C	Reserved	_	_	_	
0x00A0	Output Write Enable	PIO_OWER	Write-only	_	
0x00A4	Output Write Disable	PIO_OWDR	Write-only	_	
0x00A8	Output Write Status Register	PIO_OWSR	Read-only	0x00000000	
0x00AC	Reserved	_	_	_	
0x00B0	Additional Interrupt Modes Enable Register	PIO_AIMER	Write-only	_	
0x00B4	Additional Interrupt Modes Disable Register	PIO_AIMDR	Write-only	_	
0x00B8	Additional Interrupt Modes Mask Register	PIO_AIMMR	Read-only	0x00000000	
0x00BC	Reserved	_	_	_	
0x00C0	Edge Select Register	PIO_ESR	Write-only	_	
0x00C4	Level Select Register	PIO_LSR	Write-only	_	
0x00C8	Edge/Level Status Register	PIO_ELSR	Read-only	0x00000000	
0x00CC	Reserved	_	_	_	
0x00D0	Falling Edge/Low-Level Select Register	PIO_FELLSR	Write-only	_	
0x00D4	Rising Edge/High-Level Select Register	PIO_REHLSR	Write-only	_	
0x00D8	Fall/Rise - Low/High Status Register	PIO_FRLHSR	Read-only	0x00000000	
0x00DC	Reserved	_	-	_	
0x00E0	Reserved	_	-	_	
0x00E4	Write Protection Mode Register	PIO_WPMR	Read/Write	0x00000000	
0x00E8	Write Protection Status Register	PIO_WPSR	Read-only	0x00000000	
0x00EC-0x00FC	Reserved	_	_	_	
0x0100	Schmitt Trigger Register	PIO_SCHMITT	Read/Write	0x00000000	
0x0104-0x010C	Reserved	_	_	_	
0x0110	Reserved	-	_	_	
0x0114-0x011C	Reserved	_	_	_	
0x0120-0x014C	Reserved	_	_	_	

Notes: 1. Reset value depends on the product implementation.



- 2. PIO_ODSR is Read-only or Read/Write depending on PIO_OWSR I/O lines.
- 3. Reset value of PIO_PDSR depends on the level of the I/O lines. Reading the I/O line levels requires the clock of the PIO Controller to be enabled, otherwise PIO_PDSR reads the levels present on the I/O line at the time the clock was disabled.
- 4. PIO_ISR is reset at 0x0. However, the first read of the register may read a different value as input changes may have occurred.
- 5. If an offset is not listed in the table it must be considered as reserved.



27.6.1 PIO Enable Register

Name: PIO_PER

Address: 0x400E0E00 (PIOA), 0x400E1000 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: PIO Enable

0: No effect.

1: Enables the PIO to control the corresponding pin (disables peripheral control of the pin).

27.6.2 PIO Disable Register

Name: PIO_PDR

Address: 0x400E0E04 (PIOA), 0x400E1004 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: PIO Disable

0: No effect.

1: Disables the PIO from controlling the corresponding pin (enables peripheral control of the pin).



27.6.3 PIO Status Register

Name: PIO_PSR

Address: 0x400E0E08 (PIOA), 0x400E1008 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: PIO Status

0: PIO is inactive on the corresponding I/O line (peripheral is active).

1: PIO is active on the corresponding I/O line (peripheral is inactive).

27.6.4 PIO Output Enable Register

Name: PIO_OER

Address: 0x400E0E10 (PIOA), 0x400E1010 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Output Enable

0: No effect.

1: Enables the output on the I/O line.



27.6.5 PIO Output Disable Register

Name: PIO_ODR

Address: 0x400E0E14 (PIOA), 0x400E1014 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Output Disable

0: No effect.

1: Disables the output on the I/O line.

27.6.6 PIO Output Status Register

Name: PIO_OSR

Address: 0x400E0E18 (PIOA), 0x400E1018 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Status

0: The I/O line is a pure input.

1: The I/O line is enabled in output.



27.6.7 PIO Input Filter Enable Register

Name: PIO_IFER

Address: 0x400E0E20 (PIOA), 0x400E1020 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Input Filter Enable

0: No effect.

1: Enables the input glitch filter on the I/O line.

27.6.8 PIO Input Filter Disable Register

Name: PIO_IFDR

Address: 0x400E0E24 (PIOA), 0x400E1024 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Input Filter Disable

0: No effect.

1: Disables the input glitch filter on the I/O line.



27.6.9 PIO Input Filter Status Register

Name: PIO_IFSR

Address: 0x400E0E28 (PIOA), 0x400E1028 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Filter Status

0: The input glitch filter is disabled on the I/O line.

1: The input glitch filter is enabled on the I/O line.

27.6.10 PIO Set Output Data Register

Name: PIO_SODR

Address: 0x400E0E30 (PIOA), 0x400E1030 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Set Output Data



^{1:} Sets the data to be driven on the I/O line.

27.6.11 PIO Clear Output Data Register

Name: PIO_CODR

Address: 0x400E0E34 (PIOA), 0x400E1034 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Clear Output Data

^{1:} Clears the data to be driven on the I/O line.

27.6.12 PIO Output Data Status Register

Name: PIO_ODSR

Address: 0x400E0E38 (PIOA), 0x400E1038 (PIOB)

Access: Read-only or Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Data Status

0: The data to be driven on the I/O line is 0.

1: The data to be driven on the I/O line is 1.



27.6.13 PIO Pin Data Status Register

Name: PIO_PDSR

Address: 0x400E0E3C (PIOA), 0x400E103C (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Data Status

0: The I/O line is at level 0.

1: The I/O line is at level 1.

27.6.14 PIO Interrupt Enable Register

Name: PIO_IER

Address: 0x400E0E40 (PIOA), 0x400E1040 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Enable

0: No effect.

1: Enables the input change interrupt on the I/O line.



27.6.15 PIO Interrupt Disable Register

Name: PIO_IDR

Address: 0x400E0E44 (PIOA), 0x400E1044 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Disable

^{1:} Disables the input change interrupt on the I/O line.

27.6.16 PIO Interrupt Mask Register

Name: PIO_IMR

Address: 0x400E0E48 (PIOA), 0x400E1048 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Mask

0: Input change interrupt is disabled on the I/O line.

1: Input change interrupt is enabled on the I/O line.



27.6.17 PIO Interrupt Status Register

Name: PIO_ISR

Address: 0x400E0E4C (PIOA), 0x400E104C (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Input Change Interrupt Status

0: No input change has been detected on the I/O line since PIO_ISR was last read or since reset.

^{1:} At least one input change has been detected on the I/O line since PIO_ISR was last read or since reset.

27.6.18 PIO Multi-driver Enable Register

Name: PIO_MDER

Address: 0x400E0E50 (PIOA), 0x400E1050 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Multi-drive Enable

0: No effect.

1: Enables multi-drive on the I/O line.



27.6.19 PIO Multi-driver Disable Register

Name: PIO_MDDR

Address: 0x400E0E54 (PIOA), 0x400E1054 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Multi-drive Disable

0: No effect.

1: Disables multi-drive on the I/O line.

27.6.20 PIO Multi-driver Status Register

Name: PIO_MDSR

Address: 0x400E0E58 (PIOA), 0x400E1058 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Multi-drive Status

0: The multi-drive is disabled on the I/O line. The pin is driven at high- and low-level.

1: The multi-drive is enabled on the I/O line. The pin is driven at low-level only.



27.6.21 PIO Pull-Up Disable Register

Name: PIO_PUDR

Address: 0x400E0E60 (PIOA), 0x400E1060 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Pull-Up Disable

0: No effect.

1: Disables the pull-up resistor on the I/O line.

27.6.22 PIO Pull-Up Enable Register

Name: PIO_PUER

Address: 0x400E0E64 (PIOA), 0x400E1064 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Pull-Up Enable

0: No effect.

1: Enables the pull-up resistor on the I/O line.



27.6.23 PIO Pull-Up Status Register

Name: PIO_PUSR

Address: 0x400E0E68 (PIOA), 0x400E1068 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Pull-Up Status

0: Pull-up resistor is enabled on the I/O line.

1: Pull-up resistor is disabled on the I/O line.

27.6.24 PIO Peripheral ABCD Select Register 1

Name: PIO_ABCDSR1

Access: Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Peripheral Select

If the same bit is set to 0 in PIO_ABCDSR2:

- 0: Assigns the I/O line to the Peripheral A function.
- 1: Assigns the I/O line to the Peripheral B function.

If the same bit is set to 1 in PIO_ABCDSR2:

- 0: Assigns the I/O line to the Peripheral C function.
- 1: Assigns the I/O line to the Peripheral D function.



27.6.25 PIO Peripheral ABCD Select Register 2

Name: PIO_ABCDSR2

Address: 0x400E0E70 (PIOA), 0x400E1070 (PIOB)

Access: Read/Write

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Peripheral Select

If the same bit is set to 0 in PIO_ABCDSR1:

0: Assigns the I/O line to the Peripheral A function.

1: Assigns the I/O line to the Peripheral C function.

If the same bit is set to 1 in PIO_ABCDSR1:

0: Assigns the I/O line to the Peripheral B function.

1: Assigns the I/O line to the Peripheral D function.

27.6.26 PIO Input Filter Slow Clock Disable Register

Name: PIO_IFSCDR

Address: 0x400E0E80 (PIOA), 0x400E1080 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Peripheral Clock Glitch Filtering Select



^{1:} The glitch filter is able to filter glitches with a duration < $t_{peripheral\ clock}/2$.

27.6.27 PIO Input Filter Slow Clock Enable Register

Name: PIO_IFSCER

Address: 0x400E0E84 (PIOA), 0x400E1084 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Slow Clock Debouncing Filtering Select

^{1:} The debouncing filter is able to filter pulses with a duration < $t_{\rm div_slck}/2$.

27.6.28 PIO Input Filter Slow Clock Status Register

Name: PIO_IFSCSR

Address: 0x400E0E88 (PIOA), 0x400E1088 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Glitch or Debouncing Filter Selection Status

0: The glitch filter is able to filter glitches with a duration $< t_{peripheral clock}/2$.

1: The debouncing filter is able to filter pulses with a duration < $t_{\rm div_slck}\!/\!2.$



27.6.29 PIO Slow Clock Divider Debouncing Register

Name: PIO_SCDR

Address: 0x400E0E8C (PIOA), 0x400E108C (PIOB)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	ı	-	-	ı	_
23	22	21	20	19	18	17	16
_	_	_	ı	ı	1	ı	_
15	14	13	12	11	10	9	8
_	_			D	IV		
7	6	5	4	3	2	1	0
	·	·	D	IV	·	·	

• DIV: Slow Clock Divider Selection for Debouncing

$$t_{\text{div_slck}} = ((\text{DIV} + 1) \times 2) \times t_{\text{slck}}$$

27.6.30 PIO Pad Pull-Down Disable Register

Name: PIO_PPDDR

Address: 0x400E0E90 (PIOA), 0x400E1090 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Pull-Down Disable

0: No effect.

1: Disables the pull-down resistor on the I/O line.



27.6.31 PIO Pad Pull-Down Enable Register

Name: PIO_PPDER

Address: 0x400E0E94 (PIOA), 0x400E1094 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Pull-Down Enable

0: No effect.

1: Enables the pull-down resistor on the I/O line.

27.6.32 PIO Pad Pull-Down Status Register

Name: PIO_PPDSR

Address: 0x400E0E98 (PIOA), 0x400E1098 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Pull-Down Status

0: Pull-down resistor is enabled on the I/O line.

1: Pull-down resistor is disabled on the I/O line.



27.6.33 PIO Output Write Enable Register

Name: PIO_OWER

Address: 0x400E0EA0 (PIOA), 0x400E10A0 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Output Write Enable

0: No effect.

1: Enables writing PIO_ODSR for the I/O line.

27.6.34 PIO Output Write Disable Register

Name: PIO_OWDR

Address: 0x400E0EA4 (PIOA), 0x400E10A4 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register.

• P0-P31: Output Write Disable

0: No effect.

1: Disables writing PIO_ODSR for the I/O line.



27.6.35 PIO Output Write Status Register

Name: PIO_OWSR

Address: 0x400E0EA8 (PIOA), 0x400E10A8 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Output Write Status

0: Writing PIO_ODSR does not affect the I/O line.

1: Writing PIO_ODSR affects the I/O line.

27.6.36 PIO Additional Interrupt Modes Enable Register

Name: PIO_AIMER

Address: 0x400E0EB0 (PIOA), 0x400E10B0 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Additional Interrupt Modes Enable



^{1:} The interrupt source is the event described in PIO_ELSR and PIO_FRLHSR.

27.6.37 PIO Additional Interrupt Modes Disable Register

Name: PIO_AIMDR

Address: 0x400E0EB4 (PIOA), 0x400E10B4 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Additional Interrupt Modes Disable

^{1:} The interrupt mode is set to the default interrupt mode (both-edge detection).

27.6.38 PIO Additional Interrupt Modes Mask Register

Name: PIO_AIMMR

Address: 0x400E0EB8 (PIOA), 0x400E10B8 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: IO Line Index

Selects the IO event type triggering an interrupt.

0: The interrupt source is a both-edge detection event.

1: The interrupt source is described by the registers PIO_ELSR and PIO_FRLHSR.



27.6.39 PIO Edge Select Register

Name: PIO_ESR

Address: 0x400E0EC0 (PIOA), 0x400E10C0 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Edge Interrupt Selection

^{1:} The interrupt source is an edge-detection event.

27.6.40 PIO Level Select Register

Name: PIO_LSR

Address: 0x400E0EC4 (PIOA), 0x400E10C4 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Level Interrupt Selection

0: No effect.

1: The interrupt source is a level-detection event.



27.6.41 PIO Edge/Level Status Register

Name: PIO_ELSR

Address: 0x400E0EC8 (PIOA), 0x400E10C8 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Edge/Level Interrupt Source Selection

0: The interrupt source is an edge-detection event.

1: The interrupt source is a level-detection event.

27.6.42 PIO Falling Edge/Low-Level Select Register

Name: PIO_FELLSR

Address: 0x400E0ED0 (PIOA), 0x400E10D0 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Falling Edge/Low-Level Interrupt Selection

0: No effect.



^{1:} The interrupt source is set to a falling edge detection or low-level detection event, depending on PIO_ELSR.

27.6.43 PIO Rising Edge/High-Level Select Register

Name: PIO_REHLSR

Address: 0x400E0ED4 (PIOA), 0x400E10D4 (PIOB)

Access: Write-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
		40	10		40		
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Rising Edge/High-Level Interrupt Selection

0: No effect.

^{1:} The interrupt source is set to a rising edge detection or high-level detection event, depending on PIO_ELSR.

27.6.44 PIO Fall/Rise - Low/High Status Register

Name: PIO_FRLHSR

Address: 0x400E0ED8 (PIOA), 0x400E10D8 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
P31	P30	P29	P28	P27	P26	P25	P24
23	22	21	20	19	18	17	16
P23	P22	P21	P20	P19	P18	P17	P16
15	14	13	12	11	10	9	8
P15	P14	P13	P12	P11	P10	P9	P8
7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0

• P0-P31: Edge/Level Interrupt Source Selection

0: The interrupt source is a falling edge detection (if PIO_ELSR = 0) or low-level detection event (if PIO_ELSR = 1).

1: The interrupt source is a rising edge detection (if PIO_ELSR = 0) or high-level detection event (if PIO_ELSR = 1).



27.6.45 PIO Write Protection Mode Register

Name: PIO_WPMR

Address: 0x400E0EE4 (PIOA), 0x400E10E4 (PIOB)

Access: Read/Write

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	-	_	_	_	1	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x50494F ("PIO" in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x50494F ("PIO" in ASCII).

See Section 27.5.13 "Register Write Protection" for the list of registers that can be protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x50494F	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



27.6.46 PIO Write Protection Status Register

Name: PIO_WPSR

Address: 0x400E0EE8 (PIOA), 0x400E10E8 (PIOB)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	-	_
23	22	21	20	19	18	17	16
	WPVSRC						
15	14	13	12	11	10	9	8
			WPV	'SRC			
7	6	5	4	3	2	1	0
_	-	_	_	-	_	-	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the PIO_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



^{1:} A write protection violation has occurred since the last read of the PIO_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

27.6.47 PIO Schmitt Trigger Register

Name: PIO_SCHMITT

Address: 0x400E0F00 (PIOA), 0x400E1100 (PIOB)

Access: Read/Write

31	30	29	28	27	26	25	24
SCHMITT31	SCHMITT30	SCHMITT29	SCHMITT28	SCHMITT27	SCHMITT26	SCHMITT25	SCHMITT24
23	22	21	20	19	18	17	16
SCHMITT23	SCHMITT22	SCHMITT21	SCHMITT20	SCHMITT19	SCHMITT18	SCHMITT17	SCHMITT16
15	14	13	12	11	10	9	8
15 SCHMITT15	14 SCHMITT14	13 SCHMITT13	12 SCHMITT12	11 SCHMITT11	10 SCHMITT10	9 SCHMITT9	8 SCHMITT8
						9 SCHMITT9 1	8 SCHMITT8 0

• SCHMITTx [x=0..31]: Schmitt Trigger Control

0: Schmitt trigger is enabled.

1: Schmitt trigger is disabled.

28. Serial Peripheral Interface (SPI)

28.1 Description

The Serial Peripheral Interface (SPI) circuit is a synchronous serial data link that provides communication with external devices in Master or Slave mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a Shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the "master" which controls the data flow, while the other devices act as "slaves" which have data shifted into and out by the master. Different CPUs can take turn being masters (multiple master protocol, contrary to single master protocol where one CPU is always the master while all of the others are always slaves). One master can simultaneously shift data into multiple slaves. However, only one slave can drive its output to write data back to the master at any given time.

A slave device is selected when the master asserts its NSS signal. If multiple slave devices exist, the master generates a separate slave select signal for each slave (NPCS).

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI)—This data line supplies the output data from the master shifted into the input(s) of the slave(s).
- Master In Slave Out (MISO)—This data line supplies the output data from a slave to the input of the master. There may be no more than one slave transmitting data during any particular transfer.
- Serial Clock (SPCK)—This control line is driven by the master and regulates the flow of the data bits. The master can transmit data at a variety of baud rates; there is one SPCK pulse for each bit that is transmitted.
- Slave Select (NSS)—This control line allows slaves to be turned on and off by hardware.


28.2 Embedded Characteristics

- Master or Slave Serial Peripheral Bus Interface
 - 8-bit to 16-bit programmable data length per chip select
 - Programmable phase and polarity per chip select
 - Programmable transfer delay between consecutive transfers and delay before SPI clock per chip select
 - Programmable delay between chip selects
 - Selectable mode fault detection
- Master Mode can drive SPCK up to Peripheral Clock
- Master Mode Bit Rate can be Independent of the Processor/Peripheral Clock
- Slave mode operates on SPCK, asynchronously with core and bus clock
- Two chip selects with external decoder support allow communication with up to 3 peripherals
- Communication with Serial External Devices Supported
 - Serial memories, such as DataFlash and 3-wire EEPROMs
 - Serial peripherals, such as ADCs, DACs, LCD controllers, CAN controllers and sensors
 - External coprocessors
- Connection to PDC Channel Capabilities, Optimizing Data Transfers
 - One channel for the receiver
 - One channel for the transmitter
- Register Write Protection




28.3 Block Diagram

Figure 28-1. Block Diagram



28.4 Application Block Diagram

Figure 28-2. Application Block Diagram: Single Master/Multiple Slave Implementation



28.5 Signal Description

Table 28-1. Signal Description

		Туре	
Pin Name	Pin Description	Master	Slave
MISO	Master In Slave Out	Input	Output
MOSI	Master Out Slave In	Output	Input
SPCK	Serial Clock	Output	Input
NPCS1	Peripheral Chip Select	Output	Unused
NPCS0/NSS	Peripheral Chip Select/Slave Select	Output	Input

28.6 Product Dependencies

28.6.1 I/O Lines

The pins used for interfacing the compliant external devices can be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the SPI pins to their peripheral functions.

Table 28-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
SPI	MISO	PA12	Α
SPI	MOSI	PA13	Α
SPI	NPCS0	PA11	Α
SPI	NPCS1	PA5	В
SPI	NPCS1	PB2	В
SPI	SPCK	PA14	Α

28.6.2 Power Management

The SPI can be clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the SPI clock.

28.6.3 Interrupt

The SPI interface has an interrupt line connected to the interrupt controller. Handling the SPI interrupt requires programming the interrupt controller before configuring the SPI.

Table 28-3. Peripheral IDs

Instance	ID
SPI	21

28.6.4 Peripheral DMA Controller (PDC)

The SPI interface can be used in conjunction with the PDC in order to reduce processor overhead. For a full description of the PDC, refer to the relevant section.



28.7 Functional Description

28.7.1 Modes of Operation

The SPI operates in Master mode or in Slave mode.

- The SPI operates in Master mode by writing a 1 to the MSTR bit in the SPI Mode Register (SPI_MR):
 - Pins NPCS0 to NPCS1 are all configured as outputs
 - The SPCK pin is driven
 - The MISO line is wired on the receiver input
 - The MOSI line is driven as an output by the transmitter.
- The SPI operates in Slave mode if the MSTR bit in the SPI MR is written to 0:
 - The MISO line is driven by the transmitter output
 - The MOSI line is wired on the receiver input
 - The SPCK pin is driven by the transmitter to synchronize the receiver.
 - The NPCS0 pin becomes an input, and is used as a slave select signal (NSS)
 - Pin NPCS1 is not driven and can be used for other purposes.

The data transfers are identically programmable for both modes of operation. The baud rate generator is activated only in Master mode.

28.7.2 Data Transfer

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the SPI Chip Select register (SPI_CSR). The clock phase is programmed with the NCPHA bit. These two parameters determine the edges of the clock signal on which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Consequently, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are connected and require different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.

Table 28-4 shows the four modes and corresponding parameter settings.

Table 28-4. SPI Bus Protocol Modes

SPI Mode	CPOL	NCPHA	Shift SPCK Edge	Capture SPCK Edge	SPCK Inactive Level
0	0	1	Falling	Rising	Low
1	0	0	Rising	Falling	Low
2	1	1	Rising	Falling	High
3	1	0	Falling	Rising	High

Figure 28-3 and Figure 28-4 show examples of data transfers.



Figure 28-3. SPI Transfer Format (NCPHA = 1, 8 bits per transfer)





Figure 28-4. SPI Transfer Format (NCPHA = 0, 8 bits per transfer)



* Not defined.



28.7.3 Master Mode Operations

When configured in Master mode, the SPI operates on the clock generated by the internal programmable baud rate generator. It fully controls the data transfers to and from the slave(s) connected to the SPI bus. The SPI drives the chip select line to the slave and the serial clock signal (SPCK).

The SPI features two holding registers, the Transmit Data Register (SPI_TDR) and the Receive Data Register (SPI_RDR), and a single shift register. The holding registers maintain the data flow at a constant rate.

After enabling the SPI, a data transfer starts when the processor writes to the SPI_TDR. The written data is immediately transferred in the Shift register and the transfer on the SPI bus starts. While the data in the Shift register is shifted on the MOSI line, the MISO line is sampled and shifted in the Shift register. Data cannot be loaded in the SPI_RDR without transmitting data. If there is no data to transmit, dummy data can be used (SPI_TDR filled with ones). When the SPI_MR.WDRBT bit is set, new data cannot be transmitted if the SPI_RDR has not been read. If Receiving mode is not required, for example when communicating with a slave receiver only (such as an LCD), the receive status flags in the SPI Status register (SPI_SR) can be discarded.

Before writing the SPI_TDR, the PCS field in the SPI_MR must be set in order to select a slave.

If new data is written in the SPI_TDR during the transfer, it is kept in the SPI_TDR until the current transfer is completed. Then, the received data is transferred from the Shift register to the SPI_RDR, the data in the SPI_TDR is loaded in the Shift register and a new transfer starts.

As soon as the SPI_TDR is written, the Transmit Data Register Empty (TDRE) flag in the SPI_SR is cleared. When the data written in the SPI_TDR is loaded into the Shift register, the TDRE flag in the SPI_SR is set. The TDRE bit is used to trigger the Transmit PDC channel.

See Figure 28-5.

The end of transfer is indicated by the TXEMPTY flag in the SPI_SR. If a transfer delay (DLYBCT) is greater than 0 for the last transfer, TXEMPTY is set after the completion of this delay. The peripheral clock can be switched off at this time.

Note: When the SPI is enabled, the TDRE and TXEMPTY flags are set.




Figure 28-5. TDRE and TXEMPTY flag behavior


The transfer of received data from the Shift register to the SPI_RDR is indicated by the Receive Data Register Full (RDRF) bit in the SPI_SR. When the received data is read, the RDRF bit is cleared.

If the SPI_RDR has not been read before new data is received, the Overrun Error (OVRES) bit in the SPI_SR is set. As long as this flag is set, data is loaded in the SPI_RDR. The user has to read the SPI_SR to clear the OVRES bit.

Figure 28-6 shows a block diagram of the SPI when operating in Master mode. Figure 28-7 shows a flow chart describing how transfers are handled.

28.7.3.1 Master Mode Block Diagram

Figure 28-6. Master Mode Block Diagram





28.7.3.2 Master Mode Flow Diagram

Figure 28-7. Master Mode Flow Diagram




Figure 28-8 shows the behavior of Transmit Data Register Empty (TDRE), Receive Data Register (RDRF) and Transmission Register Empty (TXEMPTY) status flags within the SPI_SR during an 8-bit data transfer in Fixed mode without the PDC involved.







Figure 28-9 shows the behavior of Transmission Register Empty (TXEMPTY), End of RX buffer (ENDRX), End of TX buffer (ENDTX), RX Buffer Full (RXBUFF) and TX Buffer Empty (TXBUFE) status flags within the SPI_SR during an 8-bit data transfer in Fixed mode with the PDC involved. The PDC is programmed to transfer and receive three units of data. The next pointer and counter are not used. The RDRF and TDRE are not shown because these flags are managed by the PDC when using the PDC.



Figure 28-9. PDC Status Register Flags Behavior



28.7.3.3 Clock Generation

The SPI Baud rate clock is generated by dividing the peripheral clock by a value between 1 and 255.

If the SCBR field in the SPI_CSR is programmed to 1, the operating baud rate is peripheral clock (see the electrical characteristics section for the SPCK maximum frequency). Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

At reset, SCBR is 0 and the user has to program it to a valid value before performing the first transfer.

The divisor can be defined independently for each chip select, as it has to be programmed in the SCBR field. This allows the SPI to automatically adapt the baud rate for each interfaced peripheral without reprogramming.

28.7.3.4 Transfer Delays


Figure 28-10 shows a chip select transfer change and consecutive transfers on the same chip select. Three delays can be programmed to modify the transfer waveforms:

- Delay between the chip selects—programmable only once for all chip selects by writing the DLYBCS field in the SPI_MR. The SPI slave device deactivation delay is managed through DLYBCS. If there is only one SPI slave device connected to the master, the DLYBCS field does not need to be configured. If several slave devices are connected to a master, DLYBCS must be configured depending on the highest deactivation delay. Refer to the SPI slave device electrical characteristics.
- Delay before SPCK—independently programmable for each chip select by writing the DLYBS field. The SPI slave device activation delay is managed through DLYBS. Refer to the SPI slave device electrical characteristics to define DLYBS.
- Delay between consecutive transfers—independently programmable for each chip select by writing the DLYBCT field. The time required by the SPI slave device to process received data is managed through DLYBCT. This time depends on the SPI slave system activity.

These delays allow the SPI to be adapted to the interfaced peripherals and their speed and bus release time.



Figure 28-10. Programmable Delays



28.7.3.5 Peripheral Selection

The serial peripherals are selected through the assertion of the NPCS0 to NPCS1 signals. By default, all NPCS signals are high before and after each transfer.

- Fixed Peripheral Select Mode: SPI exchanges data with only one peripheral.

 Fixed Peripheral Select mode is enabled by writing the PS bit to zero in the SPI_MR. In this case, the current peripheral is defined by the PCS field in the SPI_MR and the PCS field in the SPI_TDR has no effect.
- Variable Peripheral Select Mode: Data can be exchanged with more than one peripheral without having to reprogram the NPCS field in the SPI_MR.
 Variable Peripheral Select mode is enabled by setting the PS bit to 1 in the SPI_MR. The PCS field in the

SPI_TDR is used to select the current peripheral. This means that the peripheral selection can be defined for each new data. The value to write in the SPI_TDR has the following format:

[xxxxxxx(7-bit) + LASTXFER(1-bit)⁽¹⁾+ xxxx(4-bit) + PCS (4-bit) + DATA (8 to 16-bit)] with PCS equals the chip select to assert, as defined in Section 28.8.4 "SPI Transmit Data Register" and LASTXFER bit at 0 or 1 depending on the CSAAT bit.

Note: 1. Optional

CSAAT, LASTXFER and CSNAAT bits are discussed in Section 28.7.3.9 "Peripheral Deselection with PDC".

If LASTXFER is used, the command must be issued after writing the last character. Instead of LASTXFER, the user can use the SPIDIS command. After the end of the PDC transfer, it is necessary to wait for the TXEMPTY flag and then write SPIDIS into the SPI Control Register (SPI_CR). This does not change the configuration register values). The NPCS is disabled after the last character transfer. Then, another PDC transfer can be started if the SPIEN has previously been written in the SPI_CR.

28.7.3.6 SPI Peripheral DMA Controller (PDC)

In both Fixed and Variable Peripheral Select modes, the Peripheral DMA Controller (PDC) can be used to reduce processor overhead.

The fixed peripheral selection allows buffer transfers with a single peripheral. Using the PDC is an optimal means, as the size of the data transfer between the memory and the SPI is either 8 bits or 16 bits. However, if the peripheral selection is modified, the SPI_MR must be reprogrammed.

The variable peripheral selection allows buffer transfers with multiple peripherals without reprogramming the SPI_MR. Data written in the SPI_TDR is 32 bits wide and defines the real data to be transmitted and the destination peripheral. Using the PDC in this mode requires 32-bit wide buffers, with the data in the LSBs and the PCS and LASTXFER fields in the MSBs. However, the SPI still controls the number of bits (8 to16) to be transferred through MISO and MOSI lines with the chip select configuration registers (SPI_CSRx). This is not the



optimal means in terms of memory size for the buffers, but it provides a very effective means to exchange data with several peripherals without any intervention of the processor.

Transfer Size

Depending on the data size to transmit, from 8 to 16 bits, the PDC manages automatically the type of pointer size it has to point to. The PDC performs the following transfer, depending on the mode and number of bits per data.

- Fixed mode:
 - 8-bit data:

1-Byte transfer, PDC pointer address = address + 1 byte,

PDC counter = counter - 1

9-bit to 16-bit data:

2-Byte transfer. n-bit data transfer with don't care data (MSB) filled with 0's,

PDC pointer address = address + 2 bytes,

PDC counter = counter - 1

- Variable mode:
 - In Variable mode, PDC pointer address = address +4 bytes and PDC counter = counter 1 for 8 to 16-bit transfer size.
 - When using the PDC, the TDRE and RDRF flags are handled by the PDC. The user's application
 does not have to check these bits. Only End of RX Buffer (ENDRX), End of TX Buffer (ENDTX), Buffer
 Full (RXBUFF), TX Buffer Empty (TXBUFE) are significant. For further details about the Peripheral
 DMA Controller and user interface, refer to the PDC section.

28.7.3.7 Peripheral Chip Select Decoding

The user can program the SPI to operate with up to 3 slave peripherals by decoding the two chip select lines, NPCS0 to NPCS1 with an external decoder/demultiplexer (refer to Figure 28-11). This can be enabled by writing a 1 to the PCSDEC bit in the SPI MR.

When operating without decoding, the SPI makes sure that in any case only one chip select line is activated, i.e., one NPCS line driven low at a time. If two bits are defined low in a PCS field, only the lowest numbered chip select is driven low.

When operating with decoding, the SPI directly outputs the value defined by the PCS field on the NPCS lines of either SPI_MR or SPI_TDR (depending on PS).

As the SPI sets a default value of 0x3 on the chip select lines (i.e., all chip select lines at 1) when not processing any transfer, only 3 peripherals can be decoded.

The SPI has two Chip Select registers. As a result, when external decoding is activated, each NPCS chip select defines the characteristics of up to two peripherals. As an example, SPI_CRS0 defines the characteristics of the externally decoded peripherals 0 to 1, corresponding to the PCS values 0x0 to 0x1. Consequently, the user has to make sure to connect compatible peripherals on the decoded chip select lines 0 to 1 and 2. Figure 28-11 shows this type of implementation.

If the CSAAT bit is used, with or without the PDC, the Mode Fault detection for NPCS0 line must be disabled. This is not required for all other chip select lines since mode fault detection is only on NPCS0.



SPCK MISO MOSI SPCK MISO MOSI SPCK MISO MOSI SPCK MISO MOSI Slave 0 Slave 1 Slave 2 SPI Master NSS NSS NSS NPCS0 NPCS1 External 1-of-n Decoder/Demultiplexer

Figure 28-11. Chip Select Decoding Application Block Diagram: Single Master/Multiple Slave Implementation

28.7.3.8 Peripheral Deselection without PDC

During a transfer of more than one unit of data on a Chip Select without the PDC, the SPI_TDR is loaded by the processor, the TDRE flag rises as soon as the content of the SPI_TDR is transferred into the internal Shift register. When this flag is detected high, the SPI_TDR can be reloaded. If this reload by the processor occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. But depending on the application software handling the SPI status register flags (by interrupt or polling method) or servicing other interrupts or other tasks, the processor may not reload the SPI_TDR in time to keep the chip select active (low). A null DLYBCT value (delay between consecutive transfers) in the SPI_CSR, gives even less time for the processor to reload the SPI_TDR. With some SPI slave peripherals, if the chip select line must remain active (low) during a full set of transfers, communication errors can occur.

To facilitate interfacing with such devices, the Chip Select registers [CSR0...CSR1] can be programmed with the Chip Select Active After Transfer (CSAAT) bit to 1. This allows the chip select lines to remain in their current state (low = active) until a transfer to another chip select is required. Even if the SPI_TDR is not reloaded, the chip select remains active. To de-assert the chip select line at the end of the transfer, the Last Transfer (LASTXFER) bit in SPI_CR must be set after writing the last data to transmit into SPI_TDR.

28.7.3.9 Peripheral Deselection with PDC

PDC provides faster reloads of the SPI_TDR compared to software. However, depending on the system activity, it is not guaranteed that the SPI_TDR is written with the next data before the end of the current transfer. Consequently, data can be lost by the de-assertion of the NPCS line for SPI slave peripherals requiring the chip select line to remain active between two transfers. The only way to guarantee a safe transfer in this case is the use of the CSAAT and LASTXFER bits.


When the CSAAT bit is configured to 0, the NPCS does not rise in all cases between two transfers on the same peripheral. During a transfer on a Chip Select, the TDRE flag rises as soon as the content of the SPI_TDR is transferred into the internal shift register. When this flag is detected, the SPI_TDR can be reloaded. If this reload occurs before the end of the current transfer and if the next transfer is performed on the same chip select as the current transfer, the Chip Select is not de-asserted between the two transfers. This can lead to difficulties to interface with some serial peripherals requiring the chip select to be de-asserted after each transfer. To facilitate interfacing with such devices, the SPI_CSR can be programmed with the Chip Select Not Active After Transfer



(CSNAAT) bit to 1. This allows the chip select lines to be de-asserted systematically during a time "DLYBCS" (the value of the CSNAAT bit is processed only if the CSAAT bit is configured to 0 for the same chip select).

Figure 28-12 shows different peripheral deselection cases and the effect of the CSAAT and CSNAAT bits.

Figure 28-12. Peripheral Deselection



28.7.3.10 Mode Fault Detection

The SPI has the capability to operate in multi-master environment. Consequently, the NPCS0/NSS line must be monitored. If one of the masters on the SPI bus is currently transmitting, the NPCS0/NSS line is low and the SPI must not transmit any data. A mode fault is detected when the SPI is programmed in Master mode and a low level is driven by an external master on the NPCS0/NSS signal. In multi-master environment, NPCS0, MOSI, MISO and

SPCK pins must be configured in open drain (through the PIO controller). When a mode fault is detected, the SPI_SR.MODF bit is set until SPI_SR is read and the SPI is automatically disabled until it is re-enabled by writing a 1 to the SPI_CR.SPIEN bit.

By default, the mode fault detection is enabled. The user can disable it by setting the SPI_MR.MODFDIS bit.

28.7.4 SPI Slave Mode

When operating in Slave mode, the SPI processes data bits on the clock provided on the SPI clock pin (SPCK).

The SPI waits until NSS goes active before receiving the serial clock from an external master. When NSS falls, the clock is validated and the data is loaded in the SPI_RDR depending on the BITS field configured in the SPI_CSR0. These bits are processed following a phase and a polarity defined respectively by the NCPHA and CPOL bits in the SPI_CSR0. Note that BITS, CPOL and NCPHA of the other Chip Select registers have no effect when the SPI is programmed in Slave mode.

The bits are shifted out on the MISO line and sampled on the MOSI line.

Note: For more information on the BITS field, see also the note below the SPI_CSRx register bitmap (Section 28.8.9 "SPI Chip Select Register").

When all bits are processed, the received data is transferred in the SPI_RDR and the RDRF bit rises. If the SPI_RDR has not been read before new data is received, the Overrun Error Status (OVRES) bit in the SPI_SR is set. As long as this flag is set, data is loaded in the SPI_RDR. The user must read SPI_SR to clear the OVRES bit.

When a transfer starts, the data shifted out is the data present in the Shift register. If no data has been written in the SPI_TDR, the last data received is transferred. If no data has been received since the last reset, all bits are transmitted low, as the Shift register resets to 0.

When a first data is written in the SPI_TDR, it is transferred immediately in the Shift register and the TDRE flag rises. If new data is written, it remains in the SPI_TDR until a transfer occurs, i.e., NSS falls and there is a valid clock on the SPCK pin. When the transfer occurs, the last data written in the SPI_TDR is transferred in the Shift register and the TDRE flag rises. This enables frequent updates of critical variables with single transfers.

Then, new data is loaded in the Shift register from the SPI_TDR. If no character is ready to be transmitted, i.e., no character has been written in the SPI_TDR since the last load from the SPI_TDR to the Shift register, the SPI_TDR is retransmitted. In this case the Underrun Error Status Flag (UNDES) is set in the SPI_SR.

Figure 28-13 shows a block diagram of the SPI when operating in Slave mode.




Figure 28-13. Slave Mode Functional Block Diagram



28.7.5 Register Write Protection

To prevent any single software error from corrupting SPI behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the SPI Write Protection Mode Register (SPI_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the SPI Write Protection Status Register (SPI_WPSR) is set and the WPVSRC field indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading SPI_WPSR.

The following registers can be write-protected:

- SPI Mode Register
- SPI Chip Select Register



28.8 Serial Peripheral Interface (SPI) User Interface

Table 28-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	SPI_CR	Write-only	_
0x04	Mode Register	SPI_MR	Read/Write	0x0
0x08	Receive Data Register	SPI_RDR	Read-only	0x0
0x0C	Transmit Data Register	SPI_TDR	Write-only	_
0x10	Status Register	SPI_SR	Read-only	0x00000F0
0x14	Interrupt Enable Register	SPI_IER	Write-only	_
0x18	Interrupt Disable Register	SPI_IDR	Write-only	_
0x1C	Interrupt Mask Register	SPI_IMR	Read-only	0x0
0x20-0x2C	Reserved	_	_	_
0x30	Chip Select Register 0	SPI_CSR0	Read/Write	0x0
0x34	Chip Select Register 1	SPI_CSR1	Read/Write	0x0
0x38-0x3C	Reserved	_	_	_
0x40-0x48	Reserved	_	-	_
0x4C-0xE0	Reserved	_	-	_
0xE4	Write Protection Mode Register	SPI_WPMR	Read/Write	0x0
0xE8	Write Protection Status Register	SPI_WPSR	Read-only	0x0
0xEC-0xF8	Reserved	_	_	_
0xFC	Reserved	_	_	_
0x100-0x124	Reserved for PDC Registers	_	_	_



28.8.1 SPI Control Register

Name: SPI_CR

Address: 0x40008000

Access: Write-only

31	30	29	28	27	26	25	24
FIFODIS	FIFOEN	ı	_	ı	_	_	LASTXFER
23	22	21	20	19	18	17	16
_	_	ı	_	-	_	RXFCLR	TXFCLR
15	14	13	12	11	10	9	8
_	_	ı	REQCLR	ı	_	_	_
7	6	5	4	3	2	1	0
SWRST	_	-	_	-	_	SPIDIS	SPIEN

SPIEN: SPI Enable

0: No effect.

1: Enables the SPI to transfer and receive data.

· SPIDIS: SPI Disable

0: No effect.

1: Disables the SPI.

All pins are set in Input mode after completion of the transmission in progress, if any.

If a transfer is in progress when SPIDIS is set, the SPI completes the transmission of the shifter register and does not start any new transfer, even if the SPI_THR is loaded.

Note: If both SPIEN and SPIDIS are equal to one when the SPI_CR is written, the SPI is disabled.

• SWRST: SPI Software Reset

0: No effect.

1: Reset the SPI. A software-triggered hardware reset of the SPI interface is performed.

The SPI is in Slave mode after software reset.

PDC channels are not affected by software reset.

• REQCLR: Request to Clear the Comparison Trigger

0: No effect.

1: Restarts the comparison trigger to enable SPI_RDR loading.

• TXFCLR: Transmit FIFO Clear

0: No effect.

1: Clears the Transmit FIFO, Transmit FIFO will become empty.

• RXFCLR: Receive FIFO Clear

0: No effect.

1: Clears the Receive FIFO, Receive FIFO will become empty.

• LASTXFER: Last Transfer

0: No effect.

1: The current NPCS is de-asserted after the character written in TD has been transferred. When SPI_CSRx.CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed.

Refer to Section 28.7.3.5 "Peripheral Selection" for more details.

• FIFOEN: FIFO Enable

0: No effect.

1: Enables the Transmit and Receive FIFOs

• FIFODIS: FIFO Disable

0: No effect.

1: Disables the Transmit and Receive FIFOs



28.8.2 SPI Mode Register

Name: SPI_MR **Address:** 0x40008004

Access: Read/Write

31	30	29	28	27	26	25	24						
	DLYBCS												
23	22	21	20	19	18	17	16						
_		ı	_	_	_	P	CS						
15	14	13	12	11	10	9	8						
_	_	-	-	_	_	_	_						
7	6	5	4	3	2	1	0						
LLB	_	WDRBT	MODFDIS	_	PCSDEC	PS	MSTR						

This register can only be written if the WPEN bit is cleared in the SPI Write Protection Mode Register.

MSTR: Master/Slave Mode

0: SPI is in Slave mode

1: SPI is in Master mode

• PS: Peripheral Select

0: Fixed Peripheral Select

1: Variable Peripheral Select

• PCSDEC: Chip Select Decode

0: The chip selects are directly connected to a peripheral device.

1: The two NPCS chip select lines are connected to a 2-bit to 4-bit decoder.

When PCSDEC = 1, up to 3 Chip Select signals can be generated with the two NPCS lines using an external 2-bit to 4-bit decoder. The Chip Select registers define the characteristics of the 3 chip selects, with the following rules:

SPI_CSR0 defines peripheral chip select signals 0 to 1.

SPI_CSR1 defines peripheral chip select signal 2.

• MODFDIS: Mode Fault Detection

0: Mode fault detection enabled

1: Mode fault detection disabled

WDRBT: Wait Data Read Before Transfer

0: No Effect. In Master mode, a transfer can be initiated regardless of the SPI_RDR state.

1: In Master mode, a transfer can start only if the SPI_RDR is empty, i.e., does not contain any unread data. This mode prevents overrun error in reception.

LLB: Local Loopback Enable

0: Local loopback path disabled.

1: Local loopback path enabled.



LLB controls the local loopback on the data shift register for testing in Master mode only (MISO is internally connected on MOSI).

• PCS: Peripheral Chip Select

This field is only used if fixed peripheral select is active (PS = 0).

If SPI_MR.PCSDEC = 0:

$$PCS = x0$$
 $NPCS[1:0] = 10$ $PCS = 01$ $NPCS[1:0] = 01$

PCS = 11 forbidden (no peripheral is selected)

(x = don't care)

If SPI MR.PCSDEC = 1:

NPCS[1:0] output signals = PCS.

• DLYBCS: Delay Between Chip Selects

This field defines the delay between the inactivation and the activation of NPCS. The DLYBCS time guarantees non-over-lapping chip selects and solves bus contentions in case of peripherals having long data float times.

If DLYBCS is lower than 6, six peripheral clock periods are inserted by default.

Otherwise, the following equation determines the delay:

$$Delay \ Between \ Chip \ Selects \ = \ \frac{DLYBCS}{f_{peripheral \ clock}}$$



28.8.3 SPI Receive Data Register

Name: SPI_RDR
Address: 0x40008008
Access: Read-only

31	30	29	28	27	26	25	24	
_	_	_	_	_	_	_	_	
23	22	21	20	19	18	17	16	
_	_	_	_	PCS				
15	14	13	12	11	10	9	8	
			R	D				
7	6	5	4	3	2	1	0	
			R	D				

• RD: Receive Data

Data received by the SPI Interface is stored in this register in a right-justified format. Unused bits are read as zero.

• PCS: Peripheral Chip Select

In Master mode only, these bits indicate the value on the NPCS pins at the end of a transfer. Otherwise, these bits are read as zero.

Note: When using Variable Peripheral Select mode (PS = 1 in SPI_MR), it is mandatory to set the SPI_MR.WDRBT bit to 1 if the PCS field must be processed in SPI_RDR.

28.8.4 SPI Transmit Data Register

Name: SPI_TDR
Address: 0x4000800C
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	1	1	_	LASTXFER
23	22	21	20	19	18	17	16
_	_	_	-		PC	CS	
15	14	13	12	11	10	9	8
			Т	D			
7	6	5	4	3	2	1	0
	_		Т	D			

. TD: Transmit Data

Data to be transmitted by the SPI Interface is stored in this register. Information to be transmitted must be written to the transmit data register in a right-justified format.

• PCS: Peripheral Chip Select

This field is only used if variable peripheral select is active (PS = 1).

If SPI_MR.PCSDEC = 0:

PCS = x0 NPCS[1:0] = 10

PCS = 01 NPCS[1:0] = 01

PCS = 11 forbidden (no peripheral is selected)

(x = don't care)

If SPI MR.PCSDEC = 1:

NPCS[1:0] output signals = PCS.

• LASTXFER: Last Transfer

0: No effect

1: The current NPCS is de-asserted after the transfer of the character written in TD. When SPI_CSRx.CSAAT is set, the communication with the current serial peripheral can be closed by raising the corresponding NPCS line as soon as TD transfer is completed.

This field is only used if variable peripheral select is active (SPI_MR.PS = 1).



28.8.5 SPI Status Register

Name: SPI_SR

Address: 0x40008010

Access: Read-only

31	30	29	28	27	26	25	24
_	-	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	ı	ı	_		ı	ı	SPIENS
15	14	13	12	11	10	9	8
_	ı	ı	_	ı	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

• RDRF: Receive Data Register Full (cleared by reading SPI RDR)

0: No data has been received since the last read of SPI_RDR.

1: Data has been received and the received data has been transferred from the shift register to SPI_RDR since the last read of SPI_RDR.

• TDRE: Transmit Data Register Empty (cleared by writing SPI_TDR)

0: Data has been written to SPI_TDR and not yet transferred to the shift register.

1: The last data written in the SPI_TDR has been transferred to the shift register.

TDRE equals zero when the SPI is disabled or at reset. The SPI enable command sets this bit to 1.

• MODF: Mode Fault Error (cleared on read)

0: No mode fault has been detected since the last read of SPI_SR.

1: A mode fault occurred since the last read of SPI SR.

OVRES: Overrun Error Status (cleared on read)

0: No overrun has been detected since the last read of SPI_SR.

1: An overrun has occurred since the last read of SPI SR.

An overrun occurs when SPI_RDR is loaded at least twice from the shift register since the last read of the SPI_RDR.

• ENDRX: End of RX Buffer (cleared by writing SPI_RCR or SPI_RNCR)

0: The Receive Counter register has not reached 0 since the last write in SPI_RCR⁽¹⁾ or SPI_RNCR⁽¹⁾.

1: The Receive Counter register has reached 0 since the last write in SPI RCR⁽¹⁾ or SPI RNCR⁽¹⁾.

ENDTX: End of TX Buffer (cleared by writing SPI_TCR or SPI_TNCR)

0: The Transmit Counter register has not reached 0 since the last write in SPI TCR⁽¹⁾ or SPI TNCR⁽¹⁾.

1: The Transmit Counter register has reached 0 since the last write in SPI_TCR⁽¹⁾ or SPI_TNCR⁽¹⁾.

RXBUFF: RX Buffer Full (cleared by writing SPI RCR or SPI RNCR)

0: SPI_RCR⁽¹⁾ or SPI_RNCR⁽¹⁾ has a value other than 0.

1: Both SPI_RCR⁽¹⁾ and SPI_RNCR⁽¹⁾ have a value of 0.



• TXBUFE: TX Buffer Empty (cleared by writing SPI_TCR or SPI_TNCR)

0: SPI_TCR⁽¹⁾ or SPI_TNCR⁽¹⁾ has a value other than 0.

1: Both SPI_TCR⁽¹⁾ and SPI_TNCR⁽¹⁾ have a value of 0.

. NSSR: NSS Rising (cleared on read)

0: No rising edge detected on NSS pin since the last read of SPI_SR.

1: A rising edge occurred on NSS pin since the last read of SPI_SR.

• TXEMPTY: Transmission Registers Empty (cleared by writing SPI_TDR)

0: As soon as data is written in SPI_TDR.

1: SPI_TDR and internal shift register are empty. If a transfer delay has been defined, TXEMPTY is set after the end of this delay.

• UNDES: Underrun Error Status (Slave mode only) (cleared on read)

0: No underrun has been detected since the last read of SPI_SR.

1: A transfer starts whereas no data has been loaded in SPI_TDR.

• SPIENS: SPI Enable Status

0: SPI is disabled.

1: SPI is enabled.

Note: 1. SPI_RCR, SPI_RNCR, SPI_TCR, SPI_TNCR are PDC registers.



28.8.6 SPI Interrupt Enable Register

Name: SPI_IER
Address: 0x40008014
Access: Write-only

31	30	29	28	27	26	25	24
_	1	1	_	_	-	_	_
23	22	21	20	19	18	17	16
_	-	-	_	_	-	_	_
15	14	13	12	11	10	9	8
_	ı	ı	_	_	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• RDRF: Receive Data Register Full Interrupt Enable

• TDRE: SPI Transmit Data Register Empty Interrupt Enable

• MODF: Mode Fault Error Interrupt Enable

• OVRES: Overrun Error Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable

NSSR: NSS Rising Interrupt Enable

• TXEMPTY: Transmission Registers Empty Enable

• UNDES: Underrun Error Interrupt Enable

28.8.7 SPI Interrupt Disable Register

Name: SPI_IDR
Address: 0x40008018
Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• RDRF: Receive Data Register Full Interrupt Disable

• TDRE: SPI Transmit Data Register Empty Interrupt Disable

• MODF: Mode Fault Error Interrupt Disable

• OVRES: Overrun Error Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

NSSR: NSS Rising Interrupt Disable

• TXEMPTY: Transmission Registers Empty Disable

• UNDES: Underrun Error Interrupt Disable



28.8.8 SPI Interrupt Mask Register

Name: SPI_IMR
Address: 0x4000801C
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	1	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	ı	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	UNDES	TXEMPTY	NSSR
7	6	5	4	3	2	1	0
TXBUFE	RXBUFF	ENDTX	ENDRX	OVRES	MODF	TDRE	RDRF

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

• RDRF: Receive Data Register Full Interrupt Mask

• TDRE: SPI Transmit Data Register Empty Interrupt Mask

MODF: Mode Fault Error Interrupt Mask

OVRES: Overrun Error Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

• ENDTX: End of Transmit Buffer Interrupt Mask

RXBUFF: Receive Buffer Full Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask

NSSR: NSS Rising Interrupt Mask

• TXEMPTY: Transmission Registers Empty Mask

• UNDES: Underrun Error Interrupt Mask

28.8.9 SPI Chip Select Register

Name: $SPI_CSRx[x=0..1]$

Address: 0x40008030
Access: Read/Write

31	30	29	28	27	26	25	24
			DL\	/BCT			
23	22	21	20	19	18	17	16
			DL	YBS			
15	14	13	12	11	10	9	8
	SCBR						
7	6	5	4	3	2	1	0
	BITS CSAAT CSNAAT NCPHA CPOL					CPOL	

This register can only be written if the WPEN bit is cleared in the SPI Write Protection Mode Register.

Note: SPI_CSRx registers must be written even if the user wants to use the default reset values. The BITS field is not updated with the translated value unless the register is written.

• CPOL: Clock Polarity

- 0: The inactive state value of SPCK is logic level zero.
- 1: The inactive state value of SPCK is logic level one.

CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with NCPHA to produce the required clock/data relationship between master and slave devices.

NCPHA: Clock Phase

- 0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.
- 1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

NCPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. NCPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

CSNAAT: Chip Select Not Active After Transfer (Ignored if CSAAT = 1)

- 0: The Peripheral Chip Select does not rise between two transfers if the SPI_TDR is reloaded before the end of the first transfer and if the two transfers occur on the same Chip Select.
- 1: The Peripheral Chip Select rises systematically after each transfer performed on the same slave. It remains inactive after the end of transfer for a minimal duration of:

 $\frac{DLYBCS}{f_{peripheral clock}}$ (If field DLYBCS is lower than 6, a minimum of six periods is introduced.)

• CSAAT: Chip Select Active After Transfer

- 0: The Peripheral Chip Select Line rises as soon as the last transfer is achieved.
- 1: The Peripheral Chip Select does not rise after the last transfer is achieved. It remains active until a new transfer is requested on a different chip select.

• BITS: Bits Per Transfer

(See the note below the register bitmap.)



The BITS field determines the number of data bits transferred. Reserved values should not be used.

Value	Name	Description
0	8_BIT	8 bits for transfer
1	9_BIT	9 bits for transfer
2	10_BIT	10 bits for transfer
3	11_BIT	11 bits for transfer
4	12_BIT	12 bits for transfer
5	13_BIT	13 bits for transfer
6	14_BIT	14 bits for transfer
7	15_BIT	15 bits for transfer
8	16_BIT	16 bits for transfer
9	_	Reserved
10	_	Reserved
11	_	Reserved
12	_	Reserved
13	_	Reserved
14	_	Reserved
15	_	Reserved

SCBR: Serial Clock Bit Rate

In Master mode, the SPI Interface uses a modulus counter to derive the SPCK bit rate from the peripheral clock. The bit rate is selected by writing a value from 1 to 255 in the SCBR field. The following equation determines the SPCK bit rate:

SCBR = f_{peripheral clock} / SPCK Bit Rate

Programming the SCBR field to 0 is forbidden. Triggering a transfer while SCBR is at 0 can lead to unpredictable results.

If BRSRCCLK = 1 in SPI_MR, SCBR must be programmed with a value greater than 1.

At reset, SCBR is 0 and the user has to program it at a valid value before performing the first transfer.

Note: If one of the SCBR fields in SPI_CSRx is set to 1, the other SCBR fields in SPI_CSRx must be set to 1 as well, if they are used to process transfers. If they are not used to transfer data, they can be set at any value.

DLYBS: Delay Before SPCK

This field defines the delay from NPCS falling edge (activation) to the first valid SPCK transition.

When DLYBS = 0, the delay is half the SPCK clock period.

Otherwise, the following equation determines the delay:

DLYBS = Delay Before SPCK x f_{peripheral clock}

• DLYBCT: Delay Between Consecutive Transfers

This field defines the delay between two consecutive transfers with the same peripheral without removing the chip select. The delay is always inserted after each transfer and before removing the chip select if needed.

When DLYBCT = 0, no delay between consecutive transfers is inserted and the clock keeps its duty cycle over the character transfers.

Otherwise, the following equation determines the delay:

DLYBCT = Delay Between Consecutive Transfers \times f_{peripheral clock} / 32



28.8.10 SPI Write Protection Mode Register

Name: SPI_WPMR
Address: 0x400080E4
Access: Read/Write.

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x535049 ("SPI" in ASCII)

1: Enables the write protection if WPKEY corresponds to 0x535049 ("SPI" in ASCII)

See Section 28.7.5 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description	
0x535049	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.	
0x555049	PASSVID	Always reads as 0.	



28.8.11 SPI Write Protection Status Register

Name: SPI_WPSR
Address: 0x400080E8
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
	WPVSRC						
7	6	5	4	3	2	1	0
_	_	_	_	_	-	_	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of SPI_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of SPI_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

Two-wire Interface (TWIHS) 29.

29.1 **Description**

The Atmel Two-wire Interface (TWIHS) interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 kbit/s in Fast mode and up to 3.4 Mbit/s in High-speed slave mode only, based on a byte-oriented transfer format. It can be used with any Atmel Two-wire Interface bus Serial EEPROM and I²C-compatible devices, such as a Real-Time Clock (RTC), Dot Matrix/Graphic LCD Controller and temperature sensor. The TWIHS is programmable as a master or a slave with sequential or single-byte access. Multiple master capability is supported.

A configurable baud rate generator permits the output data rate to be adapted to a wide range of core clock frequencies. Table 29-1 lists the compatibility level of the Atmel Two-wire Interface in Master mode and a full I²C compatible device.

Table 29-1. Atmel TWI Compatibility with I²C Standard

I ² C Standard	Atmel TWI
Standard Mode Speed (100 kHz)	Supported
Fast Mode Speed (400 kHz)	Supported
High-speed Mode (Slave only, 3.4 MHz)	Supported
7- or 10-bit ⁽¹⁾ Slave Addressing	Supported
START Byte ⁽²⁾	Not Supported
Repeated Start (Sr) Condition	Supported
ACK and NACK Management	Supported
Input Filtering	Supported
Slope Control	Not Supported
Clock Stretching	Supported
Multi Master Capability	Supported

- Notes: 1. 10-bit support in Master mode only
 - 2. START + b000000001 + Ack + Sr

29.2 **Embedded Characteristics**

- 1 TWIHS
- Compatible with Atmel Two-wire Interface Serial Memory and I²C Compatible Devices⁽¹⁾
- One, Two or Three Bytes for Slave Address
- Sequential Read/Write Operations
- Master and Multi-master Operation (Standard and Fast Mode Only)
- Slave Mode Operation (Standard, Fast and High-Speed Mode)
- Bit Rate: Up to 400 kbit/s in Fast Mode and 3.4 Mbit/s in High-Speed Mode (Slave Only)
- General Call Supported in Slave Mode
- SleepWalking (Asynchronous and Partial Wake-up)
- SMBus Quick Command Supported in Master Mode
- Connection to Peripheral DMA Controller (PDC) Channel Capabilities Optimizes Data Transfers
 - One Channel for the Receiver, One Channel for the Transmitter
- Register Write Protection

1. See Table 29-1 for details on compatibility with I2C Standard. Note:




29.3 List of Abbreviations

Table 29-2. Abbreviations

Abbreviation	Description
TWI	Two-wire Interface
А	Acknowledge
NA	Non Acknowledge
Р	Stop
S	Start
Sr	Repeated Start
SADR	Slave Address
ADR	Any address except SADR
R	Read
W	Write

29.4 Block Diagram

Figure 29-1. Block Diagram



29.4.1 I/O Lines Description

Table 29-3. I/O Lines Description

Pin Name	Pin Description	Туре
TWD	Two-wire Serial Data	Input/Output
TWCK	Two-wire Serial Clock	Input/Output

29.5 Product Dependencies

29.5.1 I/O Lines

Both TWD and TWCK are bidirectional lines, connected to a positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

TWD and TWCK pins may be multiplexed with PIO lines. To enable the TWIHS, the user must program the PIO Controller to dedicate TWD and TWCK as peripheral lines. When High-speed Slave mode is enabled, the analog pad filter must be enabled.

The user must not program TWD and TWCK as open-drain. This is already done by the hardware.

Table 29-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TWIO	TWCK0	PA4	Α
TWIO	TWD0	PA3	А

29.5.2 Power Management

Enable the peripheral clock.

The TWIHS may be clocked through the Power Management Controller (PMC), thus the user must first configure the PMC to enable the TWIHS clock.

29.5.3 Interrupt Sources

The TWIHS has an interrupt line connected to the Interrupt Controller. In order to handle inter-rupts, the Interrupt Controller must be programmed before configuring the TWIHS.

Table 29-5. Peripheral IDs

Instance	ID
TWI0	19



29.6 Functional Description

29.6.1 Transfer Format

The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must be followed by an acknowledgement. The number of bytes per transfer is unlimited. See Figure 29-3.

Each transfer begins with a START condition and terminates with a STOP condition. See Figure 29-2.

- A high-to-low transition on the TWD line while TWCK is high defines the START condition.
- A low-to-high transition on the TWD line while TWCK is high defines the STOP condition.

Figure 29-2. START and STOP Conditions





Figure 29-3. Transfer Format



29.6.2 Modes of Operation

The TWIHS has different modes of operation:

- Master Transmitter mode (Standard and Fast modes only)
- Master Receiver mode (Standard and Fast modes only)
- Multi-master Transmitter mode (Standard and Fast modes only)
- Multi-master Receiver mode (Standard and Fast modes only)
- Slave Transmitter mode (Standard, Fast and High-speed modes)
- Slave Receiver mode (Standard, Fast and High-speed modes)

These modes are described in the following sections.



29.6.3 Master Mode

29.6.3.1 Definition

The master is the device that starts a transfer, generates a clock and stops it. This operating mode is not available if High-speed mode is selected.

29.6.3.2 Programming Master Mode

The following registers must be programmed before entering Master mode:

- 1. TWIHS_MMR.DADR (+ IADRSZ + IADR if a 10-bit device is addressed): The device address is used to access slave devices in Read or Write mode.
- 2. TWIHS_CWGR.CKDIV + CHDIV + CLDIV: Clock Waveform register
- 3. TWIHS_CR.SVDIS: Disables the Slave mode
- 4. TWIHS CR.MSEN: Enables the Master mode

Note: If the TWIHS is already in Master mode, the device address (DADR) can be configured without disabling the Master mode.

29.6.3.3 Master Transmitter Mode

This operating mode is not available if High-speed mode is selected.

After the master initiates a START condition when writing into the Transmit Holding register (TWIHS_THR), it sends a 7-bit slave address, configured in the Master Mode register (DADR in TWIHS_MMR), to notify the slave device. The bit following the slave address indicates the transfer direction, 0 in this case (MREAD = 0 in TWIHS_MMR).

The TWIHS transfers require the slave to acknowledge each received byte. During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. If the slave does not acknowledge the byte, then the Not Acknowledge flag (NACK) is set in the TWIHS Status Register (TWIHS_SR) of the master and a STOP condition is sent. The NACK flag must be cleared by reading TWIHS_SR before the next write into TWIHS_THR. As with the other status bits, an interrupt can be generated if enabled in the Interrupt Enable register (TWIHS_IER). If the slave acknowledges the byte, the data written in the TWIHS_THR is then shifted in the internal shifter and transferred. When an acknowledge is detected, the TXRDY bit is set until a new write in the TWIHS_THR.

TXRDY is used as Transmit Ready for the PDC transmit channel.

While no new data is written in the TWIHS_THR, the serial clock line is tied low. When new data is written in the TWIHS_THR, the SCL is released and the data is sent. Setting the STOP bit in TWIHS_CR generates a STOP condition.

After a master write transfer, the serial clock line is stretched (tied low) as long as no new data is written in the TWIHS_THR or until a STOP command is performed.

To clear the TXRDY flag, first set the bit TWIHS_CR.MSDIS, then set the bit TWIHS_CR.MSEN.

See Figure 29-4, Figure 29-5, and Figure 29-6.



Figure 29-4. Master Write with One Data Byte




Figure 29-5. Master Write with Multiple Data Bytes





Figure 29-6. Master Write with One Byte Internal Address and Multiple Data Bytes



29.6.3.4 Master Receiver Mode

Master Receiver mode is not available if High-speed mode is selected.

The read sequence begins by setting the START bit. After the START condition has been sent, the master sends a 7-bit slave address to notify the slave device. The bit following the slave address indicates the transfer direction, 1 in this case (MREAD = 1 in TWIHS_MMR). During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets the NACK bit in the TWIHS_SR if the slave does not acknowledge the byte.

If an acknowledge is received, the master is then ready to receive data from the slave. After data has been received, the master sends an acknowledge condition to notify the slave that the data has been received except for the last data (see Figure 29-7). When the RXRDY bit is set in the TWIHS_SR, a character has been received in the Receive Holding register (TWIHS_RHR). The RXRDY bit is reset when reading the TWIHS_RHR.

When a single data byte read is performed, with or without internal address (IADR), the START and STOP bits must be set at the same time. See Figure 29-7. When a multiple data byte read is performed, with or without internal address (IADR), the STOP bit must be set after the next-to-last data received (same condition applies for START bit to generate a REPEATED START). See Figure 29-8. For internal address usage, see Section 29.6.3.5 "Internal Address".

If TWIHS_RHR is full (RXRDY high) and the master is receiving data, the serial clock line is tied low before receiving the last bit of the data and until the TWIHS_RHR is read. Once the TWIHS_RHR is read, the master stops stretching the serial clock line and ends the data reception. See Figure 29-9.

Warning: When receiving multiple bytes in Master Read mode, if the next-to-last access is not read (the RXRDY flag remains high), the last access is not completed until TWIHS_RHR is read. The last access stops on the next-to-last bit (clock stretching). When the TWIHS_RHR is read, there is only half a bit period to send the STOP (or START) command, else another read access might occur (spurious access).

A possible workaround is to set the STOP (or START) bit before reading the TWIHS_RHR on the next-to-last access (within IT handler).

Figure 29-7. Master Read with One Data Byte






Figure 29-8. Master Read with Multiple Data Bytes





Figure 29-9. Master Read Clock Stretching with Multiple Data Bytes



RXRDY is used as receive ready for the PDC receive channel.

29.6.3.5 Internal Address

The TWIHS can perform transfers with 7-bit slave address devices and with 10-bit slave address devices.

7-bit Slave Addressing

When addressing 7-bit slave devices, the internal address bytes are used to perform random address (read or write) accesses to reach one or more data bytes, e.g. within a memory page location in a serial memory. When performing read operations with an internal address, the TWIHS performs a write operation to set the internal address into the slave device, and then switch to Master Receiver mode. Note that the second START condition (after sending the IADR) is sometimes called "repeated start" (Sr) in I²C fully-compatible devices. See Figure 29-11.

See Figure 29-10 and Figure 29-12 for the master write operation with internal address.

The three internal address bytes are configurable through TWIHS_MMR.

If the slave device supports only a 7-bit address, i.e., no internal address, IADRSZ must be set to 0.



Table 29-6 shows the abbreviations used in Figure 29-10 and Figure 29-11.

Table 29-6. Abbreviations

Abbreviation	Definition
S	Start
Sr	Repeated Start
Р	Stop
W	Write
R	Read
Α	Acknowledge
NA	Not Acknowledge
DADR	Device Address
IADR	Internal Address

Figure 29-10. Master Write with One, Two or Three Bytes Internal Address and One Data Byte





Figure 29-11. Master Read with One, Two or Three Bytes Internal Address and One Data Byte



10-bit Slave Addressing

For a slave address higher than seven bits, configure the address size (IADRSZ) and set the other slave address bits in the Internal Address register (TWIHS_IADR). The two remaining internal address bytes, IADR[15:8] and IADR[23:16], can be used the same way as in 7-bit slave addressing.


Example: Address a 10-bit device (10-bit device address is b1 b2 b3 b4 b5 b6 b7 b8 b9 b10)

- 1. Program IADRSZ = 1,
- 2. Program DADR with 1 1 1 1 0 b1 b2 (b1 is the MSB of the 10-bit address, b2, etc.)
- 3. Program TWIHS_IADR with b3 b4 b5 b6 b7 b8 b9 b10 (b10 is the LSB of the 10-bit address)

Figure 29-12 shows a byte write to a memory device. This demonstrates the use of internal addresses to access the device.



Figure 29-12. Internal Address Usage



29.6.3.6 Repeated Start

In addition to Internal Address mode, REPEATED START (Sr) can be generated manually by writing the START bit at the end of a transfer instead of the STOP bit. In such case, the parameters of the next transfer (direction, SADR, etc.) need to be set before writing the START bit at the end of the previous transfer.

See Section 29.6.3.10 "Read/Write Flowcharts" for detailed flowcharts.

Note that generating a REPEATED START after a single data read is not supported.

29.6.3.7 Bus Clear Command

The TWIHS can perform a Bus Clear command:

- 1. Configure the Master mode (DADR, CKDIV, etc).
- 2. Start the transfer by setting the CLEAR bit in the TWIHS_CR.

29.6.3.8 Using the Peripheral DMA Controller (PDC) in Master Mode

The use of the PDC significantly reduces the CPU load.

To ensure correct implementation, follow the programming sequences below:

Data Transmit with the PDC in Master Mode

The PDC transfer size must be defined with the buffer size minus 1. The remaining character must be managed without PDC to ensure that the exact number of bytes are transmitted regardless of system bus latency conditions during the end of the buffer transfer period.

- 1. Initialize the transmit PDC (memory pointers, transfer size 1).
- 2. Configure the Master mode (DADR, CKDIV, MREAD = 0, etc.).
- 3. Start the transfer by setting the PDC TXTEN bit.
- 4. Wait for the PDC ENDTX flag either by using the polling method or ENDTX interrupt.
- 5. Disable the PDC by setting the PDC TXTDIS bit.
- 6. Wait for the TXRDY flag in TWIHS_SR.
- 7. Set the STOP bit in TWIHS CR.
- 8. Write the last character in TWIHS THR.
- 9. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS SR.

Data Receive with the PDC in Master Mode

The PDC transfer size must be defined with the buffer size minus 2. The two remaining characters must be managed without PDC to ensure that the exact number of bytes are received regardless of system bus latency conditions during the end of the buffer transfer period.

- 1. Initialize the receive PDC (memory pointers, transfer size 2).
- 2. Configure the Master mode (DADR, CKDIV, MREAD = 1, etc.).
- 3. Set the PDC RXTEN bit.
- 4. (Master Only) Write the START bit in the TWIHS_CR to start the transfer.
- 5. Wait for the PDC ENDRX flag either by using polling method or ENDRX interrupt.




- 6. Disable the PDC by setting the PDC RXTDIS bit.
- 7. Wait for the RXRDY flag in TWIHS_SR.
- 8. Set the STOP bit in TWIHS CR to end the transfer.
- 9. Read the penultimate character in TWIHS RHR.
- 10. Wait for the RXRDY flag in TWIHS_SR.
- 11. Read the last character in TWIHS_RHR.
- 12. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS_SR.

29.6.3.9 SMBus Quick Command (Master Mode Only)

The TWIHS can perform a quick command:

- 1. Configure the Master mode (DADR, CKDIV, etc).
- 2. Write the MREAD bit in the TWIHS_MMR at the value of the one-bit command to be sent.
- 3. Start the transfer by setting the QUICK bit in the TWIHS_CR.

Figure 29-13. SMBus Quick Command



29.6.3.10 Read/Write Flowcharts

The flowcharts give examples for read and write operations. A polling or interrupt method can be used to check the status bits. The interrupt method requires that TWIHS_IER be configured first.



Figure 29-14. TWIHS Write Operation with Single Data Byte without Internal Address




Figure 29-15. TWIHS Write Operation with Single Data Byte and Internal Address






Figure 29-16. TWIHS Write Operation with Multiple Data Bytes with or without Internal Address




Figure 29-17. TWIHS Write Operation with Multiple Data Bytes and Read Operation with Multiple Data Bytes (Sr)






Figure 29-18. TWIHS Read Operation with Single Data Byte without Internal Address




Figure 29-19. TWIHS Read Operation with Single Data Byte and Internal Address







Figure 29-20. TWIHS Read Operation with Multiple Data Bytes with or without Internal Address



29.6.4 Multi-master Mode

29.6.4.1 Definition

In Multi-master mode, more than one master may handle the bus at the same time without data corruption by using arbitration.

Arbitration starts as soon as two or more masters place information on the bus at the same time, and stops (arbitration is lost) for the master that intends to send a logical one while the other master sends a logical zero.

As soon as arbitration is lost by a master, it stops sending data and listens to the bus in order to detect a stop. When the stop is detected, the master that has lost arbitration may put its data on the bus by respecting arbitration.

Arbitration is illustrated in Figure 29-22.

29.6.4.2 Different Multi-master Modes

Two Multi-master modes may be distinguished:

- 1. The TWIHS is considered as a master only and is never addressed.
- 2. The TWIHS may be either a master or a slave and may be addressed.

Note: Arbitration in supported in both Multi-master modes.

TWIHS as Master Only

In this mode, the TWIHS is considered as a master only (MSEN is always at one) and must be driven like a master with the ARBLST (Arbitration Lost) flag in addition.

If arbitration is lost (ARBLST = 1), the user must reinitiate the data transfer.

If starting a transfer (ex.: DADR + START + W + Write in THR) and if the bus is busy, the TWIHS automatically waits for a STOP condition on the bus to initiate the transfer (see Figure 29-21).

Note: The state of the bus (busy or free) is not indicated in the user interface.

TWIHS as Master or Slave

The automatic reversal from master to slave is not supported in case of a lost arbitration.

Then, in the case where TWIHS may be either a master or a slave, the user must manage the pseudo Multi-master mode described in the steps below:

- 1. Program the TWIHS in Slave mode (SADR + MSDIS + SVEN) and perform a slave access (if TWIHS is addressed).
- 2. If the TWIHS has to be set in Master mode, wait until TXCOMP flag is at 1.
- 3. Program the Master mode (DADR + SVDIS + MSEN) and start the transfer (ex: START + Write in THR).
- 4. As soon as the Master mode is enabled, the TWIHS scans the bus in order to detect if it is busy or free. When the bus is considered free, the TWIHS initiates the transfer.
- 5. As soon as the transfer is initiated and until a STOP condition is sent, the arbitration becomes relevant and the user must monitor the ARBLST flag.
- 6. If the arbitration is lost (ARBLST is set to 1), the user must program the TWIHS in Slave mode in case the master that won the arbitration needs to access the TWIHS.
- 7. If the TWIHS has to be set in Slave mode, wait until the TXCOMP flag is at 1 and then program the Slave mode.

Note: If the arbitration is lost and the TWIHS is addressed, the TWIHS does not acknowledge, even if it is programmed in Slave mode as soon as ARBLST is set to 1. Then the master must repeat SADR.



Figure 29-21. User Sends Data While the Bus is Busy






Figure 29-22. Arbitration Cases



The flowchart shown in Figure 29-23 gives an example of read and write operations in Multi-master mode.



Figure 29-23. Multi-master Flowchart





29.6.5 Slave Mode

29.6.5.1 Definition

Slave mode is defined as a mode where the device receives the clock and the address from another device called the master.

In this mode, the device never initiates and never completes the transmission (START, REPEATED_START and STOP conditions are always provided by the master).

29.6.5.2 Programming Slave Mode

The following fields must be programmed before entering Slave mode:

- TWIHS_SMR.SADR: The slave device address is used in order to be accessed by master devices in Read or Write mode.
- 2. (Optional) TWIHS_SMR.MASK can be set to mask some SADR address bits and thus allow multiple address matching.
- 3. TWIHS_CR.MSDIS: Disables the Master mode.
- 4. TWIHS_CR.SVEN: Enables the Slave mode.

As the device receives the clock, values written in TWIHS_CWGR are ignored.

29.6.5.3 Receiving Data

After a START or REPEATED START condition is detected, and if the address sent by the master matches the slave address programmed in the SADR (Slave Address) field, the SVACC (Slave Access) flag is set and SVREAD (Slave Read) indicates the direction of the transfer.

SVACC remains high until a STOP condition or a REPEATED START is detected. When such a condition is detected, the EOSACC (End Of Slave Access) flag is set.

Read Sequence

In the case of a read sequence (SVREAD is high), the TWIHS transfers data written in the TWIHS_THR until a STOP condition or a REPEATED_START + an address different from SADR is detected. Note that at the end of the read sequence TXCOMP (Transmission Complete) flag is set and SVACC reset.

As soon as data is written in the TWIHS_THR, TXRDY (Transmit Holding Register Ready) flag is reset, and it is set when the internal shifter is empty and the sent data acknowledged or not. If the data is not acknowledged, the NACK flag is set.

Note that a STOP or a REPEATED START always follows a NACK.

To clear the TXRDY flag, first set the bit TWIHS_CR.SVDIS, then set the bit TWIHS_CR.SVEN.

See Figure 29-24.

Write Sequence

In the case of a write sequence (SVREAD is low), the RXRDY (Receive Holding Register Ready) flag is set as soon as a character has been received in the TWIHS_RHR. RXRDY is reset when reading the TWIHS_RHR.

The TWIHS continues receiving data until a STOP condition or a REPEATED_START + an address different from SADR is detected. Note that at the end of the write sequence, the TXCOMP flag is set and SVACC is reset.

See Figure 29-25.

Clock Stretching Sequence

If TWIHS_THR or TWIHS_RHR is not written/read in time, the TWIHS performs a clock stretching.

Clock stretching information is given by the SCLWS (Clock Wait State) bit.

See Figure 29-27 and Figure 29-28.



Note: Clock stretching can be disabled by configuring the SCLWSDIS bit in the TWIHS_SMR. In that case, the UNRE and OVRE flags indicate an underrun (when TWIHS_THR is not filled on time) or an overrun (when TWIHS_RHR is not read on time).

General Call

In the case where a GENERAL CALL is performed, the GACC (General Call Access) flag is set.

After GACC is set, the user must interpret the meaning of the GENERAL CALL and decode the new address programming sequence.

See Figure 29-26.

29.6.5.4 Data Transfer

Read Operation

The Read mode is defined as a data requirement from the master.


After a START or a REPEATED START condition is detected, the decoding of the address starts. If the slave address (SADR) is decoded, SVACC is set and SVREAD indicates the direction of the transfer.

Until a STOP or REPEATED START condition is detected, the TWIHS continues sending data loaded in the TWIHS_THR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 29-24 describes the read operation.

Figure 29-24. Read Access Ordered by a Master



Notes:

- 1. When SVACC is low, the state of SVREAD becomes irrelevant.
- 2. TXRDY is reset when data has been transmitted from TWIHS_THR to the internal shifter and set when this data has been acknowledged or non acknowledged.

Write Operation

The Write mode is defined as a data transmission from the master.

After a START or a REPEATED START, the decoding of the address starts. If the slave address is decoded, SVACC is set and SVREAD indicates the direction of the transfer (SVREAD is low in this case).


Until a STOP or REPEATED START condition is detected, the TWIHS stores the received data in the TWIHS_RHR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 29-25 describes the write operation.



Figure 29-25. Write Access Ordered by a Master



Notes:

- 1. When SVACC is low, the state of SVREAD becomes irrelevant.
- 2. RXRDY is set when data has been transmitted from the internal shifter to the TWIHS_RHR and reset when this data is read.

General Call

The general call is performed in order to change the address of the slave.


If a GENERAL CALL is detected, GACC is set.

After the detection of general call, decode the commands that follow.

In case of a WRITE command, decode the programming sequence and program a new SADR if the programming sequence matches.

Figure 29-26 describes the general call access.

Figure 29-26. Master Performs a General Call



Note: This method allows the user to create a personal programming sequence by choosing the programming bytes and the number of them. The programming sequence has to be provided to the master.

Clock Stretching

In both Read and Write modes, it may occur that TWIHS_THR/TWIHS_RHR buffer is not filled/emptied before the transmission/reception of a new character. In this case, to avoid sending/receiving undesired data, a clock stretching mechanism is implemented.

Note: Clock stretching can be disabled by setting the SCLWSDIS bit in the TWIHS_SMR. In that case the UNRE and OVRE flags indicate an underrun (when TWIHS_THR is not filled on time) or an overrun (when TWIHS_RHR is not read on time).


Clock Stretching in Read Mode

The clock is tied low if the internal shifter is empty and if a STOP or REPEATED START condition was not detected. It is tied low until the internal shifter is loaded.

Figure 29-27 describes the clock stretching in Read mode.



Figure 29-27. Clock Stretching in Read Mode



Notes:


- 1. TXRDY is reset when data has been written in the TWIHS_THR to the internal shifter and set when this data has been acknowledged or non acknowledged.
- 2. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED_START + an address different from SADR.
- 3. SCLWS is automatically set when the clock stretching mechanism is started.

Clock Stretching in Write Mode

The clock is tied low if the internal shifter and the TWIHS_RHR is full. If a STOP or REPEATED_START condition was not detected, it is tied low until TWIHS_RHR is read.

Figure 29-28 describes the clock stretching in Write mode.

Figure 29-28. Clock Stretching in Write Mode



Notes: 1. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED_START + an address different from SADR

SCLWS is automatically set when the clock stretching mechanism is started and automatically reset when the mechanism is finished.




Reversal after a Repeated Start

Reversal of Read to Write

The master initiates the communication by a read command and finishes it by a write command.

Figure 29-29 describes the REPEATED START and the reversal from Read mode to Write mode.

Figure 29-29. Repeated Start and Reversal from Read Mode to Write Mode




Note: 1. TXCOMP is only set at the end of the transmission. This is because after the REPEATED START, SADR is detected again.

Reversal of Write to Read

The master initiates the communication by a write command and finishes it by a read command. Figure 29-30 describes the REPEATED START and the reversal from Write mode to Read mode.

Figure 29-30. Repeated Start and Reversal from Write Mode to Read Mode



Notes: 1. In this case, if TWIHS_THR has not been written at the end of the read command, the clock is automatically stretched before the ACK.

2. TXCOMP is only set at the end of the transmission. This is because after the REPEATED START, SADR is detected again.

29.6.5.5 Using the Peripheral DMA Controller (PDC) in Slave Mode

The use of the PDC significantly reduces the CPU load.

Data Transmit with the PDC in Slave Mode

The following procedure shows an example to transmit data with PDC.



- 1. Initialize the transmit PDC (memory pointers, transfer size, etc.).
- 2. Start the transfer by setting the PDC TXTEN bit.
- 3. Wait for the PDC ENDTX Flag either by using the polling method or ENDTX interrupt.
- 4. Disable the PDC by setting the PDC TXTDIS bit.
- 5. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS_SR.

Data Receive with the PDC in Slave Mode

The following procedure shows an example to transmit data with PDC where the number of characters to receive is known.

- 1. Initialize the receive PDC (memory pointers, transfer size, etc.).
- 2. Set the PDC RXTEN bit.
- 3. Wait for the PDC ENDRX flag either by using polling method or ENDRX interrupt.
- 4. Disable the PDC by setting the PDC RXTDIS bit.
- 5. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS_SR.

29.6.5.6 High-Speed Slave Mode

High-speed mode is enabled when a one is written to the HSEN bit in the TWIHS_CR. Furthermore, the analog pad filter must be enabled, a one must be written to the PADFEN bit in the TWIHS_FILTR and the FILT bit must be cleared. TWIHS High-speed mode operation is similar to TWIHS operation with the following exceptions:

- 1. A master code is received first at normal speed before entering High-speed mode period.
- 2. When TWIHS High-speed mode is active, clock stretching is only allowed after acknowledge (ACK), not-acknowledge (NACK), START (S) or REPEATED START (Sr) (as consequence OVF may happen).

TWIHS High-speed mode allows transfers of up to 3.4 Mbit/s.

The TWIHS slave in High-speed mode requires that slave clock stretching is disabled (SCLWSDIS bit at '1'). The peripheral clock must run at a minimum of 11 MHz.

Note: When slave clock stretching is disabled, the TWIHS_RHR must always be read before receiving the next data (MASTER write frame). It is strongly recommended to use either the polling method on the RXRDY flag in TWIHS_SR, or the PDC. If the receive is managed by an interrupt, the TWIHS interrupt priority must be set to the right level and its latency minimized to avoid receive overrun.

Note: When slave clock stretching is disabled, the TWIHS_THR must be filled with the first data to send before the beginning of the frame (MASTER read frame). It is strongly recommended to use either the polling method on the TXRDY flag in TWIHS_SR, or the PDC. If the transmit is managed by an interrupt, the TWIHS interrupt priority must be set to the right level and its latency minimized to avoid transmit underrun.

Read/Write Operation


A TWIHS high-speed frame always begins with the following sequence:

- 1. START condition (S)
- 2. Master Code (0000 1XXX)
- Not-acknowledge (NACK)

When the TWIHS is programmed in Slave mode and TWIHS High-speed mode is activated, master code matching is activated and internal timings are set to match the TWIHS High-speed mode requirements.



Figure 29-31. High-Speed Mode Read/Write



Usage

TWIHS High-speed mode usage is the same as the standard TWIHS (See Section 29.6.3.10 "Read/Write Flowcharts").

29.6.5.7 Asynchronous Partial Wake-up (SleepWalking)

The TWIHS includes an asynchronous start condition detector. It is capable of waking the device up from a Sleep mode upon an address match (and optionally an additional data match), including Sleep modes where the TWIHS peripheral clock is stopped.

After detecting the START condition on the bus, the TWIHS stretches TWCK until the TWIHS peripheral clock has started. The time required for starting the TWIHS depends on which Sleep mode the device is in. After the TWIHS peripheral clock has started, the TWIHS releases its TWCK stretching and receives one byte of data (slave address) on the bus. At this time, only a limited part of the device, including the TWIHS module, receives a clock, thus saving power. If the address phase causes a TWIHS address match (and, optionally, if the first data byte causes data match as well), the entire device is waked and normal TWIHS address matching actions are performed. Normal TWIHS transfer then follows. If the TWIHS is not addressed (or if the optional data match fails), the TWIHS peripheral clock is automatically stopped and the device returns to its original Sleep mode.

The TWIHS has the capability to match on more than one address. The SADR1EN, SADR2EN and SADR3EN bits in TWIHS_SMR enable address matching on additional addresses which can be configured through SADR1, SADR2 and SADR3 fields in the TWIHS_SWMR. The SleepWalking matching process can be extended to the first received data byte if DATAMEN bit in TWIHS_SMR is set and, in this case, a complete matching includes address matching and first received data matching. The field DATAM in TWIHS_SWMR configures the data to match on the first received byte.

When the system is in Active mode and the TWIHS enters Asynchronous Partial Wake-up mode, the flag SVACC must be programmed as the unique source of the TWIHS interrupt and the data match comparison must be disabled.

When the system exits Wait mode as the result of a matching condition, the SVACC flag is used to determine if the TWIHS is the source of exit.



Figure 29-32. Address Match Only (Data Matching Disabled)




Figure 29-33. No Address Match (Data Matching Disabled)






Figure 29-34. Address Match and Data Match (Data Matching Enabled)






Figure 29-35. Address Match and No Data Match (Data Matching Enabled)



29.6.5.8 Slave Read Write Flowcharts

The flowchart shown in Figure 29-36 gives an example of read and write operations in Slave mode. A polling or interrupt method can be used to check the status bits. The interrupt method requires that TWIHS_IER be configured first.

Figure 29-36. Read Write Flowchart in Slave Mode



29.6.6 TWIHS Comparison Function on Received Character

The comparison function differs if asynchronous partial wake-up (SleepWalking) is enabled or not.

If asynchronous partial wake-up is disabled (see the section "Power Management Controller (PMC)"), the TWIHS can extend the address matching on up to three slave addresses. The SADR1EN, SADR2EN and SADR3EN bits in TWIHS_SMR enable address matching on additional addresses which can be configured through SADR1, SADR2 and SADR3 fields in the TWIHS_SWMR. The DATAMEN bit in the TWIHS_SMR has no effect.

The SVACC bit is set when there is a comparison match with the received slave address.

29.6.7 Register Write Protection

To prevent any single software error from corrupting TWIHS behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the TWIHS Write Protection Mode Register (TWIHS_WPMR).



If a write access to a write-protected register is detected, the WPVS bit in the TWIHS Write Protection Status Register (TWIHS_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the TWIHS_WPSR.

The following register(s) can be write-protected:

- TWIHS Slave Mode Register
- TWIHS Clock Waveform Generator Register
- TWIHS SleepWalking Matching Register



29.7 Two-wire Interface High Speed (TWIHS) User Interface

Table 29-7. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TWIHS_CR	Write-only	_
0x04	Master Mode Register	TWIHS_MMR	Read/Write	0x00000000
0x08	Slave Mode Register	TWIHS_SMR	Read/Write	0x00000000
0x0C	Internal Address Register	TWIHS_IADR	Read/Write	0x00000000
0x10	Clock Waveform Generator Register	TWIHS_CWGR	Read/Write	0x00000000
0x14-0x1C	Reserved	-	_	_
0x20	Status Register	TWIHS_SR	Read-only	0x0300F009
0x24	Interrupt Enable Register	TWIHS_IER	Write-only	_
0x28	Interrupt Disable Register	TWIHS_IDR	Write-only	_
0x2C	Interrupt Mask Register	TWIHS_IMR	Read-only	0x00000000
0x30	Receive Holding Register	TWIHS_RHR	Read-only	0x00000000
0x34	Transmit Holding Register	TWIHS_THR	Write-only	0x00000000
0x38	Reserved	_	_	_
0x3C	Reserved	_	_	_
0x40	Reserved	_	_	_
0x44	Filter Register	TWIHS_FILTR	Read/Write	0x00000000
0x48	Reserved	_	_	_
0x4C	SleepWalking Matching Register	TWIHS_SWMR	Read/Write	0x00000000
0x50-0xCC	Reserved	-	_	_
0xD0	Reserved	_	_	_
0xD4-0xE0	Reserved	_	_	_
0xE4	Write Protection Mode Register	TWIHS_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	TWIHS_WPSR	Read-only	0x00000000
0xEC-0xFC ⁽¹⁾	Reserved	-	_	_
0x100-0x128	Reserved for PDC registers	_	_	_

Note: 1. All unlisted offset values are considered as "reserved".



29.7.1 TWIHS Control Register

Name: TWIHS_CR
Address: 0x40018000
Access: Write-only

31	30	29	28	27	26	25	24
_	_	FIFODIS	FIFOEN	_	LOCKCLR	_	THRCLR
23	22	21	20	19	18	17	16
_	-	_	_	_	_	ACMDIS	ACMEN
15	14	13	12	11	10	9	8
CLEAR	_	_	_	_	_	HSDIS	HSEN
7	6	5	4	3	2	1	0
SWRST	QUICK	SVDIS	SVEN	MSDIS	MSEN	STOP	START

START: Send a START Condition

0: No effect.

1: A frame beginning with a START bit is transmitted according to the features defined in the TWIHS Master Mode Register (TWIHS_MMR).

This action is necessary when the TWIHS peripheral needs to read data from a slave. When configured in Master mode with a write operation, a frame is sent as soon as the user writes a character in the Transmit Holding Register (TWIHS_THR).

• STOP: Send a STOP Condition

0: No effect.

- 1: STOP condition is sent just after completing the current byte transmission in Master Read mode.
 - In single data byte master read, both START and STOP must be set.
 - In multiple data bytes master read, the STOP must be set after the last data received but one.
 - In Master Read mode, if a NACK bit is received, the STOP is automatically performed.
 - In master data write operation, a STOP condition will be sent after the transmission of the current data is finished.

• MSEN: TWIHS Master Mode Enabled

0: No effect.

1: Enables the Master mode (MSDIS must be written to 0).

Note: Switching from Slave to Master mode is only permitted when TXCOMP = 1.

• MSDIS: TWIHS Master Mode Disabled

0: No effect.

1: The Master mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling.



SVEN: TWIHS Slave Mode Enabled

0: No effect.

1: Enables the Slave mode (SVDIS must be written to 0).

Note: Switching from Master to Slave mode is only permitted when TXCOMP = 1.

SVDIS: TWIHS Slave Mode Disabled

0: No effect.

1: The Slave mode is disabled. The shifter and holding characters (if it contains data) are transmitted in case of read operation. In write operation, the character being transferred must be completely received before disabling.

· QUICK: SMBus Quick Command

0: No effect.

1: If Master mode is enabled, a SMBus Quick Command is sent.

SWRST: Software Reset

0: No effect.

1: Equivalent to a system reset.

HSEN: TWIHS High-Speed Mode Enabled

0: No effect.

1: High-speed mode enabled.

• HSDIS: TWIHS High-Speed Mode Disabled

0: No effect.

1: High-speed mode disabled.

CLEAR: Bus CLEAR Command

0: No effect.

1: If Master mode is enabled, sends a bus clear command.

• ACMEN: Alternative Command Mode Enable

0: No effect.

1: Alternative Command mode enabled.

• ACMDIS: Alternative Command Mode Disable

0: No effect.

1: Alternative Command mode disabled.

• THRCLR: Transmit Holding Register Clear

0: No effect.

1: Clears the Transmit Holding Register and set TXRDY, TXCOMP flags.

• LOCKCLR: Lock Clear

0: No effect.

1: Clears the TWIHS FSM lock.



• FIFOEN: FIFO Enable

0: No effect.

1: Enables the Transmit and Receive FIFOs

• FIFODIS: FIFO Disable

0: No effect.

1: Disables the Transmit and Receive FIFOs



29.7.2 TWIHS Master Mode Register

Name: TWIHS_MMR
Address: 0x40018004
Access: Road/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	-	-	_	_	-
23	22	21	20	19	18	17	16
_				DADR			
15	14	13	12	11	10	9	8
_	-	_	MREAD	_	-	IAD	RSZ
7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	_

• IADRSZ: Internal Device Address Size

Value	Name	Description
0	NONE	No internal device address
1	1_BYTE	One-byte internal device address
2	2_BYTE	Two-byte internal device address
3	3_BYTE	Three-byte internal device address

• MREAD: Master Read Direction

0: Master write direction.

1: Master read direction.

• DADR: Device Address

The device address is used to access slave devices in Read or Write mode. These bits are only used in Master mode.



29.7.3 TWIHS Slave Mode Register

Name: TWIHS_SMR
Address: 0x40018008
Access: Read/Write

31	30	29	28	27	26	25	24	
DATAMEN	SADR3EN	SADR2EN	SADR1EN	-	_	-	_	
23	22	21	20	19	18	17	16	
_		SADR						
15	14	13	12	11	10	9	8	
_				MASK				
7	6	5	4	3	2	1	0	
_	SCLWSDIS	_	_	_	_	_	_	

This register can only be written if the WPEN bit is cleared in the TWIHS Write Protection Mode Register.

• SCLWSDIS: Clock Wait State Disable

0: No effect.

1: Clock stretching disabled in Slave mode, OVRE and UNRE indicate an overrun/underrun.

MASK: Slave Address Mask

A mask can be applied on the slave device address in Slave mode in order to allow multiple address answer. For each bit of the MASK field set to 1, the corresponding SADR bit is masked.

If the MASK field value is 0, no mask is applied to the SADR field.

SADR: Slave Address

The slave device address is used in Slave mode in order to be accessed by master devices in Read or Write mode.

SADR must be programmed before enabling the Slave mode or after a general call. Writes at other times have no effect.

• SADR1EN: Slave Address 1 Enable

0: Slave address 1 matching is disabled.

1: Slave address 1 matching is enabled.

• SADR2EN: Slave Address 2 Enable

0: Slave address 2 matching is disabled.

1: Slave address 2 matching is enabled.

SADR3EN: Slave Address 3 Enable

0: Slave address 3 matching is disabled.

1: Slave address 3 matching is enabled.

DATAMEN: Data Matching Enable

0: Data matching on first received data is disabled.

1: Data matching on first received data is enabled.



29.7.4 TWIHS Internal Address Register

Name: TWIHS_IADR
Address: 0x4001800C
Access: Read/Write

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	-	_			
23	22	21	20	19	18	17	16			
	IADR									
15	14	13	12	11	10	9	8			
			IAI	DR						
7	6	5	4	3	2	1	0			
	IADR									

• IADR: Internal Address

0, 1, 2 or 3 bytes depending on IADRSZ.



29.7.5 TWIHS Clock Waveform Generator Register

Name: TWIHS_CWGR
Address: 0x40018010
Access: Read/Write

31	30	29	28	27	26	25	24				
_	_	_		HOLD							
23	22	21	20	19	18	17	16				
_	_	_	_	_	CKDIV						
15	14	13	12	11	10	9	8				
			СН	DIV							
7	6	5	4	3	2	1	0				
	CLDIV										

This register can only be written if the WPEN bit is cleared in the TWIHS Write Protection Mode Register.

TWIHS_CWGR is used in Master mode only.

• CLDIV: Clock Low Divider

The SCL low period is defined as follows:

$$t_{\text{low}} = ((\text{CLDIV} \times 2^{\text{CKDIV}}) + 3) \times t_{\text{peripheral clock}}$$

• CHDIV: Clock High Divider

The SCL high period is defined as follows:

$$t_{\text{high}} = ((\text{CHDIV} \times 2^{\text{CKDIV}}) + 3) \times t_{\text{peripheral clock}}$$

. CKDIV: Clock Divider

The CKDIV is used to increase both SCL high and low periods.

HOLD: TWD Hold Time Versus TWCK Falling

If High-speed mode is selected TWD is internally modified on the TWCK falling edge to meet the I2C specified maximum hold time, else if High-speed mode is not configured TWD is kept unchanged after TWCK falling edge for a period of $(HOLD + 3) \times t_{peripheral clock}$.

29.7.6 TWIHS Status Register

Name: TWIHS_SR
Address: 0x40018020
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	SDA	SCL
23	22	21	20	19	18	17	16
_	-	-	-	_	-	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCLWS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	SVREAD	TXRDY	RXRDY	TXCOMP

• TXCOMP: Transmission Completed (cleared by writing TWIHS THR)

TXCOMP used in Master mode:

0: During the length of the current frame.

1: When both holding register and internal shifter are empty and STOP condition has been sent.

TXCOMP behavior in Master mode can be seen in Figure 29-6 and in Figure 29-8.

TXCOMP used in Slave mode:

0: As soon as a START is detected.

1: After a STOP or a REPEATED START + an address different from SADR is detected.

TXCOMP behavior in Slave mode can be seen in Figure 29-27, Figure 29-28, Figure 29-29 and Figure 29-30.

RXRDY: Receive Holding Register Ready (cleared by reading TWIHS RHR)

0: No character has been received since the last TWIHS RHR read operation.

1: A byte has been received in the TWIHS RHR since the last read.

RXRDY behavior in Master mode can be seen in Figure 29-7, Figure 29-8 and Figure 29-9.

RXRDY behavior in Slave mode can be seen in Figure 29-25, Figure 29-28, Figure 29-29 and Figure 29-30.

TXRDY: Transmit Holding Register Ready (cleared by writing TWIHS_THR)

TXRDY used in Master mode:

0: The transmit holding register has not been transferred into the internal shifter. Set to 0 when writing into TWIHS_THR.

1: As soon as a data byte is transferred from TWIHS_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enables TWIHS).

TXRDY behavior in Master mode can be seen in Figure 29-4, Figure 29-5 and Figure 29-6.

TXRDY used in Slave mode:

0: As soon as data is written in the TWIHS_THR, until this data has been transmitted and acknowledged (ACK or NACK).

1: Indicates that the TWIHS THR is empty and that data has been transmitted and acknowledged.

If TXRDY is high and if a NACK has been detected, the transmission is stopped. Thus when TRDY = NACK = 1, the user must not fill TWIHS_THR to avoid losing it.



TXRDY behavior in Slave mode can be seen in Figure 29-24, Figure 29-27, Figure 29-29 and Figure 29-30.

SVREAD: Slave Read

This bit is used in Slave mode only. When SVACC is low (no slave access has been detected) SVREAD is irrelevant.

- 0: Indicates that a write access is performed by a master.
- 1: Indicates that a read access is performed by a master.

SVREAD behavior can be seen in Figure 29-24, Figure 29-25, Figure 29-29 and Figure 29-30.

SVACC: Slave Access

This bit is used in Slave mode only.

- 0: TWIHS is not addressed. SVACC is automatically cleared after a NACK or a STOP condition is detected.
- 1: Indicates that the address decoding sequence has matched (A master has sent SADR). SVACC remains high until a NACK or a STOP condition is detected.

SVACC behavior can be seen in Figure 29-24, Figure 29-25, Figure 29-29 and Figure 29-30.

GACC: General Call Access (cleared on read)

This bit is used in Slave mode only.

- 0: No general call has been detected.
- 1: A general call has been detected. After the detection of general call, if need be, the user may acknowledge this access and decode the following bytes and respond according to the value of the bytes.

GACC behavior can be seen in Figure 29-26.

OVRE: Overrun Error (cleared on read)

This bit is used only if clock stretching is disabled.

- 0: TWIHS_RHR has not been loaded while RXRDY was set.
- 1: TWIHS_RHR has been loaded while RXRDY was set. Reset by read in TWIHS_SR when TXCOMP is set.

UNRE: Underrun Error (cleared on read)

This bit is used only if clock stretching is disabled.

- 0: TWIHS THR has been filled on time.
- 1: TWIHS_THR has not been filled on time.

• NACK: Not Acknowledged (cleared on read)

NACK used in Master mode:

- 0: Each data byte has been correctly received by the far-end side TWIHS slave component.
- 1: A data or address byte has not been acknowledged by the slave component. Set at the same time as TXCOMP.

NACK used in Slave Read mode:

- 0: Each data byte has been correctly received by the master.
- 1: In Read mode, a data byte has not been acknowledged by the master. When NACK is set, the user must not fill TWIHS THR even if TXRDY is set, because it means that the master stops the data transfer or re-initiate it.

Note: in Slave Write mode, all data are acknowledged by the TWIHS.



ARBLST: Arbitration Lost (cleared on read)

This bit is used in Master mode only.

0: Arbitration won.

1: Arbitration lost. Another master of the TWIHS bus has won the multi-master arbitration. TXCOMP is set at the same time.

SCLWS: Clock Wait State

This bit is used in Slave mode only.

0: The clock is not stretched.

1: The clock is stretched. TWIHS_THR / TWIHS_RHR buffer is not filled / emptied before the transmission / reception of a new character.

SCLWS behavior can be seen in Figure 29-27 and Figure 29-28.

• EOSACC: End Of Slave Access (cleared on read)

This bit is used in Slave mode only.

0: A slave access is being performing.

1: The Slave Access is finished. End Of Slave Access is automatically set as soon as SVACC is reset.

EOSACC behavior can be seen in Figure 29-29 and Figure 29-30.

ENDRX: End of RX Buffer (cleared by writing TWIHS_RCR or TWIHS_RNCR)

0: The Receive Counter Register has not reached 0 since the last write in TWIHS_RCR or TWIHS_RNCR.

1: The Receive Counter Register has reached 0 since the last write in TWIHS RCR or TWIHS RNCR.

ENDTX: End of TX Buffer (cleared by writing TWIHS_TCR or TWIHS_TNCR)

0: The Transmit Counter Register has not reached 0 since the last write in TWIHS_TCR or TWIHS_TNCR.

1: The Transmit Counter Register has reached 0 since the last write in TWIHS_TCR or TWIHS_TNCR.

RXBUFF: RX Buffer Full (cleared by writing TWIHS RCR or TWIHS RNCR)

0: TWIHS RCR or TWIHS RNCR have a value other than 0.

1: Both TWIHS_RCR and TWIHS_RNCR have a value of 0.

TXBUFE: TX Buffer Empty (cleared by writing TWIHS_TCR or TWIHS_TNCR)

0: TWIHS_TCR or TWIHS_TNCR have a value other than 0.

1: Both TWIHS_TCR and TWIHS_TNCR have a value of 0.

• SCL: SCL Line Value

0: SCL line sampled value is '0'.

1: SCL line sampled value is '1.'

SDA: SDA Line Value

0: SDA line sampled value is '0'.

1: SDA line sampled value is '1'.



29.7.7 TWIHS Filter Register

Name: TWIHS_FILTR
Address: 0x40018044
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
_	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_		THRES	
7	6	5	4	3	2	1	0
_	-	_	_	_	PADFCFG	PADFEN	FILT

• FILT: RX Digital Filter

0: No filtering applied on TWIHS inputs.

1: TWIHS input filtering is active (only in Standard and Fast modes)

Note: TWIHS digital input filtering follows a majority decision based on three samples from SDA/SCL lines at peripheral clock frequency.

PADFEN: PAD Filter Enable

0: PAD analog filter is disabled.

1: PAD analog filter is enabled. (The analog filter must be enabled if High-speed mode is enabled.)

• PADFCFG: PAD Filter Config

See the electrical characteristics section for filter configuration details.

• THRES: Digital Filter Threshold

0: No filtering applied on TWIHS inputs.

1–7: Maximum pulse width of spikes to be suppressed by the input filter, defined in peripheral clock cycles.



29.7.8 TWIHS Interrupt Enable Register

Name: TWIHS_IER
Address: 0x40018024
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
TXBUFE		ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• TXCOMP: Transmission Completed Interrupt Enable

RXRDY: Receive Holding Register Ready Interrupt Enable

• TXRDY: Transmit Holding Register Ready Interrupt Enable

SVACC: Slave Access Interrupt Enable

GACC: General Call Access Interrupt Enable

• OVRE: Overrun Error Interrupt Enable

• UNRE: Underrun Error Interrupt Enable

• NACK: Not Acknowledge Interrupt Enable

ARBLST: Arbitration Lost Interrupt Enable

SCL_WS: Clock Wait State Interrupt Enable

• EOSACC: End Of Slave Access Interrupt Enable

ENDRX: End of Receive Buffer Interrupt Enable

ENDTX: End of Transmit Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable



29.7.9 TWIHS Interrupt Disable Register

Name: TWIHS_IDR
Address: 0x40018028
Access: Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP
•							

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• TXCOMP: Transmission Completed Interrupt Disable

• RXRDY: Receive Holding Register Ready Interrupt Disable

• TXRDY: Transmit Holding Register Ready Interrupt Disable

SVACC: Slave Access Interrupt Disable

GACC: General Call Access Interrupt Disable

• OVRE: Overrun Error Interrupt Disable

• UNRE: Underrun Error Interrupt Disable

• NACK: Not Acknowledge Interrupt Disable

ARBLST: Arbitration Lost Interrupt Disable

SCL_WS: Clock Wait State Interrupt Disable

EOSACC: End Of Slave Access Interrupt Disable

ENDRX: End of Receive Buffer Interrupt Disable

ENDTX: End of Transmit Buffer Interrupt Disable

RXBUFF: Receive Buffer Full Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

29.7.10 TWIHS Interrupt Mask Register

Name: TWIHS_IMR
Address: 0x4001802C
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	_	_	-	-	-	-
23	22	21	20	19	18	17	16
_	-	-	_	-	-	-	-
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
UNRE	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

• TXCOMP: Transmission Completed Interrupt Mask

• RXRDY: Receive Holding Register Ready Interrupt Mask

• TXRDY: Transmit Holding Register Ready Interrupt Mask

SVACC: Slave Access Interrupt Mask

GACC: General Call Access Interrupt Mask

OVRE: Overrun Error Interrupt Mask

UNRE: Underrun Error Interrupt Mask

• NACK: Not Acknowledge Interrupt Mask

ARBLST: Arbitration Lost Interrupt Mask

SCL_WS: Clock Wait State Interrupt Mask

EOSACC: End Of Slave Access Interrupt Mask

ENDRX: End of Receive Buffer Interrupt Mask

ENDTX: End of Transmit Buffer Interrupt Mask

RXBUFF: Receive Buffer Full Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask



29.7.11 TWIHS Receive Holding Register

Name: TWIHS_RHR Address: 0x40018030 Access: Read-only RXDATA

[•] RXDATA: Master or Slave Receive Holding Data

29.7.12 TWIHS SleepWalking Matching Register

Name: TWIHS_SWMR
Address: 0x4001804C
Access: Read/Write

31	30	29	28	27	26	25	24
			DA	TAM			
23	22	21	20	19	18	17	16
_				SADR3			
15	14	13	12	11	10	9	8
_				SADR2			
7	6	5	4	3	2	1	0
_			•	SADR1		•	

This register can only be written if the WPEN bit is cleared in the TWIHS Write Protection Mode Register.

• SADR1: Slave Address 1

Slave address 1. The TWIHS module matches on this additional address if SADR1EN bit is enabled.

SADR2: Slave Address 2

Slave address 2. The TWIHS module matches on this additional address if SADR2EN bit is enabled.

• SADR3: Slave Address 3

Slave address 3. The TWIHS module matches on this additional address if SADR3EN bit is enabled.

• DATAM: Data Match

The TWIHS module extends the SleepWalking matching process to the first received data, comparing it with DATAM if DATAMEN bit is enabled.



29.7.13 TWIHS Transmit Holding Register

Name: TWIHS_THR
Address: 0x40018034
Access: Write-only

ACCESS.	vviile-only						
31	30	29	28	27	26	25	24
_	_	-	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	-	-	_	_	-	_
15	14	13	12	11	10	9	8
_	-	_	_	_	_	_	_
7	6	5	4	3	2	1	0
	TXDATA						

[•] TXDATA: Master or Slave Transmit Holding Data

29.7.14 TWIHS FIFO Level Register

Name: TWIHS_FLR
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_				_
23	22	21	20	19	18	17	16
_	_			RX	(FL		
15	14	13	12	11	10	9	8
_	_	_	_				_
7	6	5	4	3	2	1	0

TXFL

• TXFL: Transmit FIFO Level

0: There is no data in the Transmit FIFO

1—: Indicates the number of DATA in the Transmit FIFO

• RXFL: Receive FIFO Level

0: There is no unread data in the Receive FIFO

1—: Indicates the number of unread DATA in the Receive FIFO



29.7.15 TWIHS Write Protection Mode Register

Name: TWIHS_WPMR
Address: 0x400180E4
Access: Read/Write

Access:	Read/Write						
31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WP	KEY			
15	14	13	12	11	10	9	8
			WP	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x545749 ("TWI" in ASCII).

See Section 29.6.7 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x545749 PASSWD		Writing any other value in this field aborts the write operation of the WPEN bit.
		Always reads as 0

^{1:} Enables the write protection if WPKEY corresponds to 0x545749 ("TWI" in ASCII).

29.7.16 TWIHS Write Protection Status Register

Name: TWIHS_WPSR
Address: 0x400180E8
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
			WPV	/SRC			
23	22	21	20	19	18	17	16
			WPV	/SRC			
15	14	13	12	11	10	9	8
			WPV	/SRC			
7	6	5	4	3	2	1	0
_	-	_	_	_	_	_	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the TWIHS_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



^{1:} A write protection violation has occurred since the last read of the TWIHS_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

30. Two-wire Interface (TWI)

30.1 Description

The Atmel Two-wire Interface (TWI) interconnects components on a unique two-wire bus, made up of one clock line and one data line with speeds of up to 400 Kbits per second, based on a byte-oriented transfer format. It can be used with any Atmel Two-wire Interface bus Serial EEPROM and I²C compatible device such as a Real Time Clock (RTC), Dot Matrix/Graphic LCD Controllers and temperature sensor. The TWI is programmable as a master or a slave with sequential or single-byte access. Multiple master capability is supported.

A configurable baud rate generator permits the output data rate to be adapted to a wide range of core clock frequencies.

Table 30-1 lists the compatibility level of the Atmel Two-wire Interface in Master mode and a full I²C compatible device.

Table 30-1. Atmel TWI Compatibility with I²C Standard

I ² C Standard	Atmel TWI
Standard Mode Speed (100 kHz)	Supported
Fast Mode Speed (400 kHz)	Supported
7- or 10-bit Slave Addressing	Supported
START byte ⁽¹⁾	Not Supported
Repeated Start (Sr) Condition	Supported
ACK and NACK Management	Supported
Slope Control and Input Filtering (Fast mode)	Not Supported
Clock Stretching/Synchronization	Supported
Multi Master Capability	Supported

Note: 1. START + b000000001 + Ack + Sr

30.2 Embedded Characteristics

- Compatible with Atmel Two-wire Interface Serial Memory and I²C Compatible Devices⁽¹⁾
- One, Two or Three Bytes for Slave Address
- Sequential Read/Write Operations
- Master, Multi-master and Slave Mode Operation
- Bit Rate: Up to 400 Kbit/s
- General Call Supported in Slave Mode
- Connection to Peripheral DMA Controller (PDC) Channel Capabilities Optimizes Data Transfers
 - One Channel for the Receiver, One Channel for the Transmitter
- Register Write Protection

Note: 1. See Table 30-1 for details on compatibility with I²C Standard.




30.3 List of Abbreviations

Table 30-2. Abbreviations

Abbreviation	Description
TWI	Two-wire Interface
A	Acknowledge
NA	Non Acknowledge
Р	Stop
S	Start
Sr	Repeated Start
SADR	Slave Address
ADR	Any address except SADR
R	Read
W	Write

30.4 Block Diagram

Figure 30-1. Block Diagram



30.5 I/O Lines Description

Table 30-3. I/O Lines Description

Name	Description	Туре
TWD	Two-wire Serial Data (drives external serial data line – SDA)	Input/Output
TWCK	Two-wire Serial Clock (drives external serial clock line – SCL)	Input/Output



30.6 Product Dependencies

30.6.1 I/O Lines

Both TWD and TWCK are bidirectional lines, connected to a positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are high. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

TWD and TWCK pins may be multiplexed with PIO lines. To enable the TWI, the user must program the PIO Controller to dedicate TWD and TWCK as peripheral lines.

The user must not program TWD and TWCK as open-drain. This is already done by the hardware.

Table 30-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TWI1	TWCK1	PB9	А
TWI1	TWCK1	PB11	А
TWI1	TWD1	PB8	А
TWI1	TWD1	PB10	А
TWI2	TWCK2	PB1	В
TWI2	TWCK2	PB11	В
TWI2	TWD2	PB0	В
TWI2	TWD2	PB10	В

30.6.2 Power Management

The TWI may be clocked through the Power Management Controller (PMC), thus the user must first configure the PMC to enable the TWI clock.

30.6.3 Interrupt Sources

The TWI has an interrupt line connected to the Interrupt Controller. In order to handle interrupts, the Interrupt Controller must be programmed before configuring the TWI.

Table 30-5. Peripheral IDs

Instance	ID
TWI1	20
TWI2	22

30.7 Functional Description

30.7.1 Transfer Format

The data put on the TWD line must be 8 bits long. Data is transferred MSB first; each byte must be followed by an acknowledgement. The number of bytes per transfer is unlimited (see Figure 30-3).

Each transfer begins with a START condition and terminates with a STOP condition (see Figure 30-2).

- A high-to-low transition on the TWD line while TWCK is high defines the START condition.
- A low-to-high transition on the TWD line while TWCK is high defines the STOP condition.



Figure 30-2. START and STOP Conditions





Figure 30-3. Transfer Format



30.7.2 Modes of Operation

The TWI has different modes of operations:

- Master transmitter mode
- Master receiver mode
- Multi-master transmitter mode
- Multi-master receiver mode
- Slave transmitter mode
- Slave receiver mode

These modes are described in the following sections.



30.7.3 Master Mode

30.7.3.1 Definition

The master is the device that starts a transfer, generates a clock and stops it.

30.7.3.2 Programming Master Mode

The following fields must be programmed before entering Master mode:

- 1. TWI_MMR.DADR (+ IADRSZ + IADR if a 10-bit device is addressed): The device address is used to access slave devices in Read or Write mode.
- 2. TWI_CWGR.CKDIV + CHDIV + CLDIV: Clock waveform.
- 3. TWI_CR.SVDIS: Disables the Slave mode
- 4. TWI_CR.MSEN: Enables the Master mode

Note: If the TWI is already in Master mode, the device address (DADR) can be configured without disabling the Master mode.

30.7.3.3 Master Transmitter Mode

After the master initiates a START condition when writing into the Transmit Holding register (TWI_THR), it sends a 7-bit slave address, configured in the Master Mode register (DADR in TWI_MMR), to notify the slave device. The bit following the slave address indicates the transfer direction—0 in this case (MREAD = 0 in TWI_MMR).

The TWI transfers require the slave to acknowledge each received byte. During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. If the slave does not acknowledge the byte, then the Not Acknowledge flag (NACK) is set in the TWI Status Register (TWI_SR) of the master and a STOP condition is sent. The NACK flag must be cleared by reading the TWI Status Register (TWI_SR) before the next write into the TWI Transmit Holding Register (TWI_THR). As with the other status bits, an interrupt can be generated if enabled in the Interrupt Enable register (TWI_IER). If the slave acknowledges the byte, the data written in the TWI_THR is then shifted in the internal shifter and transferred. When an acknowledge is detected, the TXRDY bit is set until a new write in the TWI_THR.

TXRDY is used as Transmit Ready for the PDC transmit channel.

When no more data is written into the TWI_THR, the master generates a STOP condition to end the transfer. A TXCOMP bit value of one in the TWI_SR indicates that the transfer has completed. See Figure 30-4, Figure 30-5, and Figure 30-6.

To clear the TXRDY flag, first set the bit TWI_CR.MSDIS, then set the bit TWI_CR.MSEN.

Figure 30-4. Master Write with One Data Byte






Figure 30-5. Master Write with Multiple Data Byte





Figure 30-6. Master Write with One Byte Internal Address and Multiple Data Bytes



30.7.3.4 Master Receiver Mode

The read sequence begins by setting the START bit. After the START condition has been sent, the master sends a 7-bit slave address to notify the slave device. The bit following the slave address indicates the transfer direction—1 in this case (MREAD = 1 in TWI_MMR). During the acknowledge clock pulse (9th pulse), the master releases the data line (HIGH), enabling the slave to pull it down in order to generate the acknowledge. The master polls the data line during this clock pulse and sets the NACK bit in the TWI_SR if the slave does not acknowledge the byte.

If an acknowledge is received, the master is then ready to receive data from the slave. After data has been received, the master sends an acknowledge condition to notify the slave that the data has been received except for the last data. See . When the RXRDY bit is set in the TWI_SR, a character has been received in the Receive Holding Register (TWI_RHR). The RXRDY bit is reset when reading the TWI_RHR.

RXRDY is used as Receive Ready for the PDC receive channel.

When a single data byte read is performed, with or without internal address (IADR), the START and STOP bits must be set at the same time. See . When a multiple data byte read is performed, with or without internal address (IADR), the STOP bit must be set after the next-to-last data received. See . For internal address usage, see Section 30.7.3.5.

If the Receive Holding Register (TWI_RHR) is full (RXRDY high) and the master is receiving data, the serial clock line is tied low before receiving the last bit of the data and until the TWI_RHR is read. Once the TWI_RHR is read, the master stops stretching the serial clock line and ends the data reception. See Figure 30-9.

Warning: When receiving multiple bytes in Master read mode, if the next-to-last access is not read (the RXRDY flag remains high), the last access is not completed until TWI_RHR is read. The last access stops on the next-to-last bit. When the TWI_RHR is read, the STOP bit command must be sent within a period of half a bit only, otherwise another read access might occur (spurious access).



A possible workaround is to set the STOP bit before reading the TWI_RHR on the next-to-last access (within the interrupt handler).

Figure 30-7. Master Read with One Data Byte




Figure 30-8. Master Read with Multiple Data Bytes





Figure 30-9. Master Read Wait State with Multiple Data Bytes



30.7.3.5 Internal Address

The TWI can perform transfers with 7-bit slave address devices and 10-bit slave address devices. 7-bit Slave Addressing



When addressing 7-bit slave devices, the internal address bytes are used to perform random address (read or write) accesses to reach one or more data bytes, e.g. within a memory page location in a serial memory. When performing read operations with an internal address, the TWI performs a write operation to set the internal address into the slave device, and then switch to Master receiver mode. Note that the second START condition (after sending the IADR) is sometimes called "repeated start" (Sr) in I²C fully-compatible devices. See Figure 30-11. See Figure 30-10 and Figure 30-12 for master write operation with internal address.

The three internal address bytes are configurable through the Master Mode register (TWI_MMR).

If the slave device supports only a 7-bit address, i.e., no internal address, IADRSZ must be set to 0.

Table 30-6 shows the abbreviations used in Figure 30-10 and Figure 30-11.

Table 30-6. Abbreviations

Abbreviation	Definition
S	Start
Sr	Repeated Start
Р	Stop
W	Write
R	Read
Α	Acknowledge
NA	Not Acknowledge
DADR	Device Address
IADR	Internal Address

Figure 30-10. Master Write with One, Two or Three Bytes Internal Address and One Data Byte





Figure 30-11. Master Read with One, Two or Three Bytes Internal Address and One Data Byte



10-bit Slave Addressing




For a slave address higher than seven bits, the user must configure the address size (IADRSZ) and set the other slave address bits in the Internal Address register (TWI_IADR). The two remaining internal address bytes, IADR[15:8] and IADR[23:16] can be used the same way as in 7-bit slave addressing.

Example: Address a 10-bit device (10-bit device address is b1 b2 b3 b4 b5 b6 b7 b8 b9 b10)

- 1. Program IADRSZ = 1,
- 2. Program DADR with 1 1 1 1 0 b1 b2 (b1 is the MSB of the 10-bit address, b2, etc.)
- 3. Program TWI_IADR with b3 b4 b5 b6 b7 b8 b9 b10 (b10 is the LSB of the 10-bit address)

Figure 30-12 below shows a byte write to a memory device. This demonstrates the use of internal addresses to access the device.

Figure 30-12. Internal Address Usage



30.7.3.6 Using the Peripheral DMA Controller (PDC)

The use of the PDC significantly reduces the CPU load.

To ensure correct implementation, proceed as follows.

Data Transmit with the PDC

- 1. Initialize the transmit PDC (memory pointers, transfer size 1).
- 2. Configure the master (DADR, CKDIV, MREAD = 0, etc.)
- 3. Start the transfer by setting the PDC TXTEN bit.
- 4. Wait for the PDC ENDTX Flag either by using the polling method or ENDTX interrupt.
- 5. Disable the PDC by setting the PDC TXTDIS bit.
- 6. Wait for the TXRDY flag in TWI SR.
- 7. Set the STOP bit in TWI CR.
- 8. Write the last character in TWI_THR.
- 9. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWI_SR.

Data Receive with the PDC

The PDC transfer size must be defined with the buffer size minus 2. The two remaining characters must be managed without PDC to ensure that the exact number of bytes are received regardless of system bus latency conditions encountered during the end of buffer transfer period.

In Slave mode, the number of characters to receive must be known in order to configure the PDC.

- 1. Initialize the receive PDC (memory pointers, transfer size 2).
- 2. Configure the master (DADR, CKDIV, MREAD = 1, etc.)
- 3. Set the PDC RXTEN bit.
- 4. (Master Only) Write the START bit in the TWI_CR to start the transfer.
- 5. Wait for the PDC ENDRX Flag either by using polling method or ENDRX interrupt.
- 6. Disable the PDC by setting the PDC RXTDIS bit.
- 7. Wait for the RXRDY flag in TWI SR.
- 8. Set the STOP bit in TWI CR.
- 9. Read the penultimate character in TWI_RHR.



- 10. Wait for the RXRDY flag in TWI_SR.
- 11. Read the last character in TWI_RHR.
- 12. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWI_SR.

30.7.3.7 Read/Write Flowcharts

The flowcharts in the following figures provide examples of read and write operations. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the Interrupt Enable Register (TWI_IER) be configured first.

Figure 30-13. TWI Write Operation with Single Data Byte without Internal Address







Figure 30-14. TWI Write Operation with Single Data Byte and Internal Address



BEGIN Set TWI clock (CLDIV, CHDIV, CKDIV) in TWI_CWGR (Needed only once) Set the Control register: - Master enable TWI_CR = MSEN + SVDIS Set the Master Mode register: - Device slave address - Internal address size (if IADR used) - Transfer direction bit Write ==> bit MREAD = 0 No Internal address size = 0? Set the internal address TWI IADR = address Yes Load Transmit register TWI_THR = Data to send Read Status register TWI_THR = data to send No TXRDY = 1?Yes Data to send? Yes No

Read Status register

TXCOMP = 1?

END

Yes

Figure 30-15. TWI Write Operation with Multiple Data Bytes with or without Internal Address



No

Figure 30-16. TWI Read Operation with Single Data Byte without Internal Address




Figure 30-17. TWI Read Operation with Single Data Byte and Internal Address







Figure 30-18. TWI Read Operation with Multiple Data Bytes with or without Internal Address



30.7.4 Multi-master Mode

30.7.4.1 Definition

In Multi-master mode, more than one master may handle the bus at the same time without data corruption by using arbitration.

Arbitration starts as soon as two or more masters place information on the bus at the same time, and stops (arbitration is lost) for the master that intends to send a logical one while the other master sends a logical zero.

As soon as a master lose arbitration, it stops sending data and listens to the bus in order to detect a stop. When the stop is detected, the master may put its data on the bus by performing arbitration.

Arbitration is illustrated in Figure 30-20.

30.7.4.2 Two Multi-master Modes

Two Multi-master modes may be distinguished:

- 1. TWI is considered as a master only and will never be addressed.
- 2. TWI may be either a master or a slave and may be addressed.

Note: Arbitration is supported in both Multi-master modes.

TWI as Master Only

In this mode, TWI is considered as a Master only (MSEN is always one) and must be driven like a Master with the ARBLST (Arbitration Lost) flag in addition.

If arbitration is lost (ARBLST = 1), the user must reinitiate the data transfer.

If the user starts a transfer (ex.: DADR + START + W + Write in THR) and if the bus is busy, the TWI automatically waits for a STOP condition on the bus to initiate the transfer (see Figure 30-19).

Note: The state of the bus (busy or free) is not shown in the user interface.

TWI as Master or Slave

The automatic reversal from Master to Slave is not supported in case of a lost arbitration.

Then, in the case where TWI may be either a Master or a Slave, the user must manage the pseudo Multi-master mode described in the steps below.

- 1. Program TWI in Slave mode (SADR + MSDIS + SVEN) and perform a slave access (if TWI is addressed).
- 2. If the TWI has to be set in Master mode, wait until the TXCOMP flag is at 1.
- 3. Program the Master mode (DADR + SVDIS + MSEN) and start the transfer (ex: START + Write in THR).
- 4. As soon as the Master mode is enabled, the TWI scans the bus in order to detect if it is busy or free. When the bus is considered free, TWI initiates the transfer.
- 5. As soon as the transfer is initiated and until a STOP condition is sent, the arbitration becomes relevant and the user must monitor the ARBLST flag.
- 6. If the arbitration is lost (ARBLST is set to 1), the user must program the TWI in Slave mode in case the Master that won the arbitration is required to access the TWI.
- 7. If the TWI has to be set in Slave mode, wait until TXCOMP flag is at 1 and then program the Slave mode.

Note: If the arbitration is lost and the TWI is addressed, the TWI will not acknowledge even if it is programmed in Slave mode as soon as ARBLST is set to 1. Then the Master must repeat SADR.



Figure 30-19. Programmer Sends Data While the Bus is Busy






Figure 30-20. Arbitration Cases



The flowchart shown in Figure 30-21 gives an example of read and write operations in Multi-master mode.



Figure 30-21. Multi-master Flowchart



30.7.5 Slave Mode

30.7.5.1 Definition

Slave mode is defined as a mode where the device receives the clock and the address from another device called the master.



In this mode, the device never initiates and never completes the transmission (START, REPEATED START and STOP conditions are always provided by the master).

30.7.5.2 Programming Slave Mode

The following fields must be programmed before entering Slave mode:

- TWI_SMR.SADR: The slave device address is used in order to be accessed by master devices in Read or Write mode.
- 2. TWI_CR.MSDIS: Disables the Master mode.
- 3. TWI_CR.SVEN: Enables the Slave mode.

As the device receives the clock, values written in TWI CWGR are ignored.

30.7.5.3 Receiving Data

After a START or REPEATED START condition is detected and if the address sent by the Master matches with the Slave address programmed in the SADR (Slave Address) field, SVACC (Slave Access) flag is set and SVREAD (Slave Read) indicates the direction of the transfer.

SVACC remains high until a STOP condition or a repeated START is detected. When such a condition is detected, the EOSACC (End Of Slave Access) flag is set.

Read Sequence

In the case of a read sequence (SVREAD is high), TWI transfers data written in TWI_THR (TWI Transmit Holding Register) until a STOP condition or a REPEATED_START and an address different from SADR is detected. Note that at the end of the read sequence TXCOMP (Transmission Complete) flag is set and SVACC reset.

As soon as data is written in TWI_THR, the TXRDY (Transmit Holding Register Ready) flag is reset, and it is set when the internal shifter is empty and the sent data acknowledged or not. If the data is not acknowledged, the NACK flag is set.

Note that a STOP or a REPEATED START always follows a NACK.

To clear the TXRDY flag, first set the bit TWI_CR.SVDIS, then set the bit TWI_CR.SVEN.

See Figure 30-22.

Write Sequence

In the case of a write sequence (SVREAD is low), the RXRDY (Receive Holding Register Ready) flag is set as soon as a character has been received in the TWI_RHR (TWI Receive Holding Register). RXRDY is reset when reading the TWI_RHR.

TWI continues receiving data until a STOP condition or a REPEATED_START + an address different from SADR is detected. Note that at the end of the write sequence TXCOMP flag is set and SVACC reset.

See Figure 30-23.

Clock Synchronization Sequence

If TWI_RHR is not read in time, the TWI performs a clock synchronization.

Clock synchronization information is given by the bit SCLWS (Clock Wait State).

See Figure 30-26.

Clock Stretching Sequence

If TWI THR is not written in time, the TWI performs a clock stretching.

Clock stretching information is given by the bit SCLWS (Clock Wait State).

See Figure 30-25.



General Call

In the case where a GENERAL CALL is performed, the GACC (General Call Access) flag is set.

After GACC is set, the user must interpret the meaning of the GENERAL CALL and decode the new address programming sequence.

See Figure 30-24.

30.7.5.4 Data Transfer

Read Operation

The Read mode is defined as a data requirement from the master.


After a START or a REPEATED START condition is detected, the decoding of the address starts. If the slave address (SADR) is decoded, SVACC is set and SVREAD indicates the direction of the transfer.

Until a STOP or REPEATED START condition is detected, TWI continues sending data loaded in the TWI_THR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 30-22 describes the write operation.

Figure 30-22. Read Access Ordered by a Master



Notes:

- 1. When SVACC is low, the state of SVREAD becomes irrelevant.
- 2. TXRDY is reset when data has been transmitted from TWI_THR to the internal shifter and set when this data has been acknowledged or non acknowledged.

Write Operation

The Write mode is defined as a data transmission from the master.

After a START or a REPEATED START, the decoding of the address starts. If the slave address is decoded, SVACC is set and SVREAD indicates the direction of the transfer (SVREAD is low in this case).


Until a STOP or REPEATED START condition is detected, TWI stores the received data in the TWI RHR.

If a STOP condition or a REPEATED START + an address different from SADR is detected, SVACC is reset.

Figure 30-23 describes the write operation.



Figure 30-23. Write Access Ordered by a Master



Notes:

- 1. When SVACC is low, the state of SVREAD becomes irrelevant.
- 2. RXRDY is set when data has been transmitted from the internal shifter to the TWI_RHR and reset when this data is read.

General Call

The general call is performed in order to change the address of the slave.


If a GENERAL CALL is detected, GACC is set.

After the detection of GENERAL CALL, it is up to the programmer to decode the commands which come afterwards.

In case of a WRITE command, the programmer has to decode the programming sequence and program a new SADR if the programming sequence matches.

Figure 30-24 describes the GENERAL CALL access.

Figure 30-24. Master Performs a General Call



Note: This method allows the user to create a personal programming sequence by choosing the programming bytes and the number of them. The programming sequence has to be provided to the master.

Clock Synchronization/Stretching


In both Read and Write modes, it may occur that TWI_THR/TWI_RHR buffer is not filled /emptied before transmission/reception of a new character. In this case, to avoid sending/receiving undesired data, a clock stretching/synchronization mechanism is implemented.

Clock Stretching in Read Mode

The clock is tied low during the acknowledge phase if the internal shifter is empty and if a STOP or REPEATED START condition was not detected. It is tied low until the internal shifter is loaded.

Figure 30-25 describes clock stretching in Read mode.

Figure 30-25. Clock Stretching in Read Mode



Notes:

- 1. TXRDY is reset when data has been written in the TWI_THR to the internal shifter and set when this data has been acknowledged or non acknowledged.
- 2. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED_START + an address different from SADR.
- 3. SCLWS is automatically set when the clock stretching mechanism is started.




Clock Synchronization in Write Mode

The clock is tied low outside of the acknowledge phase if the internal shifter and the TWI_RHR is full. If a STOP or REPEATED_START condition was not detected, it is tied low until TWI_RHR is read.

Figure 30-26 describes the clock synchronization in Write mode.

Figure 30-26. Clock Synchronization in Write Mode



Notes: 1. At the end of the read sequence, TXCOMP is set after a STOP or after a REPEATED_START + an address different from SADR.

2. SCLWS is automatically set when the clock synchronization mechanism is started and automatically reset when the mechanism is finished.


Reversal After a Repeated Start

Reversal of Read to Write

The master initiates the communication by a read command and finishes it by a write command.

Figure 30-27 describes the repeated start + reversal from Read to Write mode.

Figure 30-27. Repeated Start + Reversal from Read to Write Mode




Note: 1. TXCOMP is only set at the end of the transmission because after the repeated start, SADR is detected again.

Reversal of Write to Read

The master initiates the communication by a write command and finishes it by a read command.

Figure 30-28 describes the repeated start + reversal from Write to Read mode.

Figure 30-28. Repeated Start + Reversal from Write to Read Mode



Notes: 1. In this case, if TWI_THR has not been written at the end of the read command, the clock is automatically stretched before the ACK.

2. TXCOMP is only set at the end of the transmission because after the repeated start, SADR is detected again.

30.7.5.5 Using the Peripheral DMA Controller (PDC) in Slave Mode

The use of the PDC significantly reduces the CPU load.

Data Transmit with the PDC in Slave Mode

The following procedure shows an example of data transmission with PDC.



- 1. Initialize the transmit PDC (memory pointers, transfer size).
- 2. Start the transfer by setting the PDC TXTEN bit.
- 3. Wait for the PDC ENDTX flag by using either the polling method or the ENDTX interrupt.
- 4. Disable the PDC by setting the PDC TXTDIS bit.
- 5. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWI_SR.

Data Receive with the PDC in Slave Mode

The following procedure shows an example of data transmission with PDC where the number of characters to be received is known.


- 1. Initialize the receive PDC (memory pointers, transfer size).
- 2. Set the PDC RXTEN bit.
- 3. Wait for the PDC ENDRX flag by using either the polling method or the ENDRX interrupt.
- 4. Disable the PDC by setting the PDC RXTDIS bit.
- 5. (Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWI_SR.

30.7.5.6 Read Write Flowcharts

The flowchart shown in Figure 30-29 gives an example of read and write operations in Slave mode. A polling or interrupt method can be used to check the status bits. The interrupt method requires that the Interrupt Enable Register (TWI_IER) be configured first.



Figure 30-29. Read Write Flowchart in Slave Mode



30.7.6 Register Write Protection

To prevent any single software error from corrupting TWI behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the TWI Write Protection Mode Register (TWI_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the TWI Write Protection Status Register (TWI_WPSR) is set and the WPVSRC field shows the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the TWI_WPSR.

The following registers can be write-protected:

- TWI Slave Mode Register
- TWI Clock Waveform Generator Register



30.8 Two-wire Interface (TWI) User Interface

Table 30-7. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	TWI_CR	Write-only	_
0x04	Master Mode Register	TWI_MMR	Read/Write	0x00000000
0x08	Slave Mode Register	TWI_SMR	Read/Write	0x00000000
0x0C	Internal Address Register	TWI_IADR	Read/Write	0x00000000
0x10	Clock Waveform Generator Register	TWI_CWGR	Read/Write	0x00000000
0x14-0x1C	Reserved	_	_	_
0x20	Status Register	TWI_SR	Read-only	0x0000F009
0x24	Interrupt Enable Register	TWI_IER	Write-only	_
0x28	Interrupt Disable Register	TWI_IDR	Write-only	_
0x2C	Interrupt Mask Register	TWI_IMR	Read-only	0x00000000
0x30	Receive Holding Register	TWI_RHR	Read-only	0x00000000
0x34	Transmit Holding Register	TWI_THR	Write-only	_
0x38-0xE0	Reserved	_	_	_
0xE4	Write Protection Mode Register	TWI_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	TWI_WPSR	Read-only	0x00000000
0xEC-0xFC	Reserved	_	_	_
0x100-0x128	Reserved for PDC registers	_	_	_

Note: All unlisted offset values are considered as "reserved".

30.8.1 TWI Control Register

Name: TWI_CR

Address: 0x4001C000 (1), 0x40040000 (2)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	-	-	_	_	_	-	_
15	14	13	12	11	10	9	8
_	ı	ı	_	_	_	ı	_
7	6	5	4	3	2	1	0
SWRST	1	SVDIS	SVEN	MSDIS	MSEN	STOP	START

START: Send a START Condition

0: No effect.

1: A frame beginning with a START bit is transmitted according to the features defined in the TWI Master Mode Register (TWI_MMR).

This action is necessary for the TWI to read data from a slave. When configured in Master mode with a write operation, a frame is sent as soon as the user writes a character in the Transmit Holding Register (TWI_THR).

STOP: Send a STOP Condition

0: No effect.

- 1: STOP condition is sent just after completing the current byte transmission in Master read mode.
 - In single data byte master read, the START and STOP must both be set.
 - In multiple data bytes master read, the STOP must be set after the last data received but one.
 - In Master read mode, if a NACK bit is received, the STOP is automatically performed.
 - In multiple data write operation, when both THR and internal shifter are empty, a STOP condition is sent automatically.

MSEN: TWI Master Mode Enabled

0: No effect.

1: Enables the Master mode (MSDIS must be written to 0).

Note: Switching from Slave to Master mode is only permitted when TXCOMP = 1.

• MSDIS: TWI Master Mode Disabled

0: No effect.

1: The Master mode is disabled, all pending data is transmitted. The shifter and holding characters (if it contains data) are transmitted in case of write operation. In read operation, the character being transferred must be completely received before disabling.



• SVEN: TWI Slave Mode Enabled

0: No effect.

1: Enables the Slave mode (SVDIS must be written to 0)

Note: Switching from master to Slave mode is only permitted when TXCOMP = 1.

• SVDIS: TWI Slave Mode Disabled

0: No effect.

1: The Slave mode is disabled. The shifter and holding characters (if it contains data) are transmitted in case of read operation. In write operation, the character being transferred must be completely received before disabling.

• SWRST: Software Reset

0: No effect.

1: Equivalent to a system reset.



30.8.2 TWI Master Mode Register

Name: TWI_MMR

Address: 0x4001C004 (1), 0x40040004 (2)

Access: Read/Write

31	30	29	28	27	26	25	24	
_	-	_	-	_	_	-	_	
23	22	21	20	19	18	17	16	
_	DADR							
15	14	13	12	11	10	9	8	
_	_	_	MREAD	_	_	IAD	RSZ	
7	6	5	4	3	2	1	0	
_	_	_	_	_	_	_	_	

• IADRSZ: Internal Device Address Size

Value	Name	Description				
0	NONE	No internal device address				
1	1_BYTE	e-byte internal device address				
2	2_BYTE	Two-byte internal device address				
3	3_BYTE	Three-byte internal device address				

• MREAD: Master Read Direction

0: Master write direction.

1: Master read direction.

• DADR: Device Address

The device address is used to access slave devices in Read or Write mode. These bits are only used in Master mode.



30.8.3 TWI Slave Mode Register

Name: TWI_SMR

Address: 0x4001C008 (1), 0x40040008 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_				SADR			
15	14	13	12	11	10	9	8
_	_	_	1	1	-		
7	6	5	4	3	2	1	0
_	_	_	1	1	_	-	_

This register can only be written if the WPEN bit is cleared in the TWI Write Protection Mode Register.

• SADR: Slave Address

The slave device address is used in Slave mode in order to be accessed by master devices in Read or Write mode.

SADR must be programmed before enabling the Slave mode or after a general call. Writes at other times have no effect.

30.8.4 TWI Internal Address Register

Name: TWI_IADR

Address: 0x4001C00C (1), 0x4004000C (2)

Access: Read/Write

31	30	29	28	27	26	25	24			
_	_	_	_	_	_	-	_			
23	22	21	20	19	18	17	16			
	IADR									
15	14	13	12	11	10	9	8			
			IAI	DR						
7	6	5	4	3	2	1	0			
	IADR									

• IADR: Internal Address

0, 1, 2 or 3 bytes depending on IADRSZ.



30.8.5 TWI Clock Waveform Generator Register

Name: TWI_CWGR

Address: 0x4001C010 (1), 0x40040010 (2)

Access: Read/Write

31	30	29	28	27	26	25	24			
_	_	_	HOLD							
23	22	21	20	19	18	17	16			
_	_	_	_	_	CKDIV					
15	14	13	12	11	10	9	8			
			СН	DIV						
7	6	5	4	3	2	1	0			
	CLDIV									

This register can only be written if the WPEN bit is cleared in the TWI Write Protection Mode Register.

TWI_CWGR is only used in Master mode.

• CLDIV: Clock Low Divider

The TWCK low period is defined as follows: t_{low} = ((CLDIV \times 2^{CKDIV}) + 4 \times $t_{peripheral clock}$

. CHDIV: Clock High Divider

The TWCK high period is defined as follows: $t_{high} = ((CHDIV \times 2^{CKDIV}) + 4 \times t_{peripheral clock})$

• CKDIV: Clock Divider

The CKDIV field is used to increase both TWCK high and low periods.

• HOLD: TWD Hold Time versus TWCK falling

TWD is kept unchanged after TWCK falling edge for a period of (HOLD + 3) \times t_{peripheral clock}.

30.8.6 TWI Status Register

Name: TWI_SR

Address: 0x4001C020 (1), 0x40040020 (2)

Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCLWS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	SVREAD	TXRDY	RXRDY	TXCOMP

• TXCOMP: Transmission Completed (cleared by writing TWI THR)

TXCOMP used in Master mode:

0: During the length of the current frame.

1: When both holding register and internal shifter are empty and STOP condition has been sent.

TXCOMP behavior in Master mode can be seen in Figure 30-8.

TXCOMP used in Slave mode:

0: As soon as a START is detected.

1: After a STOP or a REPEATED START + an address different from SADR is detected.

TXCOMP behavior in Slave mode can be seen in Figure 30-25, Figure 30-26, Figure 30-27 and Figure 30-28.

RXRDY: Receive Holding Register Ready (cleared by reading TWI RHR)

0: No character has been received since the last TWI RHR read operation.

1: A byte has been received in the TWI RHR since the last read.

RXRDY behavior in Master mode can be seen in Figure 30-8.

RXRDY behavior in Slave mode can be seen in Figure 30-23, Figure 30-26, Figure 30-27 and Figure 30-28.

TXRDY: Transmit Holding Register Ready (cleared by writing TWI_THR)

TXRDY used in Master mode:

0: The transmit holding register has not been transferred into internal shifter. Set to 0 when writing into TWI_THR.

1: As soon as a data byte is transferred from TWI_THR to internal shifter or if a NACK error is detected, TXRDY is set at the same time as TXCOMP and NACK. TXRDY is also set when MSEN is set (enable TWI).

TXRDY behavior in Master mode can be seen in Figure 30.7.3.3.

TXRDY used in Slave mode:

0: As soon as data is written in the TWI_THR, until this data has been transmitted and acknowledged (ACK or NACK).

1: It indicates that the TWI_THR is empty and that data has been transmitted and acknowledged.

If TXRDY is high and if a NACK has been detected, the transmission will be stopped. Thus when TRDY = NACK = 1, the programmer must not fill TWI_THR to avoid losing it.



TXRDY behavior in Slave mode can be seen in Figure 30-22, Figure 30-25, Figure 30-27 and Figure 30-28.

SVREAD: Slave Read

This bit is only used in Slave mode. When SVACC is low (no Slave access has been detected) SVREAD is irrelevant.

- 0: Indicates that a write access is performed by a Master.
- 1: Indicates that a read access is performed by a Master.

SVREAD behavior can be seen in Figure 30-22, Figure 30-23, Figure 30-27 and Figure 30-28.

SVACC: Slave Access

This bit is only used in Slave mode.

- 0: TWI is not addressed. SVACC is automatically cleared after a NACK or a STOP condition is detected.
- 1: Indicates that the address decoding sequence has matched (A Master has sent SADR). SVACC remains high until a NACK or a STOP condition is detected.

SVACC behavior can be seen in Figure 30-22, Figure 30-23, Figure 30-27 and Figure 30-28.

GACC: General Call Access (cleared on read)

This bit is only used in Slave mode.

- 0: No General Call has been detected.
- 1: A General Call has been detected. After the detection of General Call, if need be, the programmer may acknowledge this access and decode the following bytes and respond according to the value of the bytes.

GACC behavior can be seen in Figure 30-24.

OVRE: Overrun Error (cleared on read)

This bit is only used in Master mode.

- 0: TWI_RHR has not been loaded while RXRDY was set
- 1: TWI_RHR has been loaded while RXRDY was set. Reset by read in TWI_SR when TXCOMP is set.

NACK: Not Acknowledged (cleared on read)

NACK used in Master mode:

- 0: Each data byte has been correctly received by the far-end side TWI slave component.
- 1: A data byte or an address byte has not been acknowledged by the slave component. Set at the same time as TXCOMP.

NACK used in Slave Read mode:

- 0: Each data byte has been correctly received by the Master.
- 1: In Read mode, a data byte has not been acknowledged by the Master. When NACK is set, the programmer must not fill TWI THR even if TXRDY is set, because that means that the Master will stop the data transfer or reinitiate it.

Note that in Slave write mode all data are acknowledged by the TWI.

ARBLST: Arbitration Lost (cleared on read)

This bit is only used in Master mode.

- 0: Arbitration won.
- 1: Arbitration lost. Another master of the TWI bus has won the multi-master arbitration. TXCOMP is set at the same time.



· SCLWS: Clock Wait State

This bit is only used in Slave mode.

- 0: The clock is not stretched.
- 1: The clock is stretched. TWI_THR / TWI_RHR buffer is not filled / emptied before transmission / reception of a new character.

SCLWS behavior can be seen in Figure 30-25 and Figure 30-26.

• EOSACC: End Of Slave Access (cleared on read)

This bit is only used in Slave mode.

- 0: A slave access is being performed.
- 1: The Slave access is finished. End Of Slave Access is automatically set as soon as SVACC is reset.

EOSACC behavior can be seen in Figure 30-27 and Figure 30-28.

ENDRX: End of RX buffer (cleared by writing TWI_RCR or TWI_RNCR)

- 0: The Receive Counter Register has not reached 0 since the last write in TWI_RCR or TWI_RNCR.
- 1: The Receive Counter Register has reached 0 since the last write in TWI_RCR or TWI_RNCR.

ENDTX: End of TX buffer (cleared by writing TWI_TCR or TWI_TNCR)

- 0: The Transmit Counter Register has not reached 0 since the last write in TWI_TCR or TWI_TNCR.
- 1: The Transmit Counter Register has reached 0 since the last write in TWI_TCR or TWI_TNCR.

RXBUFF: RX Buffer Full (cleared by writing TWI_RCR or TWI_RNCR)

- 0: TWI_RCR or TWI_RNCR have a value other than 0.
- 1: Both TWI RCR and TWI RNCR have a value of 0.

TXBUFE: TX Buffer Empty (cleared by writing TWI_TCR or TWI_TNCR)

- 0: TWI_TCR or TWI_TNCR have a value other than 0.
- 1: Both TWI_TCR and TWI_TNCR have a value of 0.



30.8.7 TWI Interrupt Enable Register

Name: TWI_IER

Address: 0x4001C024 (1), 0x40040024 (2)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• TXCOMP: Transmission Completed Interrupt Enable

• RXRDY: Receive Holding Register Ready Interrupt Enable

• TXRDY: Transmit Holding Register Ready Interrupt Enable

• SVACC: Slave Access Interrupt Enable

• GACC: General Call Access Interrupt Enable

• OVRE: Overrun Error Interrupt Enable

NACK: Not Acknowledge Interrupt Enable

• ARBLST: Arbitration Lost Interrupt Enable

SCL_WS: Clock Wait State Interrupt Enable

• EOSACC: End Of Slave Access Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

ENDTX: End of Transmit Buffer Interrupt Enable

RXBUFF: Receive Buffer Full Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable

30.8.8 TWI Interrupt Disable Register

Name: TWI_IDR

Address: 0x4001C028 (1), 0x40040028 (2)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• TXCOMP: Transmission Completed Interrupt Disable

• RXRDY: Receive Holding Register Ready Interrupt Disable

• TXRDY: Transmit Holding Register Ready Interrupt Disable

SVACC: Slave Access Interrupt Disable

• GACC: General Call Access Interrupt Disable

• OVRE: Overrun Error Interrupt Disable

• NACK: Not Acknowledge Interrupt Disable

• ARBLST: Arbitration Lost Interrupt Disable

• SCL_WS: Clock Wait State Interrupt Disable

• EOSACC: End Of Slave Access Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

ENDTX: End of Transmit Buffer Interrupt Disable

RXBUFF: Receive Buffer Full Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable



30.8.9 TWI Interrupt Mask Register

Name: TWI_IMR

Address: 0x4001C02C (1), 0x4004002C (2)

Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
TXBUFE	RXBUFF	ENDTX	ENDRX	EOSACC	SCL_WS	ARBLST	NACK
7	6	5	4	3	2	1	0
_	OVRE	GACC	SVACC	_	TXRDY	RXRDY	TXCOMP

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

• TXCOMP: Transmission Completed Interrupt Mask

• RXRDY: Receive Holding Register Ready Interrupt Mask

• TXRDY: Transmit Holding Register Ready Interrupt Mask

SVACC: Slave Access Interrupt Mask

GACC: General Call Access Interrupt Mask

OVRE: Overrun Error Interrupt Mask

NACK: Not Acknowledge Interrupt Mask

ARBLST: Arbitration Lost Interrupt Mask

• SCL_WS: Clock Wait State Interrupt Mask

EOSACC: End Of Slave Access Interrupt Mask

ENDRX: End of Receive Buffer Interrupt Mask

ENDTX: End of Transmit Buffer Interrupt Mask

RXBUFF: Receive Buffer Full Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask

30.8.10 TWI Receive Holding Register

Name: TWI_RHR

Address: 0x4001C030 (1), 0x40040030 (2)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	1	1	-	1	_
23	22	21	20	19	18	17	16
_	_	_	1	1	-	1	_
15	14	13	12	11	10	9	8
_	_	_	1	1	1	1	_
7	6	5	4	3	2	1	0
	·	·	RXD	DATA	·		

[•] RXDATA: Master or Slave Receive Holding Data



30.8.11 TWI Transmit Holding Register

Name: TWI_THR

Address: 0x4001C034 (1), 0x40040034 (2)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_		ı	_
15	14	13	12	11	10	9	8
_	_	_	_	_	1	ı	_
7	6	5	4	3	2	1	0
			TXD	DATA			

[•] TXDATA: Master or Slave Transmit Holding Data

30.8.12 TWI Write Protection Mode Register

Name: TWI_WPMR

Address: 0x4001C0E4 (1), 0x400400E4 (2)

Access: Read/Write

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WPI	KEY			
15	14	13	12	11	10	9	8
	WPKEY						
7	6	5	4	3	2	1	0
_	_	_	_	_	_	-	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x545749 ("TWI" in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x545749 ("TWI" in ASCII).

See Section 30.7.6 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x545749 PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.	
00045749	FASSVID	Always reads as 0



30.8.13 TWI Write Protection Status Register

Name: TWI WPSR

Address: 0x4001C0E8 (1), 0x400400E8 (2)

Access: Read-only

31	30	29	28	27	26	25	24
			WPV	'SRC			
23	22	21	20	19	18	17	16
	WPVSRC						
15	14	13	12	11	10	9	8
15	14	13	12	11 'SRC	10	9	8
7	14	13 5	12	11	10	9	8

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the TWI_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC shows the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of the TWI_WPSR. If this violation is an unauthorized attempt to write a protected register, the violation is reported into field WPVSRC.

31. Inter-IC Sound Controller (I2SC)

31.1 Description

The Inter-IC Sound Controller (I2SC) provides a 5-wire, bidirectional, synchronous, digital audio link to external audio devices: I2SDI, I2SDO, I2SWS, I2SCK, and I2SMCK pins.

The I2SC is compliant with the Inter-IC Sound (I2S) bus specification.

The I2SC consists of a receiver, a transmitter and a common clock generator that can be enabled separately to provide Master, Slave or Controller modes with receiver and/or transmitter active.

Peripheral DMA Controller (PDC) channels, separate for the receiver and for the transmitter, allow a continuous high bit rate data transfer without processor intervention to the following:

- Audio CODECs in Master, Slave, or Controller mode
- Stereo DAC or ADC through a dedicated I²S serial interface

The I2SC can use either a single PDC channel for both audio channels or one PDC channel per audio channel.

The 8- and 16-bit compact stereo format reduces the required PDC bandwidth by transferring the left and right samples within the same data word.

In Master mode, the I2SC can produce a 16 f_s to 1024 f_s master clock that provides an over-sampling clock to an external audio codec or digital signal processor (DSP).




31.2 Embedded Characteristics

- Compliant with Inter-IC Sound (I²S) Bus Specification
- Master, Slave, and Controller Modes
 - Slave: Data Received/Transmitted
 - Master: Data Received/Transmitted And Clocks Generated
 - Controller: Clocks Generated
- Individual Enable and Disable of Receiver, Transmitter and Clocks
- Configurable Clock Generator Common to Receiver and Transmitter
 - Suitable for a Wide Range of Sample Frequencies (f_s), Including 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz,
 96 kHz, and 192 kHz
 - 16 f_s to 1024 f_s Master Clock Generated for External Oversampling Data Converters
- Support for Multiple Data Formats
 - 32-, 24-, 20-, 18-, 16-, and 8-bit Mono or Stereo Format
 - 16- and 8-bit Compact Stereo Format, with Left and Right Samples Packed in the Same Word to Reduce Data Transfers
- PDC Interfaces the Receiver and Transmitter to Reduce Processor Overhead
 - One PDC Channel for Both Audio Channels, or
 - One PDC Channel Per Audio Channel
- Smart Holding Registers Management to Avoid Audio Channels Mix After Overrun or Underrun



31.3 Block Diagram

Figure 31-1. I2SC Block Diagram



31.4 I/O Lines Description

Table 31-1. I/O Lines Description

Pin Name	Pin Description	Туре
I2SMCK	Master Clock	Output
I2SCK	Serial Clock	Input/Output
I2SWS	I ² S Word Select	Input/Output
I2SDI	Serial Data Input	Input
I2SDO	Serial Data Output	Output

31.5 Product Dependencies

To use the I2SC, other parts of the system must be configured correctly, as described below.

31.5.1 I/O Lines

The I2SC pins may be multiplexed with I/O Controller lines. The user must first program the PIO Controller to assign the required I2SC pins to their peripheral function. If the I2SC I/O lines are not used by the application, they



can be used for other purposes by the PIO Controller. The user must enable the I2SC inputs and outputs that are used.

Table 31-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
I2SC0	12SC0_CK	PA0	А
I2SC0	I2SC0_DI0	PA2	В
I2SC0	I2SC0_DO0	PA3	В
I2SC0	I2SC0_DO0	PA17	А
I2SC0	I2SC0_MCK	PA4	В
I2SC0	I2SC0_MCK	PA18	А
I2SC0	I2SC0_WS	PA1	А
I2SC1	I2SC1_CK	PA19	В
I2SC1	I2SC1_DI0	PA22	В
I2SC1	I2SC1_DO0	PA23	А
I2SC1	I2SC1_MCK	PA24	А
I2SC1	I2SC1_WS	PA20	В

31.5.2 Power Management

If the CPU enters a Sleep mode that disables clocks used by the I2SC, the I2SC stops functioning and resumes operation after the system wakes up from Sleep mode.

31.5.3 Clocks

The clock for the I2SC bus interface is generated by the Power Management Controller (PMC). I2SC must be disabled before disabling the clock to avoid freezing the I2SC in an undefined state.

31.5.4 Peripheral DMA Controller

The I2SC interfaces to the Peripheral DMA Controller (PDC). Using the I2SC DMA functionality requires the PDC to be programmed first.

31.5.5 Interrupt Sources

The I2SC interrupt line is connected to the Interrupt Controller. Using the I2SC interrupt requires the Interrupt

Table 31-3. Peripheral IDs

Instance	ID
I2SC0	16
I2SC1	17

Controller to be programmed first.



31.6 Functional Description

31.6.1 Initialization

The I2SC features a receiver, a transmitter and a clock generator for Master and Controller modes. Receiver and transmitter share the same serial clock and word select.

Before enabling the I2SC, the selected configuration must be written to the I2SC Mode Register (I2SC_MR). If the I2SC_MR.IMCKMODE bit is set, the I2SC_MR.IMCKFS field must be configured as described in Section 31.6.5 "Serial Clock and Word Select Generation".

Once the I2SC_MR has been written, the I2SC clock generator, receiver, and transmitter can be enabled by writing a one to the CKEN, RXEN, and TXEN bits in the Control Register (I2SC_CR). The clock generator can be enabled alone in Controller mode to output clocks to the I2SMCK, I2SCK, and I2SWS pins. The clock generator must also be enabled if the receiver or the transmitter is enabled.

The clock generator, receiver, and transmitter can be disabled independently by writing a one to I2SC_CR.CXDIS, I2SC_CR.RXDIS and/or I2SC_CR.TXDIS, respectively. Once requested to stop, they stop only when the transmission of the pending frame transmission is completed.

31.6.2 Basic Operation

The receiver can be operated by reading the Receiver Holding Register (I2SC_RHR), whenever the Receive Ready (RXRDY) bit in the Status Register (I2SC_SR) is set. Successive values read from RHR correspond to the samples from the left and right audio channels for the successive frames.

The transmitter can be operated by writing to the Transmitter Holding Register (I2SC_THR), whenever the Transmit Ready (TXRDY) bit in the I2SC_SR is set. Successive values written to THR correspond to the samples from the left and right audio channels for the successive frames.

The RXRDY and TXRDY bits can be polled by reading the I2SC_SR.

The I2SC processor load can be reduced by enabling interrupt-driven operation. The RXRDY and/or TXRDY interrupt requests can be enabled by writing a one to the corresponding bit in the Interrupt Enable Register (I2SC_IER). The interrupt service routine associated to the I2SC interrupt request is executed whenever the Receive Ready or the Transmit Ready status bit is set.

31.6.3 Master, Controller and Slave Modes

In Master and Controller modes, the I2SC provides the master clock, the serial clock and the word select. I2SMCK, I2SCK, and I2SWS pins are outputs.

In Controller mode, the I2SC receiver and transmitter are disabled. Only the clocks are enabled and used by an external receiver and/or transmitter.

In Slave mode, the I2SC receives the serial clock and the word select from an external master. I2SCK and I2SWS pins are inputs.


The mode is selected by writing the MODE field in the I2SC_MR. Since the MODE field changes the direction of the I2SWS and I2SSCK pins, the I2SC_MR must only be written when the I2SC is stopped in order to avoid unwanted glitches on the I2SWS and I2SCK pins.

31.6.4 I²S Reception and Transmission Sequence

As specified in the I²S protocol, data bits are left-justified in the word select time slot, with the MSB transmitted first, starting one clock period after the transition on the word select line.



Figure 31-2. I²S Reception and Transmission Sequence



Data bits are sent on the falling edge of the serial clock and sampled on the rising edge of the serial clock. the word select line indicates the channel in transmission, a low level for the left channel and a high level for the right channel.

The length of transmitted words can be chosen among 8, 16, 18, 20, 24, and 32 bits by writing the I2SC_MR.DATALENGTH field.

If the time slot allows for more data bits than written in the I2SC_MR.DATALENGTH field, zeroes are appended to the transmitted data word or extra received bits are discarded.

31.6.5 Serial Clock and Word Select Generation

The generation of clocks in the I2SC is described in Figure 31-3 "I2SC Clock Generation".

In Slave mode, the serial clock and word select clock are driven by an external master. I2SCK and I2SWS pins are inputs.

In Master mode, the user can configure the master clock, serial clock, and word select clock through the I2SC_MR. I2SMCK, I2SCK, and I2SWS pins are outputs and MCK is used to derive the I2SC clocks.

Audio codecs connected to the I2SC pins may require a master clock (I2SMCK) signal with a frequency multiple of the audio sample frequency (f_s), such as $256f_s$. When the I2SC is in Master mode, writing a one to I2SC_MR.IMCKMODE outputs MCK as master clock to the I2SMCK pin, and divides MCK to create the internal bit clock, output on the I2SCK pin. The clock division factor is defined by writing to I2SC_MR.IMCKFS and I2SC_MR.DATALENGTH, as described in the I2SC_MR.IMCKFS field description.

The master clock (I2SMCK) frequency is $[16 \times (IMCKFS + 1)] / (IMCKDIV + 1)$ times the sample frequency (f_s), i.e., I2SWS frequency.

Example: if the sampling rate is 44.1 kHz with an I2S master clock (I2SMCK) ratio of 256, the core frequency must be an integer multiple of 11.2896 MHz. Assuming an integer multiple of 4, the IMCKDIV field must be configured to 4; the field IMCKFS must then be set to 63.

The serial clock (I2SCK) frequency is $2 \times \text{Slot}$ Length times the sample frequency (f_s), where Slot Length is defined in Table 31-4.

Table 31-4. Slot Length

I2SC_MR.DATALENGTH	Word Length	Slot Length
0	32 bits	32
1	24 bits	00 % 1000 140 1140
2	20 bits	32 if I2SC_MR.IWS = 0 - 24 if I2SC_MR.IWS = 1
3	18 bits	- 24 II 1230_IVIN.IVV3 = 1
4	16 bits	40
5	16 bits compact stereo	16



Table 31-4. Slot Length (Continued)


I2SC_MR.DATALENGTH	Word Length	Slot Length
6	8 bits	0
7	8 bits compact stereo	0

Warning: I2SC_MR.IMCKMODE must only be written to one if the master clock frequency is strictly higher than the serial clock.

If a master clock output is not required, the MCK clock is used as I2SCK by clearing I2SC_MR.IMCKMODE. Alternatively, if the frequency of the MCK clock used is a multiple of the required I2SCK frequency, the I2SMCK to I2SCK divider can be used with the ratio defined by writing the I2SC_MR.IMCKFS field.

The I2SWS pin is used as word select as described in Section 31.6.4 "I2S Reception and Transmission Sequence".

Figure 31-3. I2SC Clock Generation



31.6.6 Mono

When the Transmit Mono bit (TXMONO) in I2SC_MR is set, data written to the left channel is duplicated to the right output channel.

When the Receive Mono bit (RXMONO) in I2SC_MR is set, data received from the left channel is duplicated to the right channel.

31.6.7 Holding Registers

The I2SC user interface includes a Receive Holding Register (I2SC_RHR) and a Transmit Holding Register (I2SC_THR). These registers are used to access audio samples for both audio channels.



When a new data word is available in I2SC_RHR, the Receive Ready bit (RXRDY) in I2SC_SR is set. Reading I2SC_RHR clears this bit.

A receive overrun condition occurs if a new data word becomes available before the previous data word has been read from I2SC_RHR. In this case, the Receive Overrun bit in I2SC_SR and bit i of the RXORCH field in I2SC_SR are set, where i is the current receive channel number.

When I2SC_THR is empty, the Transmit Ready bit (TXRDY) in I2SC_SR is set. Writing to I2SC_THR clears this bit.

A transmit underrun condition occurs if a new data word needs to be transmitted before it has been written to I2SC_THR. In this case, the Transmit Underrun (TXUR) bit and bit i of the TXORCH field in I2SC_SR are set, where i is the current transmit channel number. If the TXSAME bit in I2SC_MR is zero, then a zero data word is transmitted in case of underrun. If I2SC_MR.TXSAME is one, then the previous data word for the current transmit channel number is transmitted.

Data words are right-justified in I2SC_RHR and I2SC_THR. For the 16-bit compact stereo data format, the left sample uses bits 15:0 and the right sample uses bits 31:16 of the same data word. For the 8-bit compact stereo data format, the left sample uses bits 7:0 and the right sample uses bits 15:8 of the same data word.

31.6.8 Peripheral DMA Controller Operation

All receiver audio channels can be assigned to a single PDC channel or individual audio channels can be assigned to one PDC channel per audio channel. The same channel assignment choice applies to the transmitter audio channels.

Channel assignment is selected by writing to the I2SC_MR.RXDMA and I2SC_MR.TXDMA bits. If a single PDC channel is selected, all data samples use I2SC receiver or transmitter PDC channel 0.

The PDC reads from the I2SC_RHR and writes to the I2SC_THR for both audio channels successively.

The PDC transfers may use 32-bit word, 16-bit halfword, or 8-bit byte depending on the value of the I2SC_MR.DATALENGTH field.

31.6.9 Loop-back Mode

For debug purposes, the I2SC can be configured to loop back the transmitter to the Receiver. Writing a one to the I2SC_MR.LOOP bit internally connects I2SDO to I2SDI, so that the transmitted data is also received. Writing a zero to I2SC_MR.LOOP restores the normal behavior with independent Receiver and Transmitter. As for other changes to the Receiver or Transmitter configuration, the I2SC Receiver and Transmitter must be disabled before writing to I2SC_MR to update I2SC_MR.LOOP.

31.6.10 Interrupts


An I2SC interrupt request can be triggered whenever one or several of the following bits are set in I2SC_SR: Receive Ready (RXRDY), Receive Overrun (RXOR), Transmit Ready (TXRDY) or Transmit Underrun (TXUR).

The interrupt request is generated if the corresponding bit in the Interrupt Mask Register (I2SC_IMR) is set. Bits in I2SC_IMR are set by writing a one to the corresponding bit in I2SC_IER and cleared by writing a one to the corresponding bit in the Interrupt Disable Register (I2SC_IDR). The interrupt request remains active until the corresponding bit in I2SC_SR is cleared by writing a one to the corresponding bit in the Status Clear Register (I2SC_SCR).

For debug purposes, interrupt requests can be simulated by writing a one to the corresponding bit in the Status Set Register (I2SC_SSR).



Figure 31-4. Interrupt Block Diagram



31.7 I2SC Application Examples

The I2SC supports several serial communication modes used in audio or high-speed serial links. Examples of standard applications are shown in the following figures. All serial link applications supported by the I2SC are not listed here.

Figure 31-5. Slave Transmitter I2SC Application Example






Figure 31-6. Dual Microphone Application Block Diagram





Figure 31-7. Codec Application Block Diagram



31.8 Inter-IC Sound Controller (I2SC) User Interface

Table 31-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	I2SC_CR	Write-only	_
0x04	Mode Register	I2SC_MR	Read/Write	0x00000000
0x08	Status Register	I2SC_SR	Read-only	0x00000000
0x0C	Status Clear Register	I2SC_SCR	Write-only	_
0x10	Status Set Register	I2SC_SSR	Write-only	-
0x14	Interrupt Enable Register	I2SC_IER	Write-only	_
0x18	Interrupt Disable Register	I2SC_IDR	Write-only	_
0x1C	Interrupt Mask Register	I2SC_IMR	Read-only	0x00000000
0x20	Receiver Holding Register	I2SC_RHR	Read-only	0x00000000
0x24	Transmitter Holding Register	I2SC_THR	Write-only	_
0x28-0xFC	Reserved	_	_	-
0x100-0x124	Reserved for PDC registers for left side	_	_	_
0x128-0x1FC	Reserved	_	_	_
0x200-0x224	Reserved for PDC registers for right side	_	_	_



31.8.1 Inter-IC Sound Controller Control Register

Name: I2SC_CR

Address: 0x40000000 (0), 0x40004000 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	-	_	_	_	-	_	_
7	6	5	4	3	2	1	0
SWRST	_	TXDIS	TXEN	CKDIS	CKEN	RXDIS	RXEN

• RXEN: Receiver Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit enables the I2SC receiver, if RXDIS is not one. Bit I2SC_SR.RXEN is set when the receiver is activated.

RXDIS: Receiver Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit disables the I2SC receiver. Bit I2SC_SR.RXEN is cleared when the receiver is stopped.

• CKEN: Clocks Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit enables the I2SC clocks generation, if CKDIS is not one.

CKDIS: Clocks Disable

0: Writing a zero to this bit has no effect.

1: Writing a zone to this bit disables the I2SC clock generation.

• TXEN: Transmitter Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit enables the I2SC transmitter, if TXDIS is not one. Bit I2SC_SR.TXEN is set when the Transmitter is started.

• TXDIS: Transmitter Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit disables the I2SC transmitter. Bit I2SC_SR.TXEN is cleared when the Transmitter is stopped.

SWRST: Software Reset

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit resets all the registers in the I2SC. The I2SC is disabled after the reset.



31.8.2 Inter-IC Sound Controller Mode Register

Name: I2SC_MR

Address: 0x40000004 (0), 0x40004004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24	
IWS	IMCKMODE			IM	CKFS			
23	22	21	20	19	18	17	16	
_	_	IMCKDIV						
15	14	13	12	11	10	9	8	
_	TXSAME	TXDMA	TXMONO	_	RXLOOP	RXDMA	RXMONO	
7	6	5	4	3	2	1	0	
FO	FORMAT –		DATALENGTH			-	MODE	

The I2SC_MR must only be written when the I2SC is stopped in order to avoid unexpected behavior on the I2SWS, I2SCK and I2SDO outputs. The proper sequence is to write to I2SC_MR, then write to I2SC_CR to enable the I2SC or to disable the I2SC before writing a new value to I2SC_MR.

• MODE: Inter-IC Sound Controller Mode

Value	Name	Description
0	SLAVE	I2SCK and i2SWS pin inputs used as bit clock and word select/frame synchronization.
1	MASTER	Bit clock and word select/frame synchronization generated by I2SC from MCK and output to I2SCK and I2SWS pins. MCK is output as master clock on I2SMCK if I2SC_MR.IMCKMODE is set.

• DATALENGTH: Data Word Length

Value	Name	Description
0	32_BITS	Data length is set to 32 bits
1	24_BITS	Data length is set to 24 bits
2	20_BITS	Data length is set to 20 bits
3	18_BITS	Data length is set to 18 bits
4	16_BITS	Data length is set to 16 bits
5	16_BITS_COMPAC T	Data length is set to 16-bit compact stereo. Left sample in bits 15:0 and right sample in bits 31:16 of same word.
6	8_BITS	Data length is set to 8 bits
7	8_BITS_COMPACT	Data length is set to 8-bit compact stereo. Left sample in bits 7:0 and right sample in bits 15:8 of the same word.

• FORMAT: Data Format

Value	Name	Description
0	128	I ² S format, stereo with I2SWS low for left channel, and MSB of sample starting one I2SCK period after I2SWS edge
1	LJ	Left-justified format, stereo with I2SWS high for left channel, and MSB of sample starting on I2SWS edge
2	-	Reserved
3	_	Reserved



• RXDMA: Single or Multiple PDC Channels for Receiver

0: Receiver uses one PDC channel for both audio channels.

1: Receiver uses one PDC channel per audio channel.

RXMONO: Receive Mono

0: Stereo

1: Mono, with left audio samples duplicated to right audio channel by the I2SC.

• RXLOOP: Loop-back Test Mode

0: Normal mode

1: I2SDO output of I2SC is internally connected to I2SDI input.

TXMONO: Transmit Mono

0: Stereo

1: Mono, with left audio samples duplicated to right audio channel by the I2SC.

TXDMA: Single or Multiple PDC Channels for Transmitter

0: Transmitter uses one PDC channel for both audio channels.

1: Transmitter uses one PDC channel per audio channel.

• TXSAME: Transmit Data when Underrun

0: Zero sample transmitted when underrun.

1: Previous sample transmitted when underrun

IMCKDIV: Peripheral Clock to I2SC Master Clock Ratio

I2SMCK Master clock output frequency is Peripheral Clock divided by (IMCKDIV + 1). Please refer to the IMCKFS field description.

Note: This field is write-only. Always read as 0.

IMCKFS: Master Clock to f_s Ratio

Master clock frequency is [16 × (IMCKFS + 1)] / (IMCKDIV + 1) times the sample rate, i.e., I2SWS frequency.

Value	Name	Description
0	M2SF16	Sample frequency ratio set to 16
1	M2SF32	Sample frequency ratio set to 32
2	M2SF48	Sample frequency ratio set to 48
3	M2SF64	Sample frequency ratio set to 64
5	M2SF96	Sample frequency ratio set to 96
7	M2SF128	Sample frequency ratio set to 128
11	M2SF192	Sample frequency ratio set to 192
15	M2SF256	Sample frequency ratio set to 256
23	M2SF384	Sample frequency ratio set to 384
31	M2SF512	Sample frequency ratio set to 512
47	M2SF768	Sample frequency ratio set to 768
63	M2SF1024	Sample frequency ratio set to 1024

• IMCKMODE: Master Clock Mode

0: No master clock generated (Peripheral Clock drives I2SCK output).

1: Master clock generated (internally generated clock is used as I2SMCK output).

Warning: If I2SMCK frequency is the same as I2SCK, IMCKMODE must be cleared. Refer to Section 31.6.5 "Serial Clock and Word Select Generation" and Table 31-4 "Slot Length".

• IWS: I2SWS Slot Width

0: I2SWS slot is 32 bits wide for DATALENGTH = 18/20/24 bits.

1: I2SWS slot is 24 bits wide for DATALENGTH = 18/20/24 bits.

Refer to Table 31-4 "Slot Length".



31.8.3 Inter-IC Sound Controller Status Register

Name: I2SC_SR

Address: 0x40000008 (0), 0x40004008 (1)

Access: Read-only

31	30	29	28	27	26	25	24
TXBUFE	_	-	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	TXU	RCH	RXBUFF	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	RXORCH	
7	6	5	4	3	2	1	0
ENDTX	TXUR	TXRDY	TXEN	ENDRX	RXOR	RXRDY	RXEN

RXEN: Receiver Enabled

0: This bit is cleared when the receiver is disabled, following a RXDIS or SWRST request in I2SC_CR.

1: This bit is set when the receiver is enabled, following a RXEN request in I2SC_CR.

RXRDY: Receive Ready

0: This bit is cleared when I2SC_RHR is read.

1: This bit is set when received data is present in I2SC_RHR.

RXOR: Receive Overrun

0: This bit is cleared when the corresponding bit in I2SC_SCR is written to one.

1: This bit is set when an overrun error occurs on I2SC_RHR or when the corresponding bit in I2SC_SSR is written to one.

ENDRX: End of Receiver Transfer

0: This bit is set when PDC has completed the receive transfer.

1: This bit is cleared when a new receive transfer is programmed into the PDC.

• TXEN: Transmitter Enabled

0: This bit is cleared when the transmitter is disabled, following a I2SC_CR.TXDIS or I2SC_CR.SWRST request.

1: This bit is set when the transmitter is enabled, following a I2SC_CR.TXEN request.

TXRDY: Transmit Ready

0: This bit is cleared when data is written to I2SC_THR.

1: This bit is set when I2SC_THR is empty and can be written with new data to be transmitted.

• TXUR: Transmit Underrun

0: This bit is cleared when the corresponding bit in I2SC SCR is written to one.

1: This bit is set when an underrun error occurs on I2SC_THR or when the corresponding bit in I2SC_SSR is written to one.

ENDTX: End of Transmitter Transfer

0: This bit is set when the PDC has completed the transmit transfer.



1: This bit is cleared when a new transmit transfer is programmed into the PDC.

• RXORCH: Receive Overrun Channel

This field is cleared when I2SC_SCR.RXOR is written to one.

Bit i of this field is set when a receive overrun error occurred in channel i (i = 0 for first channel of the frame).

• RXBUFF: Receive Buffer Full

- 0: This bit is set when received data is present in I2SC_RHR.
- 1: This bit is cleared when I2SC_RHR is read and no more received data is present.

TXURCH: Transmit Underrun Channel

- 0: This field is cleared when I2SC_SCR.TXUR is written to one.
- 1: Bit i of this field is set when a transmit underrun error occurred in channel i (i = 0 for first channel of the frame).

• TXBUFE: Transmit Buffer Empty

- 0: This bit is set when I2SC_THR is empty and can be written with new data to be transmitted.
- 1: This bit is cleared when data is written to I2SC_THR and is being transmitted.



31.8.4 Inter-IC Sound Controller Status Clear Register

Name: I2SC_SCR

Address: 0x4000000C (0), 0x4000400C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	_	_	_	_
23	22	21	20	19	18	17	16
_	_	TXU	RCH	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	-	_	_	RXORCH	
7	6	5	4	3	2	1	0
_	TXUR	_	_	_	RXOR	_	_

• RXOR: Receive Overrun Status Clear

Writing a zero to this bit has no effect.

Writing a one to this bit clears the status bit.

• TXUR: Transmit Underrun Status Clear

Writing a zero to this bit has no effect.

Writing a one to this bit clears the status bit.

• RXORCH: Receive Overrun Per Channel Status Clear

Writing a zero has no effect.

Writing a one to any bit in this field clears the corresponding bit in the I2SC_SR and the corresponding interrupt request.

• TXURCH: Transmit Underrun Per Channel Status Clear

Writing a zero has no effect.

Writing a one to any bit in this field clears the corresponding bit in the I2SC_SR and the corresponding interrupt request.



31.8.5 Inter-IC Sound Controller Status Set Register

Name: I2SC_SSR

Address: 0x40000010 (0), 0x40004010 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	1	_
23	22	21	20	19	18	17	16
_	_	TXU	RCH	_	_	ı	_
15	14	13	12	11	10	9	8
_	_	-	_	_	_	RXORCH	
7	6	5	4	3	2	1	0
_	TXUR	_	_	_	RXOR	-	_

• RXOR: Receive Overrun Status Set

Writing a zero to this bit has no effect.

Writing a one to this bit sets the status bit.

• TXUR: Transmit Underrun Status Set

Writing a zero to this bit has no effect.

Writing a one to this bit sets the status bit.

• RXORCH: Receive Overrun Per Channel Status Set

Writing a zero has no effect.

Writing a one to any bit in this field sets the corresponding bit in I2SC_SR and the corresponding interrupt request.

• TXURCH: Transmit Underrun Per Channel Status Set

Writing a zero has no effect.

Writing a one to any bit in this field sets the corresponding bit in I2SC_SR and the corresponding interrupt request.



31.8.6 Inter-IC Sound Controller Interrupt Enable Register

Name: I2SC_IER

Address: 0x40000014 (0), 0x40004014 (1)

Access: Write-only

31	30	29	28	27	26	25	24
TXEMPTY	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	RXFULL	_	_	_
15	14	13	12	11	10	9	8
_	-	_	_	_	_	_	_
7	6	5	4	3	2	1	0
ENDTX	TXUR	TXRDY	_	ENDRX	RXOR	RXRDY	_

RXRDY: Receiver Ready Interrupt Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit sets the corresponding bit in I2SC_IMR.

• RXOR: Receiver Overrun Interrupt Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit sets the corresponding bit in I2SC_IMR.

• ENDRX: End of Reception Interrupt Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit sets the corresponding bit in the I2SC_IMR.

TXRDY: Transmit Ready Interrupt Enable

0: Writing a zero to this bit as no effect.

1: Writing a one to this bit sets the corresponding bit in I2SC_IMR.

• TXUR: Transmit Underflow Interrupt Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit sets the corresponding bit in I2SC_IMR.

• ENDTX: End of Transmission Interrupt Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit sets the corresponding bit in I2SC_IMR.

• RXFULL: Receive Buffer Full Interrupt Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit sets the corresponding bit in I2SC_IMR.

• TXEMPTY: Transmit Buffer Empty Interrupt Enable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit sets the corresponding bit in I2SC_IMR.



31.8.7 Inter-IC Sound Controller Interrupt Disable Register

Name: I2SC_IDR

Address: 0x40000018 (0), 0x40004018 (1)

Access: Write-only

31	30	29	28	27	26	25	24
TXEMPTY	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	RXFULL	-	-	_
15	14	13	12	11	10	9	8
_	-	_	_	-	-	-	_
7	6	5	4	3	2	1	0
ENDTX	TXUR	TXRDY	_	ENDRX	RXOR	RXRDY	_

RXRDY: Receiver Ready Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.

RXOR: Receiver Overrun Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.

• ENDRX: End of Reception Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.

TXRDY: Transmit Ready Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.

• TXUR: Transmit Underflow Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.

• ENDTX: End of Transmission Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.

RXFULL: Receive Buffer Full Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.

• TXEMPTY: Transmit Buffer Empty Interrupt Disable

0: Writing a zero to this bit has no effect.

1: Writing a one to this bit clears the corresponding bit in I2SC_IMR.



31.8.8 Inter-IC Sound Controller Interrupt Mask Register

Name: I2SC IMR

Address: 0x4000001C (0), 0x4000401C (1)

Access: Write-only

31	30	29	28	27	26	25	24
TXEMPTY	-	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	RXFULL	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
ENDTX	TXUR	TXRDY	_	ENDRX	RXOR	RXRDY	_

RXRDY: Receiver Ready Interrupt Disable

0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.

1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC_IER is written to one.

• RXOR: Receiver Overrun Interrupt Disable

- 0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.
- 1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC_IER is written to one.

• ENDRX: End of Reception Interrupt Disable

- 0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.
- 1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC_IER is written to one.

• TXRDY: Transmit Ready Interrupt Disable

- 0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.
- 1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC_IER is written to one.

• TXUR: Transmit Underflow Interrupt Disable

- 0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.
- 1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC_IER is written to one.

ENDTX: End of Transmission Interrupt Disable

- 0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.
- 1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC IER is written to one.

RXFULL: Receive Buffer Full Interrupt Disable

- 0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.
- 1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC IER is written to one.

• TXEMPTY: Transmit Buffer Empty Interrupt Disable

- 0: The corresponding interrupt is disabled. This bit is cleared when the corresponding bit in I2SC_IDR is written to one.
- 1: The corresponding interrupt is enabled. This bit is set when the corresponding bit in I2SC_IER is written to one.



31.8.9 Inter-IC Sound Controller Receiver Holding Register

Name: I2SC_RHR

Address: 0x40000020 (0), 0x40004020 (1)

Access: Read-only

31	30	29	28	27	26	25	24
			RI	łR			
23	22	21	20	19	18	17	16
			RI	łR			
15	14	13	12	11	10	9	8
			RI	I R			
7	6	5	4	3	2	1	0
			RI	łR			

• RHR: Receiver Holding Register

This field is set by hardware to the last received data word. If I2SC_MR.DATALENGTH specifies fewer than 32 bits, data is right justified in the RHR field.



31.8.10 Inter-IC Sound Controller Transmitter Holding Register

Name: I2SC_THR

Address: 0x40000024 (0), 0x40004024 (1)

Access: Write-only

31	30	29	28	27	26	25	24	
			Th	łR				
23	22	21	20	19	18	17	16	
	THR							
15	14	13	12	11	10	9	8	
			Th	łR				
7	6	5	4	3	2	1	0	
			TH	łR				

• THR: Transmitter Holding Register

Next data word to be transmitted after the current word if TXRDY is not set. If I2SC_MR.DATALENGTH specifies fewer than 32 bits, data is right-justified in the THR field.

32. Pulse Density Modulation Interface Controller (PDMIC)

32.1 Description


The Pulse Density Modulation Interface Controller (PDMIC) is a PDM interface controller and decoder that supports both mono/stereo PDM format. It integrates a clock generator driving the PDM microphones and embeds filters which decimate the incoming bitstream to obtain most common audio rates.


32.2 Embedded Characteristics

- Multiplexed PDM Input Support
- 16-bit Resolution
- PDC Support
- Up to 4 Conversions Stored in the Converted Data Register (PDMIC_CDR)
- Register Write Protection

32.3 Block Diagram

Figure 32-1. PDMIC Block Diagram







32.4 Signal Description

Table 32-1. PDMIC Pin Description

Pin Name	Description	Туре
PDMIC_CLK	Pulse Density Modulation Bitstream Sampling Clock	Output
PDMIC_DAT	Pulse Density Modulation Multiplexed Data	Input

32.5 Product Dependencies

32.5.1 I/O Lines

The pins used for interfacing the PDMIC are multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the peripheral functions to PDMIC pins.

Table 32-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
PDMIC0	PDMIC0_CLK	PA10	В
PDMIC0	PDMIC0_DAT	PA9	В

32.5.2 Power Management

The PDMIC is not continuously clocked. The user must first enable the PDMIC peripheral clock in the Power Management Controller (PMC) before using the controller.

32.5.3 Interrupt Sources

The PDMIC interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the PDMIC

Table 32-3. Peripheral IDs

Instance	ID
PDMIC0	13
PDMIC1	18

interrupt requires the Interrupt Controller to be programmed first.



32.6 Functional Description

32.6.1 PDM Interface

32.6.1.1 Description

The PDM clock (PDMIC_CLK) is used to sample the PDM bitstream.

The PDMIC_CLK frequency range is between peripheral clock/2 and peripheral clock/256.

The field PRESCAL in the Mode Register (PDMIC_MR) must be programmed in order to provide a PDMIC_CLK frequency compliant with the microphone parameters.

32.6.1.2 Start-up Sequence

To start processing the bitstream coming from the PDM interface, follow the steps below:

- 1. Clear all bits in the Control Register (PDMIC_CR) or compute a soft reset using the SWRST bit of PDMIC_CR.
- 2. Configure the PRESCAL field in PDMIC_MR according to the microphone specifications.
- 3. Enable the PDM mode and start the conversions using the ENPDM bit in PDMIC_CR.

32.6.1.3 Restrictions

The external PDM data sampling module is shared with two PDMIC modules. When two PDM microphones are connected on the PDMIC_DAT line, both PDMICs must be enabled and the steps below must be followed:

- Clear all bits in PDMIC_CR or compute a soft reset using the SWRST bit of PDMIC_CR in both PDMIC modules.
- 2. Configure the PMC to provide the same clock to both PDMIC modules (clock frequencies should be the same).
- 3. Configure the PRESCAL field in PDMIC_MR according to the microphone specifications (the PRESCAL value should be the same in both PDMIC).
- 4. Enable the PDM mode and start the conversions using the ENPDM bit in PDMIC_CR in the PDMIC0.
- 5. Enable the PDM mode and start the conversions using the ENPDM bit in PDMIC_CR in the PDMIC1.

To stop the conversions, follow the steps below:

- 1. Disable the PDM mode or compute a software reset in the PDMIC1.
- 2. Disable the PDM mode or compute a software reset in the PDMIC0.

The bitstream sampled on the rising edge of the PDMIC_CLK is routed to the PDMIC0 and the bitstream sampled on the falling edge of the PDMIC_CLK is routed to the PDMIC1.

32.6.2 Digital Signal Processing (Digital Filter)

32.6.2.1 Description

The PDMIC includes a DSP section containing a decimation filter, a droop compensation filter, a sixth-order low pass filter, a first-order high pass filter and an offset and gain compensation stage. A block diagram of the DSP section is represented in Figure 32-2 "DSP Block Diagram".

Data processed by the filtering section are two's complement signals defined on 24 bits.

The filtering of the decimation stage is performed by a fourth-order sinc-based filter whose zeros are placed in order to minimize aliasing effects of the decimation. The decimation ratio of this filter is either 32 or 64. The droop induced by this filter can be compensated by the droop compensation stage.


The sixth-order low pass filter is used to decimate the sinc filter output by a ratio of 2.

An optional first-order high pass filter is implemented in order to eliminate the DC component of the incoming signal.



The overall decimation ratio of this DSP section is either 64 or 128. This fits an audio sampling rate of 48 kHz with a PDM microphone sampling frequency of either 3.072 or 6.144 MHz. The frequency response of the filters optimizes the gain flatness between 0 and 20 kHz (when the droop compensation filter is implemented and the high pass filter is bypassed) and highly reduces the aliasing effects of the decimation.

Figure 32-2. DSP Block Diagram



32.6.2.2 Decimation Filter

The sigma-delta architecture of the PDM microphone implies a filtering and a decimation of the bitstream at the output of the microphone bitstream. The decimation filter decimates the bitstream by either 32 or 64. To perform this operation, a fourth-order sinc filter with an Over-Sampling Ratio (OSR) of 32 or 64 is implemented with the following transfer function:

$$H(z) = \frac{1}{OSR^4} \left(\sum_{i=0}^{OSR-1} z^{-i} \right)^4$$


The DC gain of this filter is unity and does not depend on its OSR. However, as it generates a fourth-order zero at Fs/OSR frequency multiples (Fs being the sampling frequency of the microphone), the frequency response of the decimation filter depends on the OSR parameter. See Section 32.6.2.3 "Droop Compensation" for frequency plots.

Its non-flat frequency response can be compensated over the 0 to 20 kHz band by using the droop compensation filter when the decimated frequency is set to 48 kHz. See Section 32.6.2.3 "Droop Compensation".

If the decimated sampling rate is modified, the frequency response of this filter is scaled proportionally to the new frequency.

In Figure 32-3 and Figure 32-4, Fs is the sampling rate of the PDM microphone.


Figure 32-3. Spectral mask of an OSR = 32, Fs = 6.144 MHz, Fourth-Order Sinc Filter: Overall Response (continuous line) and 0 to 20 kHz Bandwidth Response (dashed line)



The zeros of this filter are located at multiples of Fs/32



Figure 32-4. Spectral Mask of an OSR = 64, Fs = 3.072 MHz, Fourth-order Sinc Filter: Overall Response (continuous line) and 0 to 20 kHz Bandwidth Response (dashed line)



The zeros of this filter are located at multiples of Fs/64.

32.6.2.3 Droop Compensation


The droop effect introduced by the sinc filter can be compensated in the 0 to 20 kHz by the droop compensation filter (see Figure 32-5). This is a second-order IIR filter which is applied on the signal output by the sinc. The default coefficients of the droop compensation filter are computed to optimize the droop of the sinc filter with the decimated frequency equal to 48 kHz.

This filter compensates the droop of the sinc filter regardless of the OSR value.

If the decimated sampling rate is modified, the frequency response of this filter is scaled proportionally to the new frequency.

This filter can be bypassed by setting the SINBYP bit in the PDMIC DSP Configuration Register 0 (PDMIC_DSPR0).

Figure 32-5. Droop Compensation Filter Overall Frequency Response



2 x 10⁻⁴ droop compensation flatness in 0-20kHz band

(fig. 0)

(graph of the compensation flatness in 0-20kHz band

(fig. 0)

(graph of the compensation flatness in 0-20kHz band

(graph of

Figure 32-6. Droop Compensation Filter 0 to 20 kHz Band Flatness

32.6.2.4 Low Pass Filter

The PDMIC includes a sixth-order IIR filter that performs a low pass transfer function and decimates by 2 the output of the sinc filter. The coefficients are computed for a decimated sampling rate of 48 kHz and optimize the 0 to 20 kHz band flatness while rejecting the aliasing of the PDM microphone by at least 60 dB in the 28 to 48 kHz band.

If the decimated sampling rate is modified, the frequency response of this filter is scaled proportionally to the new frequency.

Figure 32-7 and Figure 32-8 are drawn for an output sampling frequency of 48 kHz.

Figure 32-7. Low Pass Filter Spectral Mask







Figure 32-8. Low Pass Filter Ripple in the 0 to 20 kHz Band



32.6.2.5 High Pass Filter


The PDMIC includes an optional first-order IIR filter performing a high pass transfer function after the low pass filter and before the decimation. The coefficients are computed for a decimated sampling rate of 48 kHz to obtain a -3dB cutoff frequency at 15 Hz.

If the decimated sampling rate is modified, the frequency response of this filter is scaled proportionally to the new frequency.

This filter can be bypassed by setting the HPFBYP bit in PDMIC_DSPR0 (see "PDMIC DSP Configuration Register 0" on page 719).

Figure 32-9 is drawn for an output sampling frequency of 48 kHz.

Figure 32-9. High Pass Filter Spectral Mask in the 0 to 100 Hz Band



32.6.2.6 Gain and Offset Compensation

An offset, a gain, a scaling factor and a shift can be applied to a converted PDM microphone value using the following operation:

$$data = \frac{(data_0 + offset \times 2^8) \times dgain}{2^{scale + shift + 8}}$$

where:

data₀ is a signed integer defined on 24 bits. It is the output of the filtering channel.

- offset is a signed integer defined on 16 bits (see PDMIC DSP Configuration Register 1). It is multiplied by 2⁸ to have the same weight as data₀.
- dgain is an unsigned integer defined on 15 bits (see PDMIC DSP Configuration Register 1). Only the 32 MSBs of the multiplication operation are used for scaling and shifting operations.
- scale is an unsigned integer defined on 4 bits (see PDMIC DSP Configuration Register 0). It shifts the multiplication operation result by scale bits to the right. Maximum allowed value is 15.
- shift is an unsigned integer defined on 4 bits (see PDMIC DSP Configuration Register 0). It shifts the multiplication operation result by shift bits to the right. Maximum allowed value is 15.

If the data transfer is configured in 32-bit mode (see PDMIC DSP Configuration Register 0), the 2^{shift} division is not performed and the 32-bit result of the remaining operation is sent.

If the data transfer is configured in 16-bit mode, the 2^{shift} division is performed. The result is then saturated to be within $\pm (2^{15}$ -1) and the 16 LSBs of this saturation operation are sent to the controller as the result of the PDM microphone conversion.

Default parameters are defined to output a 16-bit result whatever the data transfer configuration may be.


32.6.3 Conversion Results

When a conversion is completed, the resulting 16-bit digital value is stored in the PDMIC Converted Data Register (PDMIC CDR).

The DRDY bit in the Interrupt Status Register (PDMIC_ISR) is set. In the case of a connected PDC channel, DRDY rising triggers a data transfer request. In any case, DRDY can trigger an interrupt.

Reading PDMIC_CDR clears the DRDY flag.

Figure 32-10. DRDY Flag Behavior



If PDMIC_CDR is not read before further incoming data is converted, the Overrun Error (OVRE) flag is set in PDMIC_ISR. Likewise, new data converted when DRDY is high sets the OVRE bit (Overrun Error) in PDMIC_ISR. In case of overrun, the newly converted data is lost.

The OVRE flag is automatically cleared when PDMIC ISR is read.

32.6.4 Buffer Structure

The PDC read channel is triggered each time new data is stored in PDMIC_CDR. The same structure of data is repeatedly stored in PDMIC_CDR each time a trigger event occurs. Depending on the user mode of operation as defined in PDMIC_MR, the structure differs. Each data transfer to PDC buffer, carried on a half-word (16-bit), consists of the last converted data, right-aligned.

32.6.5 Register Write Protection

To prevent any single software error from corrupting PDMIC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the PDMIC Write Protection Mode Register (PDMIC_WPMR).



If a write access to a write-protected register is detected, the WPVS flag in the PDMIC Write Protection Status Register (PDMIC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the PDMIC_WPSR.

The following registers can be write-protected:

- PDMIC Mode Register
- PDMIC DSP Configuration Register 0
- PDMIC DSP Configuration Register 1



32.7 Pulse Density Modulation Interface Controller (PDMIC) User Interface

Table 32-4. Register Mapping

Offset ⁽¹⁾	Register	Name	Access	Reset
0x00	Control Register	PDMIC_CR	Read/Write	0x00000000
0x04	Mode Register	PDMIC_MR	Read/Write	0x00F00000
0x08-0x10	Reserved	_	_	_
0x14	Converted Data Register	PDMIC_CDR	Read-only	0x00000000
0x18	Interrupt Enable Register	PDMIC_IER	Write-only	_
0x1C	Interrupt Disable Register	PDMIC_IDR	Write-only	_
0x20	Interrupt Mask Register	PDMIC_IMR	Read-only	0x00000000
0x24	Interrupt Status Register	PDMIC_ISR	Read-only	0x00000000
0x28-0x54	Reserved	-	_	_
0x58	DSP Configuration Register 0	PDMIC_DSPR0	Read/Write	0x00000000
0x5C	DSP Configuration Register 1	PDMIC_DSPR1	Read/Write	0x0000001
0x60-0xE0	Reserved	_	_	_
0xE4	Write Protection Mode Register	PDMIC_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	PDMIC_WPSR	Read-only	0x00000000
0xEC-0xFC	Reserved	_	_	_
0x100-0x124	Reserved for PDC Registers	_	_	_

Notes: 1. If an offset is not listed in the table it must be considered as "reserved".



32.7.1 PDMIC Control Register

Name: PDMIC_CR

Address: 0x4002C000 (0), 0x40030000 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	-	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	ENPDM	_	_	_	SWRST

• SWRST: Software Reset

0: No effect.

1: Resets the PDMIC, simulating a hardware reset.

Warning: The read value of this bit is always 0.

• ENPDM: Enable PDM

0: Disables the PDM and stops the conversions.

1: Enables the PDM and starts the conversions.

32.7.2 PDMIC Mode Register

Name: PDMIC_MR

Address: 0x4002C004 (0), 0x40030004 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	_	_
15	14	13	12	11	10	9	8
_				PRESCAL			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

This register can only be written if the WPEN bit is cleared in the PDMIC Write Protection Mode Register.

• PRESCAL: Prescaler Rate Selection

PRESCAL determines the frequency of the PDM bitstream sampling clock (PDMIC_CLK):

$$PRESCAL = \frac{f_{peripheral clock}}{2 \times f_{PDMIC CLK}} - 1$$

where $f_{\text{peripheral clock}}$ is the system clock frequency in Hz.



32.7.3 PDMIC Converted Data Register

Name: PDMIC_CDR

Address: 0x4002C014 (0), 0x40030014 (1)

Access: Read-only

31	30	29	28	27	26	25	24	
			DA	ιΤΑ				
23	22	21	20	19	18	17	16	
	DATA							
15	14	13	12	11	10	9	8	
			DA	ιΤΑ				
7	6	5	4	3	2	1	0	
			DA	ιΤΑ				

• DATA: Data Converted

The analog-to-digital conversion data is placed into this register at the end of a conversion and remains until it is read.

32.7.4 PDMIC Interrupt Enable Register

Name: PDMIC_IER

Address: 0x4002C018 (0), 0x40030018 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	RXBUFF	ENDRX	_	OVRE	DRDY
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• DRDY: Data Ready Interrupt Enable

• OVRE: Overrun Error Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable



32.7.5 PDMIC Interrupt Disable Register

Name: PDMIC_IDR

Address: 0x4002C01C (0), 0x4003001C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	RXBUFF	ENDRX	_	OVRE	DRDY
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	-	_	_	_	_	_

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• DRDY: Data Ready Interrupt Disable

• OVRE: General Overrun Error Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

716

32.7.6 PDMIC Interrupt Mask Register

Name: PDMIC_IMR

Address: 0x4002C020 (0), 0x40030020 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	RXBUFF	ENDRX	_	OVRE	DRDY
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	_

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

• DRDY: Data Ready Interrupt Mask

• OVRE: General Overrun Error Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

• RXBUFF: Receive Buffer Full Interrupt Mask



32.7.7 PDMIC Interrupt Status Register

Name: PDMIC_ISR

Address: 0x4002C024 (0), 0x40030024 (1)

Access: Read-only

31	30	29	28	27	26	25	24	
_	_	-	RXBUFF	ENDRX	_	OVRE	DRDY	
23	22	21	20	19	18	17	16	
	FIFOCNT							
15	14	13	12	11	10	9	8	
_	-	-	_	_	_	_	_	
7	6	5	4	3	2	1	0	
_	_	_	_	_	_	_	_	

FIFOCNT: FIFO Count

Number of conversions available in the FIFO (not a source of interrupt).

DRDY: Data Ready (cleared by reading PDMIC_CDR)

0: No data has been converted since the last read of PDMIC_CDR.

1: At least one data has been converted and is available in PDMIC_CDR.

OVRE: Overrun Error (cleared on read)

0: No overrun error has occurred since the last read of PDMIC_ISR.

1: At least one overrun error has occurred since the last read of PDMIC_ISR.

ENDRX: End of RX Buffer (cleared by writing PDMIC RCR or PDMIC RNCR)

0: The Receive Counter register has not reached 0 since the last write in PDMIC_RCR or PDMIC_RNCR.

1: The Receive Counter register has reached 0 since the last write in PDMIC_RCR or PDMIC_RNCR.

Note: PDMIC_RCR and PDMIC_RNCR are located in the Peripheral DMA Controller (PDC).

RXBUFF: RX Buffer Full (cleared by writing PDMIC_RCR or PDMIC_RNCR)

0: PDMIC RCR or PDMIC RNCR has a value other than 0.

1: Both PDMIC_RCR and PDMIC_RNCR have a value of 0.

Note: PDMIC_RCR and PDMIC_RNCR are located in the Peripheral DMA Controller (PDC).



32.7.8 PDMIC DSP Configuration Register 0

Name: PDMIC_DSPR0

Address: 0x4002C058 (0), 0x40030058 (1)

Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	_	_	_	_	_	_		
23	22	21	20	19	18	17	16		
_	_	_	-	-	-	_	_		
15	14	13	12	11	10	9	8		
	SHIFT				SCALE				
7	6	5	4	3	2	1	0		
_		OSR		SIZE	SINBYP	HPFBYP	_		

This register can only be written if the WPEN bit is cleared in the PDMIC Write Protection Mode Register.

• HPFBYP: High-Pass Filter Bypass

0: High-pass filter enabled.

1: Bypasses the high-pass filter.

• SINBYP: SINCC Filter Bypass

0: Droop compensation filter enabled.

1: Bypasses the droop compensation filter.

• SIZE: Data Size

0: Converted data size is 16 bits.

1: Converted data size is 32 bits.

· OSR: Oversampling Ratio

Value	Name	Description
0	128	Oversampling ratio is 128
1	64	Oversampling ratio is 64

Note: Values not listed are reserved.

SCALE: Data Scale

Shifts the multiplication operation result by SCALE bits to the right.

• SHIFT: Data Shift

Shifts the scaled result by SHIFT bits to the right.



32.7.9 PDMIC DSP Configuration Register 1

Name: PDMIC_DSPR1

Address: 0x4002C05C (0), 0x4003005C (1)

Access: Read/Write

31	30	29	28	27	26	25	24		
OFFSET									
23	22	21	20	19	18	17	16		
	OFFSET								
15	14	13	12	11	10	9	8		
_	- DGAIN								
7	6	5	4	3	2	1	0		
DGAIN									

This register can only be written if the WPEN bit is cleared in the PDMIC Write Protection Mode Register.

• DGAIN: Gain Correction

Gain correction to apply to the final result.

• OFFSET: Offset Correction

Offset correction to apply to the final result.

DGAIN and OFFSET values can be determined using the formula in Section 32.6.2.6 "Gain and Offset Compensation".

32.7.10 PDMIC Write Protection Mode Register

Name: PDMIC_WPMR

Address: 0x4002C0E4 (0), 0x400300E4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			WPI	KEY			
23	22	21	20	19	18	17	16
	WPKEY						
15	14	13	12	11	10	9	8
			WPI	KEY			
7	6	5	4	3	2	1	0
_	_	_	_	_	_	-	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x414443 ("ADC" in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x414443 ("ADC" in ASCII).

See Section 32.6.5 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x414443 PASSWD		Writing any other value in this field aborts the write operation of the WPEN bit.
		Always reads as 0.



32.7.11 PDMIC Write Protection Status Register

Name: PDMIC_WPSR

Address: 0x4002C0E8 (0), 0x400300E8 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
	WPVSRC						
15	14	13	12	11	10	9	8
	WPVSRC						
7	6	5	4	3	2	1	0
_	_	_	-	-	_	_	WPVS

• WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the PDMIC_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

^{1:} A write protection violation has occurred since the last read of the PDMIC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

33. Universal Synchronous Asynchronous Receiver Transmitter (USART)

33.1 Description

The Universal Synchronous Asynchronous Receiver Transceiver (USART) provides one full duplex universal synchronous asynchronous serial link. Data frame format is widely programmable (data length, parity, number of stop bits) to support a maximum of standards. The receiver implements parity error, framing error and overrun error detection. The receiver time-out enables handling variable-length frames and the transmitter timeguard facilitates communications with slow remote devices. Multidrop communications are also supported through address bit handling in reception and transmission.

The USART features three test modes: Remote loopback, Local loopback and Automatic echo.

The USART supports specific operating modes providing interfaces on RS485, and SPI buses and infrared transceivers. The hardware handshaking feature enables an out-of-band flow control by automatic management of the pins RTS and CTS.

The USART supports the connection to the Peripheral DMA Controller, which enables data transfers to the transmitter and from the receiver. The PDC provides chained buffer management without any intervention of the processor.

33.2 Embedded Characteristics


- Programmable Baud Rate Generator
- 5- to 9-bit Full-duplex Synchronous or Asynchronous Serial Communications
 - 1, 1.5 or 2 Stop Bits in Asynchronous Mode or 1 or 2 Stop Bits in Synchronous Mode
 - Parity Generation and Error Detection
 - Framing Error Detection, Overrun Error Detection
 - Digital Filter on Receive Line
 - MSB- or LSB-first
 - Optional Break Generation and Detection
 - By 8 or by 16 Oversampling Receiver Frequency
 - Optional Hardware Handshaking RTS-CTS
 - Receiver Time-out and Transmitter Timeguard
 - Optional Multidrop Mode with Address Generation and Detection
- RS485 with Driver Control Signal
- SPI Mode
 - Master or Slave
 - Serial Clock Programmable Phase and Polarity
 - SPI Serial Clock (SCK) Frequency up to f_{peripheral clock}/6
- Test Modes
 - Remote Loopback, Local Loopback, Automatic Echo
- Supports Connection of:
 - Two Peripheral DMA Controller Channels (PDC)
- Offers Buffer Transfer without Processor Intervention
- Register Write Protection



33.3 Block Diagram

Figure 33-1.

Figure 33-2. USART Block Diagram



33.4 I/O Lines Description

Table 33-1. I/O Line Description

Name	Description	Type	Active Level
SCK	Serial Clock	I/O	_
	Transmit Serial Data		
TXD	or Master Out Slave In (MOSI) in SPI master mode	I/O	_
	or Master In Slave Out (MISO) in SPI slave mode		
	Receive Serial Data		
RXD	or Master In Slave Out (MISO) in SPI master mode	Input	_
	or Master Out Slave In (MOSI) in SPI slave mode		
CTS	Clear to Send	lanut	L 0.11
CIS	or Slave Select (NSS) in SPI slave mode	Input	Low
RTS	Request to Send	Output	Low
KIS	or Slave Select (NSS) in SPI master mode	Output	Low

33.5 Product Dependencies

33.5.1 I/O Lines

The pins used for interfacing the USART may be multiplexed with the PIO lines. The programmer must first program the PIO controller to assign the desired USART pins to their peripheral function. If I/O lines of the USART are not used by the application, they can be used for other purposes by the PIO Controller.

Table 33-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
USART	CTS	PA16	Α
USART	RTS	PA15	А
USART	RXD	PA5	А
USART	SCK	PA15	В
USART	TXD	PA6	А

33.5.2 Power Management

The USART is not continuously clocked. The programmer must first enable the USART clock in the Power Management Controller (PMC) before using the USART. However, if the application does not require USART operations, the USART clock can be stopped when not needed and be restarted later. In this case, the USART will resume its operations where it left off.

33.5.3 Interrupt Sources

The USART interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the USART

Table 33-3. Peripheral IDs

Instance	ID
USART	14

interrupt requires the Interrupt Controller to be programmed first.



33.6 Functional Description

33.6.1 Baud Rate Generator

The baud rate generator provides the bit period clock, also named the baud rate clock, to both the receiver and the transmitter.


The baud rate generator clock source is selected by configuring the USCLKS field in the USART Mode Register (US_MR) to one of the following:

- The peripheral clock
- A division of the peripheral clock, where the divider is product-dependent, but generally set to 8
- The external clock, available on the SCK pin

The baud rate generator is based upon a 16-bit divider, which is programmed with the CD field of the Baud Rate Generator register (US_BRGR). If a 0 is written to CD, the baud rate generator does not generate any clock. If a 1 is written to CD, the divider is bypassed and becomes inactive.

If the external SCK clock is selected, the duration of the low and high levels of the signal provided on the SCK pin must be longer than a peripheral clock period. The frequency of the signal provided on SCK must be at least 3 times lower than the frequency provided on the peripheral clock in USART mode (field USART_MODE differs from 0xE or 0xF), or 6 times lower in SPI mode (field USART_MODE equals 0xE or 0xF).

Figure 33-3. Baud Rate Generator



33.6.1.1 Baud Rate in Asynchronous Mode

If the USART is programmed to operate in Asynchronous mode, the selected clock is first divided by CD, which is field programmed in the US_BRGR. The resulting clock is provided to the receiver as a sampling clock and then divided by 16 or 8, depending on how the OVER bit in the US_MR is programmed.

If OVER is set, the receiver sampling is eight times higher than the baud rate clock. If OVER is cleared, the sampling is performed at 16 times the baud rate clock.

The baud rate is calculated as per the following formula:

Baud Rate =
$$\frac{\text{Selected Clock}}{(8(2 - OVER)CD)}$$

This gives a maximum baud rate of peripheral clock divided by 8, assuming that the peripheral clock is the highest possible clock and that the OVER bit is set.



Baud Rate Calculation Example

Table 33-4 shows calculations of CD to obtain a baud rate at 38,400 bit/s for different source clock frequencies. This table also shows the actual resulting baud rate and the error.

Table 33-4. Baud Rate Example (OVER = 0)

Source Clock (MHz)	Expected Baud Rate (bit/s)	Calculation Result	CD	Actual Baud Rate (bit/s)	Error
3,686,400	38,400	6.00	6	38,400.00	0.00%
4,915,200	38,400	8.00	8	38,400.00	0.00%
5,000,000	38,400	8.14	8	39,062.50	1.70%
7,372,800	38,400	12.00	12	38,400.00	0.00%
8,000,000	38,400	13.02	13	38,461.54	0.16%
12,000,000	38,400	19.53	20	37,500.00	2.40%
12,288,000	38,400	20.00	20	38,400.00	0.00%
14,318,180	38,400	23.30	23	38,908.10	1.31%
14,745,600	38,400	24.00	24	38,400.00	0.00%
18,432,000	38,400	30.00	30	38,400.00	0.00%
24,000,000	38,400	39.06	39	38,461.54	0.16%
24,576,000	38,400	40.00	40	38,400.00	0.00%
25,000,000	38,400	40.69	40	38,109.76	0.76%
32,000,000	38,400	52.08	52	38,461.54	0.16%
32,768,000	38,400	53.33	53	38,641.51	0.63%
33,000,000	38,400	53.71	54	38,194.44	0.54%
40,000,000	38,400	65.10	65	38,461.54	0.16%
50,000,000	38,400	81.38	81	38,580.25	0.47%

In this example, the baud rate is calculated with the following formula:

Baud Rate = Selected Clock
$$/CD \times 16$$

The baud rate error is calculated with the following formula. It is not recommended to work with an error higher than 5%.

$$Error = 1 - \left(\frac{\text{Expected Baud Rate}}{\text{Actual Baud Rate}}\right)$$

33.6.1.2 Fractional Baud Rate in Asynchronous Mode

The baud rate generator is subject to the following limitation: the output frequency changes only by integer multiples of the reference frequency. An approach to this problem is to integrate a fractional N clock generator that has a high resolution. The generator architecture is modified to obtain baud rate changes by a fraction of the reference source clock. This fractional part is programmed with the FP field in the US_BRGR. If FP is not 0, the




fractional part is activated. The resolution is one eighth of the clock divider. This feature is only available when using USART normal mode. The fractional baud rate is calculated using the following formula:

Baud Rate =
$$\frac{\text{Selected Clock}}{\left(8(2 - OVER)\left(CD + \frac{FP}{8}\right)\right)}$$

The modified architecture is presented in the following Figure 33-4.

Figure 33-4. Fractional Baud Rate Generator



33.6.1.3 Baud Rate in Synchronous Mode or SPI Mode

If the USART is programmed to operate in Synchronous mode, the selected clock is simply divided by the field CD in the US_BRGR.

Baud Rate =
$$\frac{\text{Selected Clock}}{CD}$$

In Synchronous mode, if the external clock is selected (USCLKS = 3), the clock is provided directly by the signal on the USART SCK pin. No division is active. The value written in US_BRGR has no effect. The external clock frequency must be at least 3 times lower than the system clock. In Synchronous mode master (USCLKS = 0 or 1, CLKO set to 1), the receive part limits the SCK maximum frequency toSelected Clock/3 in USART mode, or Selected Clock/6 in SPI mode.

When either the external clock SCK or the internal clock divided (peripheral clock/DIV) is selected, the value programmed in CD must be even if the user has to ensure a 50:50 mark/space ratio on the SCK pin. When the peripheral clock is selected, the baud rate generator ensures a 50:50 duty cycle on the SCK pin, even if the value programmed in CD is odd.

33.6.2 Receiver and Transmitter Control

After reset, the receiver is disabled. The user must enable the receiver by setting the RXEN bit in the Control register (US_CR). However, the receiver registers can be programmed before the receiver clock is enabled.

After reset, the transmitter is disabled. The user must enable it by setting the TXEN bit in the US_CR. However, the transmitter registers can be programmed before being enabled.

The receiver and the transmitter can be enabled together or independently.



At any time, the software can perform a reset on the receiver or the transmitter of the USART by setting the corresponding bit, RSTRX and RSTTX respectively, in the US_CR. The software resets clear the status flag and reset internal state machines but the user interface configuration registers hold the value configured prior to software reset. Regardless of what the receiver or the transmitter is performing, the communication is immediately stopped.

The user can also independently disable the receiver or the transmitter by setting RXDIS and TXDIS respectively in the US_CR. If the receiver is disabled during a character reception, the USART waits until the end of reception of the current character, then the reception is stopped. If the transmitter is disabled while it is operating, the USART waits the end of transmission of both the current character and character being stored in the Transmit Holding register (US_THR). If a timeguard is programmed, it is handled normally.


33.6.3 Synchronous and Asynchronous Modes

33.6.3.1 Transmitter Operations

The transmitter performs the same in both Synchronous and Asynchronous operating modes (SYNC = 0 or SYNC = 1). One start bit, up to 9 data bits, one optional parity bit and up to two stop bits are successively shifted out on the TXD pin at each falling edge of the programmed serial clock.

The number of data bits is selected by the CHRL field and the MODE 9 bit in US_MR. Nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The parity bit is set according to the PAR field in US_MR. The even, odd, space, marked or none parity bit can be configured. The MSBF field in the US_MR configures which data bit is sent first. If written to 1, the most significant bit is sent first. If written to 0, the less significant bit is sent first. The number of stop bits is selected by the NBSTOP field in the US_MR. The 1.5 stop bit is supported in Asynchronous mode only.

Figure 33-5. Character Transmit




The characters are sent by writing in the Transmit Holding register (US_THR). The transmitter reports two status bits in the Channel Status register (US_CSR): TXRDY (Transmitter Ready), which indicates that US_THR is empty and TXEMPTY, which indicates that all the characters written in US_THR have been processed. When the current character processing is completed, the last character written in US_THR is transferred into the Shift register of the transmitter and US_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US_THR while TXRDY is low has no effect and the written character is lost.



Figure 33-6. Transmitter Status



33.6.3.2 Asynchronous Receiver

If the USART is programmed in Asynchronous operating mode (SYNC = 0), the receiver oversamples the RXD input line. The oversampling is either 16 or 8 times the baud rate clock, depending on the OVER bit in the US_MR.

The receiver samples the RXD line. If the line is sampled during one half of a bit time to 0, a start bit is detected and data, parity and stop bits are successively sampled on the bit rate clock.

If the oversampling is 16 (OVER = 0), a start is detected at the eighth sample to 0. Data bits, parity bit and stop bit are assumed to have a duration corresponding to 16 oversampling clock cycles. If the oversampling is 8 (OVER = 1), a start bit is detected at the fourth sample to 0. Data bits, parity bit and stop bit are assumed to have a duration corresponding to 8 oversampling clock cycles.

The number of data bits, first bit sent and Parity mode are selected by the same fields and bits as the transmitter, i.e., respectively CHRL, MODE9, MSBF and PAR. For the synchronization mechanism **only**, the number of stop bits has no effect on the receiver as it considers only one stop bit, regardless of the field NBSTOP, so that resynchronization between the receiver and the transmitter can occur. Moreover, as soon as the stop bit is sampled, the receiver starts looking for a new start bit so that resynchronization can also be accomplished when the transmitter is operating with one stop bit.

Figure 33-7 and Figure 33-8 illustrate start detection and character reception when USART operates in Asynchronous mode.

Figure 33-7. Asynchronous Start Detection







Figure 33-8. Asynchronous Character Reception

Example: 8-bit, Parity Enabled



33.6.3.3 Synchronous Receiver


In Synchronous mode (SYNC = 1), the receiver samples the RXD signal on each rising edge of the baud rate clock. If a low level is detected, it is considered as a start. All data bits, the parity bit and the stop bits are sampled and the receiver waits for the next start bit. Synchronous mode operations provide a high-speed transfer capability.

Configuration fields and bits are the same as in Asynchronous mode.

Figure 33-9 illustrates a character reception in Synchronous mode.

Figure 33-9. Synchronous Mode Character Reception

Example: 8-bit, Parity Enabled 1 Stop




33.6.3.4 Receiver Operations

When a character reception is completed, it is transferred to the Receive Holding register (US_RHR) and the RXRDY bit in US_CSR rises. If a character is completed while the RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US_RHR and overwrites the previous one. The OVRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in the US_CR.



Figure 33-10. Receiver Status



33.6.3.5 Parity

The USART supports five Parity modes that are selected by writing to the PAR field in the US_MR. The PAR field also enables the Multidrop mode, see Section 33.6.3.6 "Multidrop Mode". Even and odd parity bit generation and error detection are supported.

If even parity is selected, the parity generator of the transmitter drives the parity bit to 0 if a number of 1s in the character data bit is even, and to 1 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If odd parity is selected, the parity generator of the transmitter drives the parity bit to 1 if a number of 1s in the character data bit is even, and to 0 if the number of 1s is odd. Accordingly, the receiver parity checker counts the number of received 1s and reports a parity error if the sampled parity bit does not correspond. If the mark parity is used, the parity generator of the transmitter drives the parity bit to 1 for all characters. The receiver parity checker reports an error if the parity bit is sampled to 0. If the space parity is used, the parity generator of the transmitter drives the parity bit to 0 for all characters. The receiver parity checker reports an error if the parity bit is sampled to 1. If parity is disabled, the transmitter does not generate any parity bit and the receiver does not report any parity error.

Table 33-5 shows an example of the parity bit for the character 0x41 (character ASCII "A") depending on the configuration of the USART. Because there are two bits set to 1 in the character value, the parity bit is set to 1 when the parity is odd, or configured to 0 when the parity is even.


Table 33-5. Parity Bit Examples

Character	Hexadecimal	Binary	Parity Bit	Parity Mode
А	0x41	0100 0001	1	Odd
А	0x41	0100 0001	0	Even
А	0x41	0100 0001	1	Mark
А	0x41	0100 0001	0	Space
А	0x41	0100 0001	None	None

When the receiver detects a parity error, it sets the PARE (Parity Error) bit in the US_CSR. The PARE bit can be cleared by writing a 1 to the RSTSTA bit the US_CR. Figure 33-11 illustrates the parity bit status setting and clearing.



Figure 33-11. Parity Error



33.6.3.6 Multidrop Mode

If the value 0x6 or 0x07 is written to the PAR field in the US_MR, the USART runs in Multidrop mode. This mode differentiates the data characters and the address characters. Data is transmitted with the parity bit at 0 and addresses are transmitted with the parity bit at 1.

If the USART is configured in Multidrop mode, the receiver sets the PARE parity error bit when the parity bit is high and the transmitter is able to send a character with the parity bit high when a 1 is written to the SENTA bit in the US_CR.

To handle parity error, the PARE bit is cleared when a 1 is written to the RSTSTA bit in the US_CR.

The transmitter sends an address byte (parity bit set) when SENDA is written to in the US_CR. In this case, the next byte written to the US_THR is transmitted as an address. Any character written in the US_THR without having written the command SENDA is transmitted normally with the parity at 0.

33.6.3.7 Transmitter Timeguard

The timeguard feature enables the USART interface with slow remote devices.

The timeguard function enables the transmitter to insert an idle state on the TXD line between two characters. This idle state actually acts as a long stop bit.

The duration of the idle state is programmed in the TG field of the Transmitter Timeguard register (US_TTGR). When this field is written to zero no timeguard is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted byte during the number of bit periods programmed in TG in addition to the number of stop bits.

As illustrated in Figure 33-12, the behavior of TXRDY and TXEMPTY status bits is modified by the programming of a timeguard. TXRDY rises only when the start bit of the next character is sent, and thus remains to 0 during the timeguard transmission if a character has been written in US_THR. TXEMPTY remains low until the timeguard transmission is completed as the timeguard is part of the current character being transmitted.



Figure 33-12. Timeguard Operations




Table 33-6 indicates the maximum length of a timeguard period that the transmitter can handle in relation to the function of the baud rate.

Table 33-6. Maximum Timeguard Length Depending on Baud Rate

Baud Rate (bit/s)	Bit Time (µs)	Timeguard (ms)
1,200	833	212.50
9,600	104	26.56
14,400	69.4	17.71
19,200	52.1	13.28
28,800	34.7	8.85
38,400	26	6.63
56,000	17.9	4.55
57,600	17.4	4.43
115,200	8.7	2.21

33.6.3.8 Receiver Time-out

The Receiver Time-out provides support in handling variable-length frames. This feature detects an idle condition on the RXD line. When a time-out is detected, the bit TIMEOUT in the US_CSR rises and can generate an interrupt, thus indicating to the driver an end of frame.

The time-out delay period (during which the receiver waits for a new character) is programmed in the TO field of the Receiver Time-out register (US_RTOR). If the TO field is written to 0, the Receiver Time-out is disabled and no time-out is detected. The TIMEOUT bit in the US_CSR remains at 0. Otherwise, the receiver loads a 16-bit counter with the value programmed in TO. This counter is decremented at each bit period and reloaded each time a new character is received. If the counter reaches 0, the TIMEOUT bit in US_CSR rises. Then, the user can either:

- Stop the counter clock until a new character is received. This is performed by writing a 1 to the STTTO (Start Time-out) bit in the US_CR. In this case, the idle state on RXD before a new character is received will not provide a time-out. This prevents having to handle an interrupt before a character is received and allows waiting for the next idle state on RXD after a frame is received.
- Obtain an interrupt while no character is received. This is performed by writing a 1 to the RETTO (Reload
 and Start Time-out) bit in the US_CR. If RETTO is performed, the counter starts counting down immediately
 from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for
 example when no key is pressed on a keyboard.



If STTTO is performed, the counter clock is stopped until a first character is received. The idle state on RXD before the start of the frame does not provide a time-out. This prevents having to obtain a periodic interrupt and enables a wait of the end of frame when the idle state on RXD is detected.

If RETTO is performed, the counter starts counting down immediately from the value TO. This enables generation of a periodic interrupt so that a user time-out can be handled, for example when no key is pressed on a keyboard.

Figure 33-13 shows the block diagram of the Receiver Time-out feature.

Figure 33-13. Receiver Time-out Block Diagram




Table 33-7 gives the maximum time-out period for some standard baud rates.

Table 33-7. Maximum Time-out Period

Baud Rate (bit/s)	Bit Time (µs)	Time-out (ms)
600	1,667	109,225
1,200	833	54,613
2,400	417	27,306
4,800	208	13,653
9,600	104	6,827
14,400	69	4,551
19,200	52	3,413
28,800	35	2,276
38,400	26	1,704
56,000	18	1,170
57,600	17	1,138
200,000	5	328


33.6.3.9 Framing Error

The receiver is capable of detecting framing errors. A framing error happens when the stop bit of a received character is detected at level 0. This can occur if the receiver and the transmitter are fully desynchronized.

A framing error is reported on the FRAME bit of US_CSR. The FRAME bit is asserted in the middle of the stop bit as soon as the framing error is detected. It is cleared by writing a 1 to the RSTSTA bit in the US_CR.



Figure 33-14. Framing Error Status



33.6.3.10 Transmit Break

The user can request the transmitter to generate a break condition on the TXD line. A break condition drives the TXD line low during at least one complete character. It appears the same as a 0x00 character sent with the parity and the stop bits at 0. However, the transmitter holds the TXD line at least during one character until the user requests the break condition to be removed.

A break is transmitted by writing a 1 to the STTBRK bit in the US_CR. This can be performed at any time, either while the transmitter is empty (no character in either the Shift register or in US_THR) or when a character is being transmitted. If a break is requested while a character is being shifted out, the character is first completed before the TXD line is held low.

Once STTBRK command is requested further STTBRK commands are ignored until the end of the break is completed.

The break condition is removed by writing a 1 to the STPBRK bit in the US_CR. If the STPBRK is requested before the end of the minimum break duration (one character, including start, data, parity and stop bits), the transmitter ensures that the break condition completes.

The transmitter considers the break as though it is a character, i.e., the STTBRK and STPBRK commands are processed only if the TXRDY bit in US_CSR is to 1 and the start of the break condition clears the TXRDY and TXEMPTY bits as if a character is processed.

Writing US_CR with both STTBRK and STPBRK bits to 1 can lead to an unpredictable result. All STPBRK commands requested without a previous STTBRK command are ignored. A byte written into the Transmit Holding register while a break is pending, but not started, is ignored.


After the break condition, the transmitter returns the TXD line to 1 for a minimum of 12 bit times. Thus, the transmitter ensures that the remote receiver detects correctly the end of break and the start of the next character. If the timeguard is programmed with a value higher than 12, the TXD line is held high for the timeguard period.

After holding the TXD line for this period, the transmitter resumes normal operations.

Figure 33-15 illustrates the effect of both the Start Break (STTBRK) and Stop Break (STPBRK) commands on the TXD line.



Figure 33-15. Break Transmission



33.6.3.11 Receive Break

The receiver detects a break condition when all data, parity and stop bits are low. This corresponds to detecting a framing error with data to 0x00, but FRAME remains low.


When the low stop bit is detected, the receiver asserts the RXBRK bit in US_CSR. This bit may be cleared by writing a 1 to the RSTSTA bit in the US_CR.

An end of receive break is detected by a high level for at least 2/16 of a bit period in Asynchronous operating mode or one sample at high level in Synchronous operating mode. The end of break detection also asserts the RXBRK bit.

33.6.3.12 Hardware Handshaking

The USART features a hardware handshaking out-of-band flow control. The RTS and CTS pins are used to connect with the remote device, as shown in Figure 33-16.

Figure 33-16. Connection with a Remote Device for Hardware Handshaking



Setting the USART to operate with hardware handshaking is performed by writing the USART_MODE field in US_MR to the value 0x2.

The USART behavior when hardware handshaking is enabled is the same as the behavior in standard Synchronous or Asynchronous mode, except that the receiver drives the RTS pin as described below and the level on the CTS pin modifies the behavior of the transmitter as described below. Using this mode requires using the PDC channel for reception. The transmitter can handle hardware handshaking in any case.

Figure 33-17 shows how the receiver operates if hardware handshaking is enabled. The RTS pin is driven high if the receiver is disabled or if the status RXBUFF (Receive Buffer Full) coming from the PDC channel is high. Normally, the remote device does not start transmitting while its CTS pin (driven by RTS) is high. As soon as the receiver is enabled, the RTS falls, indicating to the remote device that it can start transmitting. Defining a new buffer in the PDC clears the status bit RXBUFF and, as a result, asserts the pin RTS low.



Figure 33-17. Receiver Behavior when Operating with Hardware Handshaking





Figure 33-18 shows how the transmitter operates if hardware handshaking is enabled. The CTS pin disables the transmitter. If a character is being processed, the transmitter is disabled only after the completion of the current character and transmission of the next character happens as soon as the pin CTS falls.

Figure 33-18. Transmitter Behavior when Operating with Hardware Handshaking



33.6.4 ISO7816 Mode

The USART features an ISO7816-compatible operating mode. This mode permits interfacing with smart cards and Security Access Modules (SAM) communicating through an ISO7816 link. Both T = 0 and T = 1 protocols defined by the ISO7816 specification are supported.


Setting the USART in ISO7816 mode is performed by writing the USART_MODE field in US_MR to the value 0x4 for protocol T = 0 and to the value 0x5 for protocol T = 1.

33.6.4.1 ISO7816 Mode Overview

The ISO7816 is a half duplex communication on only one bidirectional line. The baud rate is determined by a division of the clock provided to the remote device (see Section 33-3 "Baud Rate Generator").

The USART connects to a smart card as shown in Figure 33-19. The TXD line becomes bidirectional and the baud rate generator feeds the ISO7816 clock on the SCK pin. As the TXD pin becomes bidirectional, its output remains driven by the output of the transmitter but only when the transmitter is active while its input is directed to the input of the receiver. The USART is considered as the master of the communication as it generates the clock.

Figure 33-19. Connection of a Smart Card to the USART



When operating in ISO7816, either in T = 0 or T = 1 modes, the character format is fixed. The configuration is 8 data bits, even parity and 1 or 2 stop bits, regardless of the values programmed in the CHRL, MODE9, PAR and CHMODE fields. MSBF can be used to transmit LSB or MSB first. Parity Bit (PAR) can be used to transmit in normal or inverse mode. Refer to Section 33.7.3 "USART Mode Register" and "PAR: Parity Type".



The USART cannot operate concurrently in both Receiver and Transmitter modes as the communication is unidirectional at a time. It has to be configured according to the required mode by enabling or disabling either the receiver or the transmitter as desired. Enabling both the receiver and the transmitter at the same time in ISO7816 mode may lead to unpredictable results.

The ISO7816 specification defines an inverse transmission format. Data bits of the character must be transmitted on the I/O line at their negative value.

33.6.4.2 Protocol T = 0

In T = 0 protocol, a character is made up of one start bit, eight data bits, one parity bit and one guard time, which lasts two bit times. The transmitter shifts out the bits and does not drive the I/O line during the guard time.

If no parity error is detected, the I/O line remains at 1 during the guard time and the transmitter can continue with the transmission of the next character, as shown in Figure 33-20.

If a parity error is detected by the receiver, it drives the I/O line to 0 during the guard time, as shown in Figure 33-21. This error bit is also named NACK, for Non Acknowledge. In this case, the character lasts 1 bit time more, as the guard time length is the same and is added to the error bit time which lasts 1 bit time.

When the USART is the receiver and it detects an error, it does not load the erroneous character in the Receive Holding register (US_RHR). It appropriately sets the PARE bit in the Status register (US_SR) so that the software can handle the error.

Figure 33-20. T = 0 Protocol without Parity Error





Figure 33-21. T = 0 Protocol with Parity Error



Receive Error Counter

The USART receiver also records the total number of errors. This can be read in the Number of Error (US_NER) register. The NB_ERRORS field can record up to 255 errors. Reading US_NER automatically clears the NB_ERRORS field.

Receive NACK Inhibit

The USART can also be configured to inhibit an error. This can be achieved by setting the INACK bit in US_MR. If INACK is to 1, no error signal is driven on the I/O line even if a parity bit is detected.

Moreover, if INACK is set, the erroneous received character is stored in the Receive Holding register, as if no error occurred and the RXRDY bit does rise.

Transmit Character Repetition



When the USART is transmitting a character and gets a NACK, it can automatically repeat the character before moving on to the next one. Repetition is enabled by writing the MAX_ITERATION field in the US_MR at a value higher than 0. Each character can be transmitted up to eight times; the first transmission plus seven repetitions.

If MAX_ITERATION does not equal zero, the USART repeats the character as many times as the value loaded in MAX_ITERATION.

When the USART repetition number reaches MAX_ITERATION and the last repeated character is not acknowledged, the ITER bit is set in US_CSR. If the repetition of the character is acknowledged by the receiver, the repetitions are stopped and the iteration counter is cleared.

The ITER bit in US_CSR can be cleared by writing a 1 to the RSTIT bit in the US_CR.

Disable Successive Receive NACK

The receiver can limit the number of successive NACKs sent back to the remote transmitter. This is programmed by setting the bit DSNACK in the US_MR. The maximum number of NACKs transmitted is programmed in the MAX_ITERATION field. As soon as MAX_ITERATION is reached, no error signal is driven on the I/O line and the ITER bit in the US_CSR is set.


33.6.4.3 Protocol T = 1

When operating in ISO7816 protocol T = 1, the transmission is similar to an asynchronous format with only one stop bit. The parity is generated when transmitting and checked when receiving. Parity error detection sets the PARE bit in the US_CSR.

33.6.5 RS485 Mode

The USART features the RS485 mode to enable line driver control. While operating in RS485 mode, the USART behaves as though in Asynchronous or Synchronous mode and configuration of all the parameters is possible. The difference is that the RTS pin is driven high when the transmitter is operating. The behavior of the RTS pin is controlled by the TXEMPTY bit. A typical connection of the USART to an RS485 bus is shown in Figure 33-22.

Figure 33-22. Typical Connection to a RS485 Bus




The USART is set in RS485 mode by writing the value 0x1 to the USART_MODE field in US_MR.

The RTS pin is at a level inverse to the TXEMPTY bit. Significantly, the RTS pin remains high when a timeguard is programmed so that the line can remain driven after the last character completion. Figure 33-23 gives an example of the RTS waveform during a character transmission when the timeguard is enabled.



Figure 33-23. Example of RTS Drive with Timeguard





33.6.6 SPI Mode

The Serial Peripheral Interface (SPI) mode is a synchronous serial data link that provides communication with external devices in Master or Slave mode. It also enables communication between processors if an external processor is connected to the system.

The Serial Peripheral Interface is essentially a shift register that serially transmits data bits to other SPIs. During a data transfer, one SPI system acts as the "master" which controls the data flow, while the other devices act as "slaves" which have data shifted into and out by the master. Different CPUs can take turns being masters and one master may simultaneously shift data into multiple slaves. (Multiple master protocol is the opposite of single master protocol, where one CPU is always the master while all of the others are always slaves.) However, only one slave may drive its output to write data back to the master at any given time.

A slave device is selected when its NSS signal is asserted by the master. The USART in SPI Master mode can address only one SPI slave because it can generate only one NSS signal.

The SPI system consists of two data lines and two control lines:

- Master Out Slave In (MOSI): This data line supplies the output data from the master shifted into the input of the slave.
- Master In Slave Out (MISO): This data line supplies the output data from a slave to the input of the master.
- Serial Clock (SCK): This control line is driven by the master and regulates the flow of the data bits. The
 master may transmit data at a variety of baud rates. The SCK line cycles once for each bit that is
 transmitted.
- Slave Select (NSS): This control line allows the master to select or deselect the slave.

33.6.6.1 Modes of Operation

The USART can operate in SPI Master mode or in SPI Slave mode.

Operation in SPI Master mode is programmed by writing 0xE to the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line is driven by the output pin TXD
- The MISO line drives the input pin RXD
- The SCK line is driven by the output pin SCK
- The NSS line is driven by the output pin RTS

Operation in SPI Slave mode is programmed by writing to 0xF the USART_MODE field in US_MR. In this case the SPI lines must be connected as described below:

- The MOSI line drives the input pin RXD
- The MISO line is driven by the output pin TXD
- The SCK line drives the input pin SCK
- The NSS line drives the input pin CTS

In order to avoid unpredictable behavior, any change of the SPI mode must be followed by a software reset of the transmitter and of the receiver (except the initial configuration after a hardware reset). (See Section 33.6.6.4).

33.6.6.2 Baud Rate

In SPI mode, the baud rate generator operates in the same way as in USART Synchronous mode. See Section 33.6.1.3 "Baud Rate in Synchronous Mode or SPI Mode". However, there are some restrictions:

In SPI Master mode:

- The external clock SCK must not be selected (USCLKS ≠ 0x3), and the bit CLKO must be set to 1 in the US_MR, in order to generate correctly the serial clock on the SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the value programmed in CD must be superior or equal to 6.



• If the divided peripheral clock is selected, the value programmed in CD must be even to ensure a 50:50 mark/space ratio on the SCK pin, this value can be odd if the peripheral clock is selected.

In SPI Slave mode:

- The external clock (SCK) selection is forced regardless of the value of the USCLKS field in the US_MR.
 Likewise, the value written in US_BRGR has no effect, because the clock is provided directly by the signal on the USART SCK pin.
- To obtain correct behavior of the receiver and the transmitter, the external clock (SCK) frequency must be at least 6 times lower than the system clock.

33.6.6.3 Data Transfer

Up to nine data bits are successively shifted out on the TXD pin at each rising or falling edge (depending of CPOL and CPHA) of the programmed serial clock. There is no Start bit, no Parity bit and no Stop bit.

The number of data bits is selected by the CHRL field and the MODE 9 bit in the US_MR. The nine bits are selected by setting the MODE 9 bit regardless of the CHRL field. The MSB data bit is always sent first in SPI mode (Master or Slave).

Four combinations of polarity and phase are available for data transfers. The clock polarity is programmed with the CPOL bit in the US_MR. The clock phase is programmed with the CPHA bit. These two parameters determine the edges of the clock signal upon which data is driven and sampled. Each of the two parameters has two possible states, resulting in four possible combinations that are incompatible with one another. Thus, a master/slave pair must use the same parameter pair values to communicate. If multiple slaves are used and fixed in different configurations, the master must reconfigure itself each time it needs to communicate with a different slave.

Table 33-8. SPI Bus Protocol Mode

SPI Bus Protocol Mode	CPOL	СРНА
0	0	1
1	0	0
2	1	1
3	1	0



Figure 33-24. SPI Transfer Format (CPHA = 1, 8 bits per transfer)





Figure 33-25. SPI Transfer Format (CPHA = 0, 8 bits per transfer)



33.6.6.4 Receiver and Transmitter Control

See Section 33.6.2 "Receiver and Transmitter Control"

33.6.6.5 Character Transmission

The characters are sent by writing in the Transmit Holding register (US_THR). An additional condition for transmitting a character can be added when the USART is configured in SPI Master mode. In the USART Mode Register (SPI_MODE) (USART_MR), the value configured on the bit WRDBT can prevent any character



transmission (even if US_THR has been written) while the receiver side is not ready (character not read). When WRDBT equals 0, the character is transmitted whatever the receiver status. If WRDBT is set to 1, the transmitter waits for the Receive Holding register (US_RHR) to be read before transmitting the character (RXRDY flag cleared), thus preventing any overflow (character loss) on the receiver side.

The chip select line is de-asserted for a period equivalent to three bits between the transmission of two data.

The transmitter reports two status bits in US_CSR: TXRDY (Transmitter Ready), which indicates that US_THR is empty and TXEMPTY, which indicates that all the characters written in US_THR have been processed. When the current character processing is completed, the last character written in US_THR is transferred into the Shift register of the transmitter and US_THR becomes empty, thus TXRDY rises.

Both TXRDY and TXEMPTY bits are low when the transmitter is disabled. Writing a character in US_THR while TXRDY is low has no effect and the written character is lost.

If the USART is in SPI Slave mode and if a character must be sent while the US_THR is empty, the UNRE (Underrun Error) bit is set. The TXD transmission line stays at high level during all this time. The UNRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in US_CR.

In SPI Master mode, the slave select line (NSS) is asserted at low level one t_{bit} (t_{bit} being the nominal time required to transmit a bit) before the transmission of the MSB bit and released at high level one t_{bit} after the transmission of the LSB bit. So, the slave select line (NSS) is always released between each character transmission and a minimum delay of three t_{bit} always inserted. However, in order to address slave devices supporting the CSAAT mode (Chip Select Active After Transfer), the slave select line (NSS) can be forced at low level by writing a 1 to the RTSEN bit in the US_CR. The slave select line (NSS) can be released at high level only by writing a 1 to the RTSDIS bit in the US_CR (for example, when all data have been transferred to the slave device).

In SPI Slave mode, the transmitter does not require a falling edge of the slave select line (NSS) to initiate a character transmission but only a low level. However, this low level must be present on the slave select line (NSS) at least one $t_{\rm hit}$ before the first serial clock cycle corresponding to the MSB bit.

33.6.6.6 Character Reception

When a character reception is completed, it is transferred to the Receive Holding register (US_RHR) and the RXRDY bit in the Status register (US_CSR) rises. If a character is completed while RXRDY is set, the OVRE (Overrun Error) bit is set. The last character is transferred into US_RHR and overwrites the previous one. The OVRE bit is cleared by writing a 1 to the RSTSTA (Reset Status) bit in the US_CR.

To ensure correct behavior of the receiver in SPI Slave mode, the master device sending the frame must ensure a minimum delay of one $t_{\rm bit}$ between each character transmission. The receiver does not require a falling edge of the slave select line (NSS) to initiate a character reception but only a low level. However, this low level must be present on the slave select line (NSS) at least one $t_{\rm bit}$ before the first serial clock cycle corresponding to the MSB bit.

33.6.6.7 Receiver Timeout

Because the receiver baud rate clock is active only during data transfers in SPI mode, a receiver timeout is impossible in this mode, whatever the time-out value is (field TO) in the US_RTOR.

33.6.7 Test Modes


The USART can be programmed to operate in three different test modes. The internal loopback capability allows on-board diagnostics. In Loopback mode, the USART interface pins are disconnected or not and reconfigured for loopback internally or externally.

33.6.7.1 Normal Mode

Normal mode connects the RXD pin on the receiver input and the transmitter output on the TXD pin.




Figure 33-26. Normal Mode Configuration



33.6.7.2 Automatic Echo Mode

Automatic echo mode allows bit-by-bit retransmission. When a bit is received on the RXD pin, it is sent to the TXD pin, as shown in Figure 33-27. Programming the transmitter has no effect on the TXD pin. The RXD pin is still connected to the receiver input, thus the receiver remains active.


Figure 33-27. Automatic Echo Mode Configuration



33.6.7.3 Local Loopback Mode

Local loopback mode connects the output of the transmitter directly to the input of the receiver, as shown in Figure 33-28. The TXD and RXD pins are not used. The RXD pin has no effect on the receiver and the TXD pin is continuously driven high, as in idle state.


Figure 33-28. Local Loopback Mode Configuration



33.6.7.4 Remote Loopback Mode

Remote loopback mode directly connects the RXD pin to the TXD pin, as shown in Figure 33-29. The transmitter and the receiver are disabled and have no effect. This mode allows bit-by-bit retransmission.

Figure 33-29. Remote Loopback Mode Configuration





33.6.8 Register Write Protection

To prevent any single software error from corrupting USART behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the USART Write Protection Mode Register (US_WPMR).

If a write access to a write-protected register is detected, the WPVS flag in the USART Write Protection Status Register (US_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS bit is automatically cleared after reading the US_WPSR.

The following registers can be write-protected:

- USART Mode Register
- USART Baud Rate Generator Register
- USART Receiver Time-out Register
- USART Transmitter Timeguard Register



33.7 Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface

Table 33-9. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	US_CR	Write-only	_
0x0004	Mode Register	US_MR	Read/Write	0x0
0x0008	Interrupt Enable Register	US_IER	Write-only	_
0x000C	Interrupt Disable Register	US_IDR	Write-only	_
0x0010	Interrupt Mask Register	US_IMR	Read-only	0x0
0x0014	Channel Status Register	US_CSR	Read-only	0x0
0x0018	Receive Holding Register	US_RHR	Read-only	0x0
0x001C	Transmit Holding Register	US_THR	Write-only	_
0x0020	Baud Rate Generator Register	US_BRGR	Read/Write	0x0
0x0024	Receiver Time-out Register	US_RTOR	Read/Write	0x0
0x0028	Transmitter Timeguard Register	US_TTGR	Read/Write	0x0
0x002C-0x003C	Reserved	-	-	_
0x0040-0x0048	Reserved	-	-	_
0x004C	Reserved	-	-	_
0x0050	Reserved	-	-	_
0x0054-0x005C	Reserved	-	-	_
0x0060-0x00E0	Reserved	_	_	_
0x00E4	Write Protection Mode Register	US_WPMR	Read/Write	0x0
0x00E8	Write Protection Status Register	US_WPSR	Read-only	0x0
0x00EC-0x00FC	Reserved	_	_	_
0x0100-0x0128	Reserved for PDC Registers	_	_	_

33.7.1 USART Control Register

Name: US_CR

Address: 0x40024000

Access: Write-only

7100000.	Willo Olly						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	RTSDIS	RTSEN	_	_
		-	-	-	-	-	-
15	14	13	12	11	10	9	8
RETTO	_	_	SENDA	STTTO	STPBRK	STTBRK	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	_	_

For SPI control, see Section 33.7.2 "USART Control Register (SPI_MODE)".

• RSTRX: Reset Receiver

0: No effect.

1: Resets the receiver.

RSTTX: Reset Transmitter

0: No effect.

1: Resets the transmitter.

• RXEN: Receiver Enable

0: No effect.

1: Enables the receiver, if RXDIS is 0.

• RXDIS: Receiver Disable

0: No effect.

1: Disables the receiver.

• TXEN: Transmitter Enable

0: No effect.

1: Enables the transmitter if TXDIS is 0.

• TXDIS: Transmitter Disable

0: No effect.

1: Disables the transmitter.

• RSTSTA: Reset Status Bits

0: No effect.

1: Resets the status bits PARE, FRAME, OVRE and RXBRK in US_CSR.



• STTBRK: Start Break

0: No effect.

1: Starts transmission of a break after the characters present in US_THR and the Transmit Shift Register have been transmitted. No effect if a break is already being transmitted.

• STPBRK: Stop Break

0: No effect.

1: Stops transmission of the break after a minimum of one character length and transmits a high level during 12-bit periods. No effect if no break is being transmitted.

• STTTO: Clear TIMEOUT Flag and Start Time-out After Next Character Received

0: No effect.

1: Starts waiting for a character before enabling the time-out counter. Immediately disables a time-out period in progress. Resets the status bit TIMEOUT in US CSR.

SENDA: Send Address

0: No effect.

1: In Multidrop mode only, the next character written to the US_THR is sent with the address bit set.

RETTO: Start Time-out Immediately

0: No effect

1: Immediately restarts time-out period.

• RTSEN: Request to Send Pin Control

0: No effect.

1: Drives RTS pin to 1 if US_MR.USART_MODE field = 2, else drives RTS pin to 0 if US_MR.USART_MODE field = 0.

• RTSDIS: Request to Send Pin Control

0: No effect.

1: Drives RTS pin to 0 if US_MR.USART_MODE field = 2, else drives RTS pin to 1 if US_MR.USART_MODE field = 0.



33.7.2 USART Control Register (SPI_MODE)

Name: US_CR (SPI_MODE)

Address: 0x40024000
Access: Write-only

, 100000.	TTITLE GILLY						
31	30	29	28	27	26	25	24
_	_	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	_	-	_	RCS	FCS	-	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	_	_

This configuration is relevant only if USART_MODE = 0xE or 0xF in the USART Mode Register.

• RSTRX: Reset Receiver

0: No effect.

1: Resets the receiver.

• RSTTX: Reset Transmitter

0: No effect.

1: Resets the transmitter.

• RXEN: Receiver Enable

0: No effect.

1: Enables the receiver, if RXDIS is 0.

• RXDIS: Receiver Disable

0: No effect.

1: Disables the receiver.

• TXEN: Transmitter Enable

0: No effect.

1: Enables the transmitter if TXDIS is 0.

• TXDIS: Transmitter Disable

0: No effect.

1: Disables the transmitter.

• RSTSTA: Reset Status Bits

0: No effect.

1: Resets the status bits OVRE, UNRE in US_CSR.



• FCS: Force SPI Chip Select

Applicable if USART operates in SPI master mode (USART_MODE = 0xE):

0: No effect.

1: Forces the Slave Select Line NSS (RTS pin) to 0, even if USART is not transmitting, in order to address SPI slave devices supporting the CSAAT mode (Chip Select Active After Transfer).

• RCS: Release SPI Chip Select

Applicable if USART operates in SPI master mode (USART_MODE = 0xE):

0: No effect.

1: Releases the Slave Select Line NSS (RTS pin).



33.7.3 USART Mode Register

Name: US_MR

Address: 0x40024004

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	FILTER	_	ı	_	-
23	22	21	20	19	18	17	16
_	_	_	_	OVER	CLKO	MODE9	-
15	14	13	12	11	10	9	8
CHI	MODE	NB	STOP		PAR		SYNC
7	6	5	4	3	2	1	0
С	HRL	US	CLKS		USART	_MODE	

This register can only be written if the WPEN bit is cleared in the USART Write Protection Mode Register.

For SPI configuration, see Section 33.7.4 "USART Mode Register (SPI_MODE)".

• USART_MODE: USART Mode of Operation

Value	Name	Description
0x0	NORMAL	Normal mode
0x1	RS485	RS485
0x2	HW_HANDSHAKING	Hardware Handshaking
0x3	_	Reserved
0x4	_	Reserved
0x6	_	Reserved
0x8	_	Reserved
0xE	SPI_MASTER	SPI master
0xF	SPI_SLAVE	SPI Slave

The PDC transfers are supported in all USART modes of operation.

• USCLKS: Clock Selection

Value	Name	Description			
0	MCK	Peripheral clock is selected			
1	DIV	Peripheral clock divided (DIV=8) is selected			
2	_	Reserved			
3	SCK	Serial clock (SCK) is selected			

• CHRL: Character Length

Value	Name	Description
0	5_BIT	Character length is 5 bits



1	6_BIT	Character length is 6 bits
2	7_BIT	Character length is 7 bits
3	8_BIT	Character length is 8 bits

• SYNC: Synchronous Mode Select

0: USART operates in Asynchronous mode.

1: USART operates in Synchronous mode.

• PAR: Parity Type

Trutti anty 1		
Value	Name	Description
0	EVEN	Even parity
1	ODD	Odd parity
2	SPACE	Parity forced to 0 (Space)
3	MARK	Parity forced to 1 (Mark)
4	NO	No parity
6	MULTIDROP	Multidrop mode

• NBSTOP: Number of Stop Bits

Value	Name	Description
0	1_BIT	1 stop bit
1	1_5_BIT	1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)
2	2_BIT	2 stop bits

• CHMODE: Channel Mode

Value	Name	Description			
0	NORMAL	Normal mode			
1	AUTOMATIC	Automatic Echo. Receiver input is connected to the TXD pin.			
2	LOCAL_LOOPBACK	Local Loopback. Transmitter output is connected to the Receiver Input.			
3	REMOTE_LOOPBACK	Remote Loopback. RXD pin is internally connected to the TXD pin.			

• MODE9: 9-bit Character Length

0: CHRL defines character length

1: 9-bit character length

• CLKO: Clock Output Select

0: The USART does not drive the SCK pin.

1: The USART drives the SCK pin if USCLKS does not select the external clock SCK.

• OVER: Oversampling Mode

0: 16 x Oversampling

1: 8 x Oversampling



• FILTER: Receive Line Filter

0: The USART does not filter the receive line.

1: The USART filters the receive line using a three-sample filter (1/16-bit clock) (2 over 3 majority).



33.7.4 USART Mode Register (SPI_MODE)

Name: US_MR (SPI_MODE)

Address: 0x40024004

Access: Read/Write

ACCESS.	rtead/write						
31	30	29	28	27	26	25	24
_	-	_	_	_	-	-	-
23	22	21	20	19	18	17	16
_	-	_	WRDBT	_	CLKO	_	CPOL
15	14	13	12	11	10	9	8
_	-	_	_	_	-	_	СРНА
7	6	5	4	3	2	1	0
С	HRL	USC	CLKS		USART	_MODE	

This configuration is relevant only if USART_MODE = 0xE or 0xF in the USART Mode Register.

This register can only be written if the WPEN bit is cleared in the USART Write Protection Mode Register.

• USART MODE: USART Mode of Operation

Value	Name	Description
0xE	SPI_MASTER	SPI master
0xF	SPI_SLAVE	SPI Slave

USCLKS: Clock Selection

	Value	Name	Description
Ī	0	MCK	Peripheral clock is selected
	1	DIV	Peripheral clock divided (DIV=8) is selected
	3	SCK	Serial Clock SLK is selected

CHRL: Character Length

Value	Name	Description
3	8_BIT	Character length is 8 bits

CPHA: SPI Clock Phase

- Applicable if USART operates in SPI mode (USART MODE = 0xE or 0xF):
- 0: Data is changed on the leading edge of SPCK and captured on the following edge of SPCK.
- 1: Data is captured on the leading edge of SPCK and changed on the following edge of SPCK.

CPHA determines which edge of SPCK causes data to change and which edge causes data to be captured. CPHA is used with CPOL to produce the required clock/data relationship between master and slave devices.

CPOL: SPI Clock Polarity

Applicable if USART operates in SPI mode (slave or master, USART_MODE = 0xE or 0xF):

- 0: The inactive state value of SPCK is logic level zero.
- 1: The inactive state value of SPCK is logic level one.



CPOL is used to determine the inactive state value of the serial clock (SPCK). It is used with CPHA to produce the required clock/data relationship between master and slave devices.

• CLKO: Clock Output Select

0: The USART does not drive the SCK pin.

1: The USART drives the SCK pin if USCLKS does not select the external clock SCK.

WRDBT: Wait Read Data Before Transfer

- 0: The character transmission starts as soon as a character is written into US_THR (assuming TXRDY was set).
- 1: The character transmission starts when a character is written and only if RXRDY flag is cleared (Receive Holding Register has been read).



33.7.5 USART Interrupt Enable Register

 Name:
 US_IER

 Address:
 0x40024008

 Access:
 Write-only

Access:	Write-only						
31	30	29	28	27	26	25	24
_	-	-	-	_	_	_	-
23	22	21	20	19	18	17	16
_	_	_	_	CTSIC	_	_	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	_	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
/ DADE			•			I	
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see Section 33.7.6 "USART Interrupt Enable Register (SPI_MODE)".

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

RXRDY: RXRDY Interrupt Enable

• TXRDY: TXRDY Interrupt Enable

• RXBRK: Receiver Break Interrupt Enable

ENDRX: End of Receive Buffer Interrupt Enable (available in all USART modes of operation)

• ENDTX: End of Transmit Buffer Interrupt Enable (available in all USART modes of operation)

• OVRE: Overrun Error Interrupt Enable

• FRAME: Framing Error Interrupt Enable

• PARE: Parity Error Interrupt Enable

• TIMEOUT: Time-out Interrupt Enable

• TXEMPTY: TXEMPTY Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable (available in all USART modes of operation)

• RXBUFF: Receive Buffer Full Interrupt Enable (available in all USART modes of operation)

• CTSIC: Clear to Send Input Change Interrupt Enable

33.7.6 USART Interrupt Enable Register (SPI_MODE)

Name: US_IER (SPI_MODE)

Address: 0x40024008
Access: Write-only

ACCESS.	vviite-only						
31	30	29	28	27	26	25	24
_	-	_	-	-	_	_	-
23	22	21	20	19	18	17	16
_	-	_	_	NSSE	_	_	_
15	14	13	12	11	10	9	8
_	-	_	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
-							
7	6	5	4	3	2	1	0
_	_	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

This configuration is relevant only if USART_MODE = 0xE or 0xF in the USART Mode Register.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Enables the corresponding interrupt.

RXRDY: RXRDY Interrupt Enable

• TXRDY: TXRDY Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• ENDTX: End of Transmit Buffer Interrupt Enable

• OVRE: Overrun Error Interrupt Enable

• TXEMPTY: TXEMPTY Interrupt Enable

• UNRE: SPI Underrun Error Interrupt Enable

• TXBUFE: Transmit Buffer Empty Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable

• NSSE: NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Enable



33.7.7 USART Interrupt Disable Register

Name: US_IDR
Address: 0x4002400C

Access: Write-only

Access.	write-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	_	-
23	22	21	20	19	18	17	16
_	_	_	_	CTSIC	_	_	_
4.5	-	40		44		•	
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	_	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see Section 33.7.8 "USART Interrupt Disable Register (SPI_MODE)".

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

• RXRDY: RXRDY Interrupt Disable

• TXRDY: TXRDY Interrupt Disable

• RXBRK: Receiver Break Interrupt Disable

ENDRX: End of Receive Buffer Transfer Interrupt Disable (available in all USART modes of operation)

• ENDTX: End of Transmit Buffer Interrupt Disable (available in all USART modes of operation)

• OVRE: Overrun Error Interrupt Enable

• FRAME: Framing Error Interrupt Disable

• PARE: Parity Error Interrupt Disable

• TIMEOUT: Time-out Interrupt Disable

• TXEMPTY: TXEMPTY Interrupt Disable

TXBUFE: Transmit Buffer Empty Interrupt Disable (available in all USART modes of operation)

• RXBUFF: Receive Buffer Full Interrupt Disable (available in all USART modes of operation)

• CTSIC: Clear to Send Input Change Interrupt Disable

33.7.8 USART Interrupt Disable Register (SPI_MODE)

Name: US_IDR (SPI_MODE)

Address: 0x4002400C Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	_	-	-	-	-
23	22	21	20	19	18	17	16
_	-	_	_	NSSE	-	-	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
7	6	5	4	3	2	1	0
_	_	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

This configuration is relevant only if USART_MODE = 0xE or 0xF in the USART Mode Register.

The following configuration values are valid for all listed bit names of this register:

0: No effect

1: Disables the corresponding interrupt.

• RXRDY: RXRDY Interrupt Disable

• TXRDY: TXRDY Interrupt Disable

• ENDRX: End of Receive Buffer Transfer Interrupt Disable

• ENDTX: End of Transmit Buffer Interrupt Disable

• OVRE: Overrun Error Interrupt Disable

• TXEMPTY: TXEMPTY Interrupt Disable

• UNRE: SPI Underrun Error Interrupt Disable

• TXBUFE: Transmit Buffer Empty Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

• NSSE: NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Disable



33.7.9 USART Interrupt Mask Register

Name: US_IMR
Address: 0x40024010
Access: Boad only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	CTSIC	_	_	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	1	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see Section 33.7.10 "USART Interrupt Mask Register (SPI_MODE)".

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

RXRDY: RXRDY Interrupt Mask

TXRDY: TXRDY Interrupt Mask

RXBRK: Receiver Break Interrupt Mask

ENDRX: End of Receive Buffer Interrupt Mask (available in all USART modes of operation)

• ENDTX: End of Transmit Buffer Interrupt Mask (available in all USART modes of operation)

• OVRE: Overrun Error Interrupt Mask

FRAME: Framing Error Interrupt Mask

PARE: Parity Error Interrupt Mask

• TIMEOUT: Time-out Interrupt Mask

TXEMPTY: TXEMPTY Interrupt Mask

TXBUFE: Transmit Buffer Empty Interrupt Mask (available in all USART modes of operation)

• RXBUFF: Receive Buffer Full Interrupt Mask (available in all USART modes of operation)

• CTSIC: Clear to Send Input Change Interrupt Mask

33.7.10 USART Interrupt Mask Register (SPI_MODE)

Name: US_IMR (SPI_MODE)

Address: 0x40024010
Access: Read-only

A00033.	rtodd offiy						
31	30	29	28	27	26	25	24
_	-	-	-	-	_	_	_
23	22	21	20	19	18	17	16
_	-	_	_	NSSE	_	_	_
15	14	13	12	11	10	9	8
_	-	-	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
7	6	5	4	3	2	1	0
_	-	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

This configuration is relevant only if USART_MODE = 0xE or 0xF in the USART Mode Register.

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is not enabled.

1: The corresponding interrupt is enabled.

RXRDY: RXRDY Interrupt Mask

• TXRDY: TXRDY Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

ENDTX: End of Transmit Buffer Interrupt Mask

OVRE: Overrun Error Interrupt Mask

• TXEMPTY: TXEMPTY Interrupt Mask

UNRE: SPI Underrun Error Interrupt Mask

• TXBUFE: Transmit Buffer Empty Interrupt Mask

RXBUFF: Receive Buffer Full Interrupt Mask

• NSSE: NSS Line (Driving CTS Pin) Rising or Falling Edge Event Interrupt Mask



33.7.11 USART Channel Status Register

Name: US_CSR
Address: 0x40024014
Access: Read-only

Access: R	ead-only						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
CTS	_	_	-	CTSIC	-	-	-
15	14	13	12	11	10	9	8
_	_	-	RXBUFF	TXBUFE	_	TXEMPTY	TIMEOUT
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	RXBRK	TXRDY	RXRDY

For SPI specific configuration, see Section 33.7.12 "USART Channel Status Register (SPI_MODE)".

RXRDY: Receiver Ready (cleared by reading US_RHR)

0: No complete character has been received since the last read of US_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US_RHR has not yet been read.

TXRDY: Transmitter Ready (cleared by writing US_THR)

0: A character is in the US_THR waiting to be transferred to the Transmit Shift Register, or an STTBRK command has been requested, or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US THR.

RXBRK: Break Received/End of Break (cleared by writing a one to bit US_CR.RSTSTA)

0: No break received or end of break detected since the last RSTSTA.

1: Break received or end of break detected since the last RSTSTA.

ENDRX: End of RX Buffer (cleared by writing US_RCR or US_RNCR)

0: The Receive Counter Register has not reached 0 since the last write in US RCR or US RNCR⁽¹⁾.

1: The Receive Counter Register has reached 0 since the last write in US_RCR or US_RNCR⁽¹⁾.

ENDTX: End of TX Buffer (cleared by writing US TCR or US TNCR)

0: The Transmit Counter Register has not reached 0 since the last write in US TCR or US TNCR⁽¹⁾.

1: The Transmit Counter Register has reached 0 since the last write in US_TCR or US_TNCR⁽¹⁾.

OVRE: Overrun Error (cleared by writing a one to bit US_CR.RSTSTA)

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.



• FRAME: Framing Error (cleared by writing a one to bit US_CR.RSTSTA)

- 0: No stop bit has been detected low since the last RSTSTA.
- 1: At least one stop bit has been detected low since the last RSTSTA.

PARE: Parity Error (cleared by writing a one to bit US_CR.RSTSTA)

- 0: No parity error has been detected since the last RSTSTA.
- 1: At least one parity error has been detected since the last RSTSTA.

TIMEOUT: Receiver Time-out (cleared by writing a one to bit US_CR.STTTO)

- 0: There has not been a time-out since the last Start Time-out command (STTTO in US_CR) or the Time-out Register is 0.
- 1: There has been a time-out since the last Start Time-out command (STTTO in US_CR).

• TXEMPTY: Transmitter Empty (cleared by writing US_THR)

- 0: There are characters in either US_THR or the Transmit Shift Register, or the transmitter is disabled.
- 1: There are no characters in US_THR, nor in the Transmit Shift Register.

TXBUFE: TX Buffer Empty (cleared by writing US_TCR or US_TNCR)

- 0: US_TCR or US_TNCR have a value other than 0⁽¹⁾.
- 1: Both US_TCR and US_TNCR have a value of 0⁽¹⁾.

RXBUFF: RX Buffer Full (cleared by writing US_RCR or US_RNCR)

- 0: US_RCR or US_RNCR have a value other than 0⁽¹⁾.
- 1: Both US_RCR and US_RNCR have a value of 0⁽¹⁾.

Note: 1. US_RCR, US_RNCR, US_TCR and US_TNCR are PDC registers.

CTSIC: Clear to Send Input Change Flag (cleared on read)

- 0: No input change has been detected on the CTS pin since the last read of US_CSR.
- 1: At least one input change has been detected on the CTS pin since the last read of US_CSR.

CTS: Image of CTS Input

- 0: CTS input is driven low.
- 1: CTS input is driven high.



33.7.12 USART Channel Status Register (SPI_MODE)

Name: US_CSR (SPI_MODE)

Address: 0x40024014

Access: Read-only

710000.	rtodd orny						
31	30	29	28	27	26	25	24
_	_	-	-	-	-	_	_
23	22	21	20	19	18	17	16
NSS	-	_	_	NSSE	_	_	_
15	14	13	12	11	10	9	8
_	_	_	RXBUFF	TXBUFE	UNRE	TXEMPTY	_
7	6	5	4	3	2	1	0
_	_	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

This configuration is relevant only if USART_MODE = 0xE or 0xF in the USART Mode Register.

RXRDY: Receiver Ready (cleared by reading US_RHR)

0: No complete character has been received since the last read of US_RHR or the receiver is disabled. If characters were being received when the receiver was disabled, RXRDY changes to 1 when the receiver is enabled.

1: At least one complete character has been received and US RHR has not yet been read.

TXRDY: Transmitter Ready (cleared by writing US_THR)

0: A character is in the US_THR waiting to be transferred to the Transmit Shift Register or the transmitter is disabled. As soon as the transmitter is enabled, TXRDY becomes 1.

1: There is no character in the US THR.

• ENDRX: End of RX Buffer (cleared by writing US_RCR or US_RNCR)

0: The Receive Counter Register has not reached 0 since the last write in US_RCR or US_RNCR⁽¹⁾.

1: The Receive Counter Register has reached 0 since the last write in US_RCR or US_RNCR⁽¹⁾.

ENDTX: End of TX Buffer (cleared by writing US_TCR or US_TNCR)

0: The Transmit Counter Register has not reached 0 since the last write in US TCR or US TNCR⁽¹⁾.

1: The Transmit Counter Register has reached 0 since the last write in US_TCR or US_TNCR⁽¹⁾.

OVRE: Overrun Error (cleared by writing a one to bit US CR.RSTSTA)

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

TXEMPTY: Transmitter Empty (cleared by writing US_THR)

0: There are characters in either US_THR or the Transmit Shift Register, or the transmitter is disabled.

1: There are no characters in US_THR, nor in the Transmit Shift Register.



• UNRE: Underrun Error (cleared by writing a one to bit US_CR.RSTSTA)

0: No SPI underrun error has occurred since the last RSTSTA.

1: At least one SPI underrun error has occurred since the last RSTSTA.

TXBUFE: TX Buffer Empty (cleared by writing US_TCR or US_TNCR)

0: US_TCR or US_TNCR have a value other than 0⁽¹⁾.

1: Both US_TCR and US_TNCR have a value of 0⁽¹⁾.

• RXBUFF: RX Buffer Full (cleared by writing US_RCR or US_RNCR)

0: US RCR or US RNCR have a value other than 0⁽¹⁾.

1: Both US RCR and US RNCR have a value of 0⁽¹⁾.

Note: 1. US_RCR, US_RNCR, US_TCR and US_TNCR are PDC registers.

• NSSE: NSS Line (Driving CTS Pin) Rising or Falling Edge Event (cleared on read)

0: No NSS line event has been detected since the last read of US_CSR.

1: A rising or falling edge event has been detected on NSS line since the last read of US_CSR.

. NSS: Image of NSS Line

0: NSS line is driven low (if NSSE = 1, falling edge occurred on NSS line).

1: NSS line is driven high (if NSSE = 1, rising edge occurred on NSS line).



33.7.13 USART Receive Holding Register

Name: US_RHR
Address: 0x40024018
Access: Read-only

Access:	Read-only						
31	30	29	28	27	26	25	24
_	-	-	-	-	-	-	-
23	22	21	20	19	18	17	16
_	-	_	-	-	-	-	-
15	14	13	12	11	10	9	8
RXSYNH	_	_	_	_	_	_	RXCHR
7	6	5	4	3	2	1	0
	_		RX	CHR			

• RXCHR: Received Character

Last character received if RXRDY is set.

• RXSYNH: Received Sync

0: Last character received is a data.

1: Last character received is a command.

33.7.14 USART Transmit Holding Register

Name: US_THR
Address: 0x4002401C
Access: Write-only

Access:	vvrite-only									
31	30	29	28	27	26	25	24			
_	_	_	_	_	_	_	_			
23	22	21	20	19	18	17	16			
_	_	_	_	_	_	-	_			
15	14	13	12	11	10	9	8			
TXSYNH	_	_	_	_	_	_	TXCHR			
7	6	5	4	3	2	1	0			
	TXCHR									

• TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set.

• TXSYNH: Sync Field to be Transmitted

0: The next character sent is encoded as a data. Start frame delimiter is DATA SYNC.

1: The next character sent is encoded as a command. Start frame delimiter is COMMAND SYNC.



33.7.15 USART Baud Rate Generator Register

Name: US_BRGR Address: 0x40024020 Access: Read/Write FΡ CD

CD

This register can only be written if the WPEN bit is cleared in the USART Write Protection Mode Register.

• CD: Clock Divider

	SYN	C = 0	SYNC = 1
CD	OVER = 0	OVER = 1	or USART_MODE = SPI (master or Slave)
0		Baud Rate Clock Disabled	
1 to 65535	CD = Selected Clock / (16 × Baud Rate)	CD = Selected Clock / Baud Rate	

• FP: Fractional Part

0: Fractional divider is disabled.

1–7: Baud rate resolution, defined by FP \times 1/8.

33.7.16 USART Receiver Time-out Register

Name: US_RTOR
Address: 0x40024024
Access: Read/Write

A00033.	read, write						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
			T	0			
7	6	5	4	3	2	1	0
			T	0			

This register can only be written if the WPEN bit is cleared in the USART Write Protection Mode Register.

• TO: Time-out Value

0: The receiver time-out is disabled.

1–65535: The receiver time-out is enabled and TO is Time-out Delay / Bit Period.



33.7.17 USART Transmitter Timeguard Register

Name: US_TTGR Address: 0x40024028 Access: Read/Write

TG

This register can only be written if the WPEN bit is cleared in the USART Write Protection Mode Register.

• TG: Timeguard Value

^{0:} The transmitter timeguard is disabled.

^{1–255:} The transmitter timeguard is enabled and TG is Timeguard Delay / Bit Period.

33.7.18 USART Write Protection Mode Register

Name: US_WPMR
Address: 0x400240E4
Access: Read/Write

Access:	Read/Write							
31	30	29	28	27	26	25	24	
			WP	KEY				
23	22	21	20	19	18	17	16	
			WP	KEY				
15	14	13	12	11	10	9	8	
	WPKEY							
7	6	5	4	3	2	1	0	
_	_	-	-	_	_	Ι	WPEN	

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x555341 ("USA" in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x555341 ("USA" in ASCII).

See Section 33.6.8 "Register Write Protection" for the list of registers that can be write-protected.

• WPKEY: Write Protection Key

Value	Name	Description
0x555341	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0.



33.7.19 USART Write Protection Status Register

US WPSR

Name:

Address: 0x400240E8 Access: Read-only WPVSRC WPVSRC

. WPVS: Write Protection Violation Status

0: No write protection violation has occurred since the last read of the US_WPSR.

_

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.

WPVS

^{1:} A write protection violation has occurred since the last read of the US_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

34. Universal Asynchronous Receiver Transmitter (UART)

34.1 Description

The Universal Asynchronous Receiver Transmitter (UART) features a two-pin UART that can be used for communication and trace purposes and offers an ideal medium for in-situ programming solutions.

Moreover, the association with a peripheral DMA controller (PDC) permits packet handling for these tasks with processor time reduced to a minimum.

34.2 Embedded Characteristics

- Two-pin UART
 - Independent Receiver and Transmitter with a Common Programmable Baud Rate Generator
 - Even, Odd, Mark or Space Parity Generation
 - Parity, Framing and Overrun Error Detection
 - Automatic Echo, Local Loopback and Remote Loopback Channel Modes
 - Digital Filter on Receive Line
 - Interrupt Generation
 - Support for Two PDC Channels with Connection to Receiver and Transmitter
 - Supports Asynchronous Partial Wake-up on Receive Line Activity (SleepWalking)
 - Comparison Function on Received Character
 - Register Write Protection

34.3 Block Diagram

Figure 34-1. UART Block Diagram




Table 34-1. UART Pin Description

Pin Name	Description	Туре
URXD	UART Receive Data	Input
UTXD	UART Transmit Data	Output



34.4 Product Dependencies

34.4.1 I/O Lines

The UART pins are multiplexed with PIO lines. The user must first configure the corresponding PIO Controller to enable I/O line operations of the UART.

Table 34-2. I/O Lines

Instance	Signal	I/O Line	Peripheral
UART0	URXD0	PA9	Α
UART0	UTXD0	PA10	Α
UART1	URXD1	PB2	А
UART1	UTXD1	PB3	Α

34.4.2 Power Management

The UART clock can be controlled through the Power Management Controller (PMC). In this case, the user must first configure the PMC to enable the UART clock. Usually, the peripheral identifier used for this purpose is 1.

In SleepWalking mode (asynchronous partial wake-up), the PMC must be configured to enable SleepWalking for the UART in the Sleepwalking Enable Register (PMC_SLPWK_ER). Depending on the instructions (requests) provided by the UART to the PMC, the system clock may or may not be automatically provided to the UART.

34.4.3 Interrupt Sources

The UART interrupt line is connected to one of the interrupt sources of the Interrupt Controller. Interrupt handling requires programming of the Interrupt Controller before configuring the UART.

Table 34-3. Peripheral IDs

Instance	ID
UART0	8
UART1	9

34.5 Functional Description

The UART operates in Asynchronous mode only and supports only 8-bit character handling (with parity). It has no clock pin.

The UART is made up of a receiver and a transmitter that operate independently, and a common baud rate generator. Receiver timeout and transmitter time guard are not implemented. However, all the implemented features are compatible with those of a standard USART.


34.5.1 Baud Rate Generator

The baud rate generator provides the bit period clock named baud rate clock to both the receiver and the transmitter.

The baud rate clock is the peripheral clock divided by 16 times the clock divisor (CD) value written in the Baud Rate Generator register (UART_BRGR). If UART_BRGR is set to 0, the baud rate clock is disabled and the UART remains inactive. The maximum allowable baud rate is peripheral clock divided by 16. The minimum allowable baud rate is peripheral clock divided by (16 x 65536).



Figure 34-2. Baud Rate Generator



34.5.2 Receiver

34.5.2.1 Receiver Reset, Enable and Disable

After device reset, the UART receiver is disabled and must be enabled before being used. The receiver can be enabled by writing the Control Register (UART_CR) with the bit RXEN at 1. At this command, the receiver starts looking for a start bit.

The programmer can disable the receiver by writing UART_CR with the bit RXDIS at 1. If the receiver is waiting for a start bit, it is immediately stopped. However, if the receiver has already detected a start bit and is receiving the data, it waits for the stop bit before actually stopping its operation.

The receiver can be put in reset state by writing UART_CR with the bit RSTRX at 1. In this case, the receiver immediately stops its current operations and is disabled, whatever its current state. If RSTRX is applied when data is being processed, this data is lost.

34.5.2.2 Start Detection and Data Sampling

The UART only supports asynchronous operations, and this affects only its receiver. The UART receiver detects the start of a received character by sampling the URXD signal until it detects a valid start bit. A low level (space) on URXD is interpreted as a valid start bit if it is detected for more than seven cycles of the sampling clock, which is 16 times the baud rate. Hence, a space that is longer than 7/16 of the bit period is detected as a valid start bit. A space which is 7/16 of a bit period or shorter is ignored and the receiver continues to wait for a valid start bit.

When a valid start bit has been detected, the receiver samples the URXD at the theoretical midpoint of each bit. It is assumed that each bit lasts 16 cycles of the sampling clock (1-bit period) so the bit sampling point is eight cycles (0.5-bit period) after the start of the bit. The first sampling point is therefore 24 cycles (1.5-bit periods) after detecting the falling edge of the start bit.

Each subsequent bit is sampled 16 cycles (1-bit period) after the previous one.

Figure 34-3. Start Bit Detection







Figure 34-4. Character Reception


Example: 8-bit, parity enabled 1 stop



34.5.2.3 Receiver Ready

When a complete character is received, it is transferred to the Receive Holding Register (UART_RHR) and the RXRDY status bit in the Status Register (UART_SR) is set. The bit RXRDY is automatically cleared when UART_RHR is read.


Figure 34-5. Receiver Ready



34.5.2.4 Receiver Overrun

The OVRE status bit in UART_SR is set if UART_RHR has not been read by the software (or the PDC) since the last transfer, the RXRDY bit is still set and a new character is received. OVRE is cleared when the software writes a 1 to the bit RSTSTA (Reset Status) in UART_CR.

Figure 34-6. Receiver Overrun




34.5.2.5 Parity Error

Each time a character is received, the receiver calculates the parity of the received data bits, in accordance with the field PAR in the Mode Register (UART_MR). It then compares the result with the received parity bit. If different, the parity error bit PARE in UART_SR is set at the same time RXRDY is set. The parity bit is cleared when UART_CR is written with the bit RSTSTA (Reset Status) at 1. If a new character is received before the reset status command is written, the PARE bit remains at 1.




Figure 34-7. Parity Error



34.5.2.6 Receiver Framing Error

When a start bit is detected, it generates a character reception when all the data bits have been sampled. The stop bit is also sampled and when it is detected at 0, the FRAME (Framing Error) bit in UART_SR is set at the same time the RXRDY bit is set. The FRAME bit remains high until the Control Register (UART_CR) is written with the bit RSTSTA at 1.

Figure 34-8. Receiver Framing Error



34.5.2.7 Receiver Digital Filter

The UART embeds a digital filter on the receive line. It is disabled by default and can be enabled by writing a logical 1 in the FILTER bit of UART_MR. When enabled, the receive line is sampled using the 16x bit clock and a three-sample filter (majority 2 over 3) determines the value of the line.

34.5.3 Transmitter

34.5.3.1 Transmitter Reset, Enable and Disable

After device reset, the UART transmitter is disabled and must be enabled before being used. The transmitter is enabled by writing UART_CR with the bit TXEN at 1. From this command, the transmitter waits for a character to be written in the Transmit Holding Register (UART_THR) before actually starting the transmission.

The programmer can disable the transmitter by writing UART_CR with the bit TXDIS at 1. If the transmitter is not operating, it is immediately stopped. However, if a character is being processed into the internal shift register and/or a character has been written in the UART_THR, the characters are completed before the transmitter is actually stopped.

The programmer can also put the transmitter in its reset state by writing the UART_CR with the bit RSTTX at 1. This immediately stops the transmitter, whether or not it is processing characters.


34.5.3.2 Transmit Format

The UART transmitter drives the pin UTXD at the baud rate clock speed. The line is driven depending on the format defined in UART_MR and the data stored in the internal shift register. One start bit at level 0, then the 8 data bits, from the lowest to the highest bit, one optional parity bit and one stop bit at 1 are consecutively shifted



out as shown in the following figure. The field PARE in UART_MR defines whether or not a parity bit is shifted out. When a parity bit is enabled, it can be selected between an odd parity, an even parity, or a fixed space or mark bit.

Figure 34-9. Character Transmission




34.5.3.3 Transmitter Control

When the transmitter is enabled, the bit TXRDY (Transmitter Ready) is set in UART_SR. The transmission starts when the programmer writes in the UART_THR, and after the written character is transferred from UART_THR to the internal shift register. The TXRDY bit remains high until a second character is written in UART_THR. As soon as the first character is completed, the last character written in UART_THR is transferred into the internal shift register and TXRDY rises again, showing that the holding register is empty.

When both the internal shift register and UART_THR are empty, i.e., all the characters written in UART_THR have been processed, the TXEMPTY bit rises after the last stop bit has been completed.

Figure 34-10. Transmitter Control



34.5.4 Peripheral DMA Controller (PDC)

Both the receiver and the transmitter of the UART are connected to a PDC.

The PDC channels are programmed via registers that are mapped within the UART user interface from the offset 0x100. The status bits are reported in UART_SR and generate an interrupt.

The RXRDY bit triggers the PDC channel data transfer of the receiver. This results in a read of the data in UART_RHR. The TXRDY bit triggers the PDC channel data transfer of the transmitter. This results in a write of data in UART_THR.



34.5.5 Comparison Function on Received Character

When a comparison is performed on a received character, the result of the comparison is reported on the CMP flag in UART_SR when UART_RHR is loaded with the new received character. The CMP flag is cleared by writing a one to the RSTSTA bit in UART_CR.


UART_CMPR (see Section 34.6.10 on page 798) can be programmed to provide different comparison methods. These are listed below:

- If VAL1 equals VAL2, then the comparison is performed on a single value and the flag is set to 1 if the received character equals VAL1.
- If VAL1 is strictly lower than VAL2, then any value between VAL1 and VAL2 sets the CMP flag.
- If VAL1 is strictly higher than VAL2, then the flag CMP is set to 1 if either received character equals VAL1 or VAL2.

By programming the CMPMODE bit to 1, the comparison function result triggers the start of the loading of UART_RHR (see Figure 34-11). The trigger condition occurs as soon as the received character value matches the condition defined by the programming of VAL1, VAL2 and CMPPAR in UART_CMPR. The comparison trigger event can be restarted by writing a one to the REQCLR bit in UART_CR.

Figure 34-11. Receive Holding Register Management

CMPMODE = 1, VAL1 = VAL2 = 0x06



34.5.6 Asynchronous and Partial Wake-up (SleepWalking)

Asynchronous and partial wake-up (SleepWalking) is a means of data pre-processing that qualifies an incoming event, thus allowing the UART to decide whether or not to wake up the system. SleepWalking is used primarily when the system is in Wait mode (refer to section "Power Management Controller (PMC)") but can also be enabled when the system is fully running.

No access must be performed in the UART between the enable of asynchronous partial wake-up and the wake-up performed by the UART.

If the system is in Wait mode and asynchronous and partial wake-up is enabled, the maximum baud rate that can be achieved equals 19200.

If the system is running or in Sleep mode, the maximum baud rate that can be achieved equals 115200 or higher. This limit is bounded by the peripheral clock frequency divided by 16.

The UART_RHR must be read before enabling asynchronous and partial wake-up.



When SleepWalking is enabled for the UART (see the PMC section), the PMC decodes a clock request from the UART. The request is generated as soon as there is a falling edge on the RXD line as this may indicate the beginning of a start bit. If the system is in Wait mode (processor and peripheral clocks switched off), the PMC restarts the fast RC oscillator and provides the clock only to the UART.

As soon as the clock is provided by the PMC, the UART processes the received frame and compares the received character with VAL1 and VAL2 in UART_CMPR (Section 34.6.10 on page 798).

The UART instructs the PMC to disable the clock if the received character value does not meet the conditions defined by VAL1 and VAL2 fields in UART_CMPR (see Figure 34-13 on page 784).

If the received character value meets the conditions, the UART instructs the PMC to exit the full system from Wait mode (see Figure 34-12 on page 783).

The VAL1 and VAL2 fields can be programmed to provide different comparison methods and thus matching conditions.

- If VAL1 equals VAL2, then the comparison is performed on a single value and the wake-up is triggered if the received character equals VAL1.
- If VAL1 is strictly lower than VAL2, then any value between VAL1 and VAL2 wakes up the system.
- If VAL1 is strictly higher than VAL2, then the wake-up is triggered if the received character equals VAL1 or VAL2.
- If VAL1 = 0 and VAL2 = 255, the wake-up is triggered as soon as a character is received.

The matching condition can be configured to include the parity bit (CMPPAR in UART_CMPR). Thus, if the received data matches the comparison condition defined by VAL1 and VAL2 but a parity error is encountered, the matching condition is cancelled and the UART instructs the PMC to disable the clock (see Figure 34-13 on page 784).

When the UART requests a wake-up of the system, the values of PARE and FRAME must not be taken into account. If these bits are set, they must be cleared.

If the processor and peripherals are running, the UART can be configured in Asynchronous and partial wake-up mode by enabling the PMC_SLPWK_ER (see PMC section). When activity is detected on the receive line, the UART requests the clock from the PMC and the comparison is performed. If there is a comparison match, the UART continues to request the clock. If there is no match, the clock is switched off for the UART only, until a new activity is detected.

The CMPMODE configuration has no effect when Asynchronous and partial wake-up mode is enabled for the UART (see PMC_SLPWK_ER in the PMC section).

When the system is kept in active/running mode and the UART enters Asynchronous and partial wake-up mode, the flag CMP must be programmed as the unique source of the UART interrupt.

When the system exits Wait mode as the result of a matching condition, the RXRDY flag is used to determine if the UART is the source of exit.

Note: If the SleepWalking function is enabled on the UART, a divide by 8 of the peripheral clock versus the bus clock is not possible. Other dividers can be used with no constraints.



Figure 34-12. Asynchronous Wake-up Use Case Examples







Figure 34-13. Asynchronous Event Generating Only Partial Wake-up



34.5.7 Register Write Protection

To prevent any single software error from corrupting UART behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the UART Write Protection Mode Register (UART_WPMR).

The following registers can be write-protected:

- UART Mode Register
- UART Baud Rate Generator Register
- UART Comparison Register

34.5.8 Test Modes

The UART supports three test modes. These modes of operation are programmed by using the CHMODE field in UART MR.


The Automatic echo mode allows a bit-by-bit retransmission. When a bit is received on the URXD line, it is sent to the UTXD line. The transmitter operates normally, but has no effect on the UTXD line.

The Local loopback mode allows the transmitted characters to be received. UTXD and URXD pins are not used and the output of the transmitter is internally connected to the input of the receiver. The URXD pin level has no effect and the UTXD line is held high, as in idle state.

The Remote loopback mode directly connects the URXD pin to the UTXD line. The transmitter and the receiver are disabled and have no effect. This mode allows a bit-by-bit retransmission.



Figure 34-14. Test Modes





34.6 Universal Asynchronous Receiver Transmitter (UART) User Interface

Table 34-4. Register Mapping

Offset	Register	Name	Access	Reset
0x0000	Control Register	UART_CR	Write-only	-
0x0004	Mode Register	UART_MR	Read/Write	0x0
0x0008	Interrupt Enable Register	UART_IER	Write-only	-
0x000C	Interrupt Disable Register	UART_IDR	Write-only	-
0x0010	Interrupt Mask Register	UART_IMR	Read-only	0x0
0x0014	Status Register	UART_SR	Read-only	-
0x0018	Receive Holding Register	UART_RHR	Read-only	0x0
0x001C	Transmit Holding Register	UART_THR	Write-only	-
0x0020	Baud Rate Generator Register	UART_BRGR	Read/Write	0x0
0x0024	Comparison Register	UART_CMPR	Read/Write	0x0
0x0028-0x003C	Reserved	-	-	-
0x0040-0x00E0	Reserved	-	-	-
0x00E4	Write Protection Mode Register	UART_WPMR	Read/Write	0x0
0x00E8	Reserved	_	-	_
0x00EC-0x00FC	Reserved	_	_	-
0x0100-0x0128	Reserved for PDC registers	_	_	

34.6.1 UART Control Register

Name: UART CR

Address: 0x400E0600 (0), 0x400E0800 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	_	_	-	_	_
23	22	21	20	19	18	17	16
_	ı	ı	-		ı	-	_
15	14	13	12	11	10	9	8
_	ı	ı	REQCLR	ı	ı	ı	RSTSTA
7	6	5	4	3	2	1	0
TXDIS	TXEN	RXDIS	RXEN	RSTTX	RSTRX	_	_

• RSTRX: Reset Receiver

0: No effect.

1: The receiver logic is reset and disabled. If a character is being received, the reception is aborted.

RSTTX: Reset Transmitter

0: No effect.

1: The transmitter logic is reset and disabled. If a character is being transmitted, the transmission is aborted.

• RXEN: Receiver Enable

0: No effect.

1: The receiver is enabled if RXDIS is 0.

RXDIS: Receiver Disable

0: No effect.

1: The receiver is disabled. If a character is being processed and RSTRX is not set, the character is completed before the receiver is stopped.

• TXEN: Transmitter Enable

0: No effect.

1: The transmitter is enabled if TXDIS is 0.

• TXDIS: Transmitter Disable

0: No effect.

1: The transmitter is disabled. If a character is being processed and a character has been written in the UART_THR and RSTTX is not set, both characters are completed before the transmitter is stopped.

RSTSTA: Reset Status

0: No effect.

1: Resets the status bits PARE, FRAME, CMP and OVRE in the UART_SR.



• REQCLR: Request Clear

SleepWalking enabled:

- 0: No effect.
- 1: Bit REQCLR clears the potential clock request currently issued by UART, thus the potential system wake-up is cancelled.

SleepWalking disabled:

- 0: No effect.
- 1: Bit REQCLR restarts the comparison trigger to enable receive holding register loading.



34.6.2 UART Mode Register

Name: UART_MR

Address: 0x400E0604 (0), 0x400E0804 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	ı	_			ı	_
15	14	13	12	11	10	9	8
CHM	1ODE	ı	_		PAR		_
7	6	5	4	3	2	1	0
_	_	-	FILTER			-	_

• FILTER: Receiver Digital Filter

0 (DISABLED): UART does not filter the receive line.

1 (ENABLED): UART filters the receive line using a three-sample filter (16x-bit clock) (2 over 3 majority).

• PAR: Parity Type

Value	Name	Description
0	EVEN	Even Parity
1	ODD	Odd Parity
2	SPACE	Space: parity forced to 0
3	MARK	Mark: parity forced to 1
4	NO	No parity

• CHMODE: Channel Mode

Value	Name	Description
0	NORMAL	Normal mode
1	AUTOMATIC	Automatic echo
2	LOCAL_LOOPBACK	Local loopback
3	REMOTE_LOOPBACK	Remote loopback



34.6.3 UART Interrupt Enable Register

Name: UART_IER

Address: 0x400E0608 (0), 0x400E0808 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	ı	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
CMP	ı	_	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• RXRDY: Enable RXRDY Interrupt

• TXRDY: Enable TXRDY Interrupt

• ENDRX: Enable End of Receive Transfer Interrupt

• ENDTX: Enable End of Transmit Interrupt

• OVRE: Enable Overrun Error Interrupt

• FRAME: Enable Framing Error Interrupt

• PARE: Enable Parity Error Interrupt

• TXEMPTY: Enable TXEMPTY Interrupt

• TXBUFE: Enable Buffer Empty Interrupt

• RXBUFF: Enable Buffer Full Interrupt

• CMP: Enable Comparison Interrupt

34.6.4 UART Interrupt Disable Register

Name: UART_IDR

Address: 0x400E060C (0), 0x400E080C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	1	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	-	_	_	_	_	-	_
15	14	13	12	11	10	9	8
CMP	ı	_	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

RXRDY: Disable RXRDY Interrupt

• TXRDY: Disable TXRDY Interrupt

• ENDRX: Disable End of Receive Transfer Interrupt

• ENDTX: Disable End of Transmit Interrupt

• OVRE: Disable Overrun Error Interrupt

• FRAME: Disable Framing Error Interrupt

• PARE: Disable Parity Error Interrupt

• TXEMPTY: Disable TXEMPTY Interrupt

• TXBUFE: Disable Buffer Empty Interrupt

• RXBUFF: Disable Buffer Full Interrupt

• CMP: Disable Comparison Interrupt



34.6.5 UART Interrupt Mask Register

Name: UART_IMR

Address: 0x400E0610 (0), 0x400E0810 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	ı	_	_	_	_	ı	_
15	14	13	12	11	10	9	8
CMP	ı	_	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

RXRDY: Mask RXRDY Interrupt

• TXRDY: Disable TXRDY Interrupt

• ENDRX: Mask End of Receive Transfer Interrupt

• ENDTX: Mask End of Transmit Interrupt

• OVRE: Mask Overrun Error Interrupt

FRAME: Mask Framing Error Interrupt

• PARE: Mask Parity Error Interrupt

• TXEMPTY: Mask TXEMPTY Interrupt

• TXBUFE: Mask TXBUFE Interrupt

• RXBUFF: Mask RXBUFF Interrupt

• CMP: Mask Comparison Interrupt

34.6.6 UART Status Register

Name: UART_SR

Address: 0x400E0614 (0), 0x400E0814 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	1	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	ı	-	_	_	_	-	_
15	14	13	12	11	10	9	8
CMP	-	1	RXBUFF	TXBUFE	_	TXEMPTY	_
7	6	5	4	3	2	1	0
PARE	FRAME	OVRE	ENDTX	ENDRX	_	TXRDY	RXRDY

RXRDY: Receiver Ready

0: No character has been received since the last read of the UART_RHR, or the receiver is disabled.

1: At least one complete character has been received, transferred to UART_RHR and not yet read.

TXRDY: Transmitter Ready

0: A character has been written to UART_THR and not yet transferred to the internal shift register, or the transmitter is disabled.

1: There is no character written to UART_THR not yet transferred to the internal shift register.

. ENDRX: End of Receiver Transfer

0: The end of transfer signal from the receiver PDC channel is inactive.

1: The end of transfer signal from the receiver PDC channel is active.

• ENDTX: End of Transmitter Transfer

0: The end of transfer signal from the transmitter PDC channel is inactive.

1: The end of transfer signal from the transmitter PDC channel is active.

• OVRE: Overrun Error

0: No overrun error has occurred since the last RSTSTA.

1: At least one overrun error has occurred since the last RSTSTA.

• FRAME: Framing Error

0: No framing error has occurred since the last RSTSTA.

1: At least one framing error has occurred since the last RSTSTA.

• PARE: Parity Error

0: No parity error has occurred since the last RSTSTA.

1: At least one parity error has occurred since the last RSTSTA.

TXEMPTY: Transmitter Empty

0: There are characters in UART_THR, or characters being processed by the transmitter, or the transmitter is disabled.

1: There are no characters in UART_THR and there are no characters being processed by the transmitter.



• TXBUFE: Transmission Buffer Empty

- 0: The buffer empty signal from the transmitter PDC channel is inactive.
- 1: The buffer empty signal from the transmitter PDC channel is active.

• RXBUFF: Receive Buffer Full

- 0: The buffer full signal from the receiver PDC channel is inactive.
- 1: The buffer full signal from the receiver PDC channel is active.

• CMP: Comparison Match

- 0: No received character matches the comparison criteria programmed in VAL1, VAL2 fields and in CMPPAR bit since the last RSTSTA.
- 1: The received character matches the comparison criteria.



34.6.7 UART Receiver Holding Register

Name: UART_RHR

Address: 0x400E0618 (0), 0x400E0818 (1)

Access: Read-only

31	30	29	28	27	26	25	24
_	_	1	-		1	1	_
23	22	21	20	19	18	17	16
_	_	ı	ı		1	ı	_
15	14	13	12	11	10	9	8
_	_	ı	-		-	ı	_
7	6	5	4	3	2	1	0
	RXCHR						

• RXCHR: Received Character

Last received character if RXRDY is set.



34.6.8 UART Transmit Holding Register

Name: UART_THR

Address: 0x400E061C (0), 0x400E081C (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	1	-		1	1	_
23	22	21	20	19	18	17	16
_	_	ı	-		1	I	_
15	14	13	12	11	10	9	8
_	_	ı			-	ı	_
7	6	5	4	3	2	1	0
	TXCHR						

• TXCHR: Character to be Transmitted

Next character to be transmitted after the current character if TXRDY is not set.

34.6.9 UART Baud Rate Generator Register

Name: UART_BRGR

Address: 0x400E0620 (0), 0x400E0820 (1)

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	1	_	-	1	-	_	
23	22	21	20	19	18	17	16	
_	_	-	_	-	ı	-	_	
15	14	13	12	11	10	9	8	
	CD							
7	6	5	4	3	2	1	0	
	CD							

• CD: Clock Divisor

0: Baud rate clock is disabled

1 to 65,535:

$$\text{CD} \, = \, \frac{f_{peripheral \, clock}}{16 \times Baud \, Rate}$$

34.6.10 UART Comparison Register

Name: UART_CMPR

Address: 0x400E0624 (0), 0x400E0824 (1)

Access: Read/Write

31	30	29	28	27	26	25	24	
_	_	-	_	_	1	ı	_	
23	22	21	20	19	18	17	16	
	VAL2							
15	14	13	12	11	10	9	8	
_	CMPPAR	_	CMPMODE	_	_	-	_	
7	6	5	4	3	2	1	0	
	VAL1							

• VAL1: First Comparison Value for Received Character

0–255: The received character must be higher or equal to the value of VAL1 and lower or equal to VAL2 to set CMP flag in UART_SR. If asynchronous partial wake-up (SleepWalking) is enabled in PMC_SLPWK_ER, the UART requests a system wake-up if the condition is met.

• CMPMODE: Comparison Mode

Value	Name	Description
0	FLAG_ONLY	Any character is received and comparison function drives CMP flag.
1	START_CONDITION	Comparison condition must be met to start reception.

CMPPAR: Compare Parity

0: The parity is not checked and a bad parity cannot prevent from waking up the system.

1: The parity is checked and a matching condition on data can be cancelled by an error on parity bit, so no wake-up is performed.

VAL2: Second Comparison Value for Received Character

0–255: The received character must be lower or equal to the value of VAL2 and higher or equal to VAL1 to set CMP flag in UART_SR. If asynchronous partial wake-up (SleepWalking) is enabled in PMC_SLPWK_ER, the UART requests a system wake-up if condition is met.



34.6.11 UART Write Protection Mode Register

Name: UART_WPMR

Address: 0x400E06E4 (0), 0x400E08E4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
	WPKEY						
15	14	13	12	11	10	9	8
	WPKEY						
7	6	5	4	3	2	1	0
_	_	_	_	_	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x554152 (UART in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x554152 (UART in ASCII).

See Section 34.5.7 "Register Write Protection" for the list of registers that can be protected.

• WPKEY: Write Protection Key

Value	Name	Description
0v554152	PASSWD	Writing any other value in this field aborts the write operation.
0x554152		Always reads as 0.



35. Timer Counter (TC)

35.1 Description

A Timer Counter (TC) module includes three identical TC channels. The number of implemented TC modules is device-specific.

Each TC channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

Each channel has three external clock inputs, five internal clock inputs and two multi-purpose input/output signals which can be configured by the user. Each channel drives an internal interrupt signal which can be programmed to generate processor interrupts.

The TC block has two global registers which act upon all TC channels:

- Block Control Register (TC_BCR)—allows channels to be started simultaneously with the same instruction
- Block Mode Register (TC_BMR)—defines the external clock inputs for each channel, allowing them to be chained

35.2 Embedded Characteristics

- Total number of TC channels: 3
- TC channel size: 16-bit
- Wide range of functions including:
 - Frequency measurement
 - Event counting
 - Interval measurement
 - Pulse generation
 - Delay timing
 - Pulse Width Modulation
 - Up/down capabilities
 - 2-bit gray up/down count for stepper motor
- Each channel is user-configurable and contains:
 - Three external clock inputs
 - Five Internal clock inputs
 - Two multi-purpose input/output signals acting as trigger event
- Internal interrupt signal
- Read of the Capture registers by the PDC
- Register Write Protection

35.3 Block Diagram

Table 35-1. Timer Counter Clock Assignment

Name	Definition
TIMER_CLOCK1	MCK/2
TIMER_CLOCK2	MCK/8



Table 35-1. Timer Counter Clock Assignment

Name	Definition
TIMER_CLOCK3	MCK/32
TIMER_CLOCK4	MCK/128
TIMER_CLOCK5	SLCK

Note: 1. When SLCK is selected for Peripheral Clock (CSS = 0 in PMC Master Clock Register), SLCK input is equivalent to Peripheral Clock.

Figure 35-1. Timer Counter Block Diagram




Table 35-2. Signal Description

Block/Channel	Signal Name	Description
	XC0, XC1, XC2	External Clock Inputs
	TIOA	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Output
Channel Signal	TIOB	Capture Mode: Timer Counter Input Waveform Mode: Timer Counter Input/Output
	INT	Interrupt Signal Output (internal signal)
	SYNC	Synchronization Input Signal (from configuration register)



35.4 Pin List

Table 35-3. Pin List

Pin Name	Description	Туре
TCLK0-TCLK2	External Clock Input	Input
TIOA0-TIOA2	I/O Line A	I/O
TIOB0-TIOB2	I/O Line B	I/O

35.5 Product Dependencies

35.5.1 I/O Lines

The pins used for interfacing the compliant external devices may be multiplexed with PIO lines. The programmer must first program the PIO controllers to assign the TC pins to their peripheral functions.

Table 35-4. I/O Lines

Instance	Signal	I/O Line	Peripheral
TC0	TCLK0	PA2	Α
TC0	TCLK1	PA19	Α
TC0	TCLK2	PA20	А
TC0	TIOA0	PA0	В
TC0	TIOA1	PA23	В
TC0	TIOA2	PA21	А
TC0	TIOB0	PA1	В
TC0	TIOB1	PA16	В
TC0	TIOB2	PA22	Α

35.5.2 Power Management

The TC is clocked through the Power Management Controller (PMC), thus the programmer must first configure the PMC to enable the Timer Counter clock of each channel.

35.5.3 Interrupt Sources

The TC has an interrupt line per channel connected to the interrupt controller. Handling the TC interrupt requires programming the interrupt controller before configuring the TC.

Table 35-5. Peripheral IDs

Instance	ID
TC0	23
TC1	24



35.6 Functional Description

35.6.1 Description

All channels of the Timer Counter are independent and identical in operation. The registers for channel programming are listed in Table 35-6 "Register Mapping".

35.6.2 16-bit Counter

Each 16-bit channel is organized around a 16-bit counter. The value of the counter is incremented at each positive edge of the selected clock. When the counter has reached the value 2¹⁶-1 and passes to zero, an overflow occurs and the COVFS bit in the TC Status Register (TC SR) is set.

The current value of the counter is accessible in real time by reading the TC Counter Value Register (TC_CV). The counter can be reset by a trigger. In this case, the counter value passes to zero on the next valid edge of the selected clock.

35.6.3 Clock Selection

At block level, input clock signals of each channel can either be connected to the external inputs TCLK0, TCLK1 or TCLK2, or be connected to the internal I/O signals TIOA0, TIOA1 or TIOA2 for chaining by programming the TC Block Mode Register (TC_BMR). See Figure 35-2.

Each channel can independently select an internal or external clock source for its counter:

- External clock signals⁽¹⁾: XC0, XC1 or XC2
- Internal clock signals: MCK/2, MCK/8, MCK/32, MCK/128, SLCK

This selection is made by the TCCLKS bits in the TC Channel Mode Register (TC CMR).

The selected clock can be inverted with the CLKI bit in the TC_CMR. This allows counting on the opposite edges of the clock.

The burst function allows the clock to be validated when an external signal is high. The BURST parameter in the TC_CMR defines this signal (none, XC0, XC1, XC2). See Figure 35-3.

Note: 1. In all cases, if an external clock is used, the duration of each of its levels must be longer than the peripheral clock period. The external clock frequency must be at least 2.5 times lower than the peripheral clock.



Figure 35-2. Clock Chaining Selection





Figure 35-3. Clock Selection




35.6.4 Clock Control

The clock of each counter can be controlled in two different ways: it can be enabled/disabled and started/stopped. See Figure 35-4.

- The clock can be enabled or disabled by the user with the CLKEN and the CLKDIS commands in the TC Channel Control Register (TC_CCR). In Capture mode it can be disabled by an RB load event if LDBDIS is set to 1 in the TC_CMR. In Waveform mode, it can be disabled by an RC Compare event if CPCDIS is set to 1 in TC_CMR. When disabled, the start or the stop actions have no effect: only a CLKEN command in the TC_CCR can re-enable the clock. When the clock is enabled, the CLKSTA bit is set in the TC_SR.
- The clock can also be started or stopped: a trigger (software, synchro, external or compare) always starts
 the clock. The clock can be stopped by an RB load event in Capture mode (LDBSTOP = 1 in TC_CMR) or
 an RC compare event in Waveform mode (CPCSTOP = 1 in TC_CMR). The start and the stop commands
 are effective only if the clock is enabled.

Figure 35-4. Clock Control



35.6.5 Operating Modes

Each channel can operate independently in two different modes:

- Capture mode provides measurement on signals.
- Waveform mode provides wave generation.

The TC operating mode is programmed with the WAVE bit in the TC CMR.

In Capture mode, TIOA and TIOB are configured as inputs.

In Waveform mode, TIOA is always configured to be an output and TIOB is an output if it is not selected to be the external trigger.

35.6.6 Trigger

A trigger resets the counter and starts the counter clock. Three types of triggers are common to both modes, and a fourth external trigger is available to each mode.

Regardless of the trigger used, it will be taken into account at the following active edge of the selected clock. This means that the counter value can be read differently from zero just after a trigger, especially when a low frequency signal is selected as the clock.



The following triggers are common to both modes:

- Software Trigger: Each channel has a software trigger, available by setting SWTRG in TC_CCR.
- SYNC: Each channel has a synchronization signal SYNC. When asserted, this signal has the same effect as
 a software trigger. The SYNC signals of all channels are asserted simultaneously by writing TC_BCR (Block
 Control) with SYNC set.
- Compare RC Trigger: RC is implemented in each channel and can provide a trigger when the counter value matches the RC value if CPCTRG is set in the TC_CMR.

The channel can also be configured to have an external trigger. In Capture mode, the external trigger signal can be selected between TIOA and TIOB. In Waveform mode, an external event can be programmed on one of the following signals: TIOB, XC0, XC1 or XC2. This external event can then be programmed to perform a trigger by setting bit ENETRG in the TC_CMR.

If an external trigger is used, the duration of the pulses must be longer than the peripheral clock period in order to be detected.

35.6.7 Capture Mode

Capture mode is entered by clearing the WAVE bit in the TC_CMR.

Capture mode allows the TC channel to perform measurements such as pulse timing, frequency, period, duty cycle and phase on TIOA and TIOB signals which are considered as inputs.

Figure 35-6 shows the configuration of the TC channel when programmed in Capture mode.

35.6.8 Capture Registers A and B

Registers A and B (RA and RB) are used as capture registers. They can be loaded with the counter value when a programmable event occurs on the signal TIOA.

The LDRA field in the TC_CMR defines the TIOA selected edge for the loading of register A, and the LDRB field defines the TIOA selected edge for the loading of Register B.

The subsampling ratio defined by the SBSMPLR field in TC_CMR is applied to these selected edges, so that the loading of Register A and Register B occurs once every 1, 2, 4, 8 or 16 selected edges.

RA is loaded only if it has not been loaded since the last trigger or if RB has been loaded since the last loading of RA.

RB is loaded only if RA has been loaded since the last trigger or the last loading of RB.

Loading RA or RB before the read of the last value loaded sets the Overrun Error Flag (LOVRS bit) in the TC_SR. In this case, the old value is overwritten.

When DMA is used, the RAB register address must be configured as source address of the transfer. The RAB register provides the next unread value from Register A and Register B. It may be read by the DMA after a request has been triggered upon loading Register A or Register B.


35.6.9 Transfer with PDC

The PDC can only perform access from timer to system memory.

Figure 35-5 illustrates how TC_RA and TC_RB can be loaded in the system memory without CPU intervention.



Figure 35-5. Example of Transfer with PDC



T1,T2,T3,T4 = System Bus load dependent (t_{min} = 8 peripheral clocks)


35.6.10 Trigger Conditions

In addition to the SYNC signal, the software trigger and the RC compare trigger, an external trigger can be defined.

The ABETRG bit in the TC_CMR selects TIOA or TIOB input signal as an external trigger. The External Trigger Edge Selection parameter (ETRGEDG field in TC_CMR) defines the edge (rising, falling, or both) detected to generate an external trigger. If ETRGEDG = 0 (none), the external trigger is disabled.



Figure 35-6. Capture Mode



35.6.11 Waveform Mode

Waveform mode is entered by setting the TC_CMRx.WAVE bit.

In Waveform mode, the TC channel generates one or two PWM signals with the same frequency and independently programmable duty cycles, or generates different types of one-shot or repetitive pulses.

In this mode, TIOA is configured as an output and TIOB is defined as an output if it is not used as an external event (EEVT parameter in TC_CMR).

Figure 35-7 shows the configuration of the TC channel when programmed in Waveform operating mode.


35.6.12 Waveform Selection

Depending on the WAVSEL parameter in TC CMR, the behavior of TC CV varies.

With any selection, TC_RA, TC_RB and TC_RC can all be used as compare registers.

RA Compare is used to control the TIOA output, RB Compare is used to control the TIOB output (if correctly configured) and RC Compare is used to control TIOA and/or TIOB outputs.





35.6.12.1 WAVSEL = 00

When WAVSEL = 00, the value of TC_CV is incremented from 0 to 2^{16} -1. Once 2^{16} -1 has been reached, the value of TC_CV is reset. Incrementation of TC_CV starts again and the cycle continues. See Figure 35-8.

An external event trigger or a software trigger can reset the value of TC_CV. It is important to note that the trigger may occur at any time. See Figure 35-9.

RC Compare cannot be programmed to generate a trigger in this configuration. At the same time, RC Compare can stop the counter clock (CPCSTOP = 1 in TC_CMR) and/or disable the counter clock (CPCDIS = 1 in TC_CMR).

Figure 35-8. WAVSEL = 00 without Trigger





Figure 35-9. WAVSEL = 00 with Trigger





35.6.12.2 WAVSEL = 10

When WAVSEL = 10, the value of TC_CV is incremented from 0 to the value of RC, then automatically reset on a RC Compare. Once the value of TC_CV has been reset, it is then incremented and so on. See Figure 35-10.

It is important to note that TC_CV can be reset at any time by an external event or a software trigger if both are programmed correctly. See Figure 35-11.

In addition, RC Compare can stop the counter clock (CPCSTOP = 1 in TC_CMR) and/or disable the counter clock (CPCDIS = 1 in TC_CMR).

Figure 35-10. WAVSEL = 10 without Trigger





Figure 35-11. WAVSEL = 10 with Trigger



35.6.12.3 WAVSEL = 01

When WAVSEL = 01, the value of TC_CV is incremented from 0 to 2^{16} -1 . Once 2^{16} -1 is reached, the value of TC_CV is decremented to 0, then re-incremented to 2^{16} -1 and so on. See Figure 35-12.

A trigger such as an external event or a software trigger can modify TC_CV at any time. If a trigger occurs while TC_CV is incrementing, TC_CV then decrements. If a trigger is received while TC_CV is decrementing, TC_CV then increments. See Figure 35-13.

RC Compare cannot be programmed to generate a trigger in this configuration.

At the same time, RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).

Figure 35-12. WAVSEL = 01 without Trigger





Figure 35-13. WAVSEL = 01 with Trigger





35.6.12.4 WAVSEL = 11

When WAVSEL = 11, the value of TC_CV is incremented from 0 to RC. Once RC is reached, the value of TC_CV is decremented to 0, then re-incremented to RC and so on. See Figure 35-14.

A trigger such as an external event or a software trigger can modify TC_CV at any time. If a trigger occurs while TC_CV is incrementing, TC_CV then decrements. If a trigger is received while TC_CV is decrementing, TC_CV then increments. See Figure 35-15.

RC Compare can stop the counter clock (CPCSTOP = 1) and/or disable the counter clock (CPCDIS = 1).

Figure 35-14. WAVSEL = 11 without Trigger





Figure 35-15. WAVSEL = 11 with Trigger



35.6.13 External Event/Trigger Conditions

An external event can be programmed to be detected on one of the clock sources (XC0, XC1, XC2) or TIOB. The external event selected can then be used as a trigger.

The EEVT parameter in TC_CMR selects the external trigger. The EEVTEDG parameter defines the trigger edge for each of the possible external triggers (rising, falling or both). If EEVTEDG is cleared (none), no external event is defined.

If TIOB is defined as an external event signal (EEVT = 0), TIOB is no longer used as an output and the compare register B is not used to generate waveforms and subsequently no IRQs. In this case the TC channel can only generate a waveform on TIOA.

When an external event is defined, it can be used as a trigger by setting bit ENETRG in the TC_CMR.

As in Capture mode, the SYNC signal and the software trigger are also available as triggers. RC Compare can also be used as a trigger depending on the parameter WAVSEL.



35.6.14 Output Controller

The output controller defines the output level changes on TIOA and TIOB following an event. TIOB control is used only if TIOB is defined as output (not as an external event).

The following events control TIOA and TIOB: software trigger, external event and RC compare. RA compare controls TIOA and RB compare controls TIOB. Each of these events can be programmed to set, clear or toggle the output as defined in the corresponding parameter in TC_CMR.

35.6.15 2-bit Gray Up/Down Counter for Stepper Motor


Each channel can be independently configured to generate a 2-bit gray count waveform on corresponding TIOA, TIOB outputs by means of the GCEN bit in TC_SMMRx.

Up or Down count can be defined by writing bit DOWN in TC_SMMRx.

It is mandatory to configure the channel in Waveform mode in the TC_CMR.

The period of the counters can be programmed in TC_RCx.

Figure 35-16. 2-bit Gray Up/Down Counter



35.6.16 Register Write Protection

To prevent any single software error from corrupting TC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the TC Write Protection Mode Register (TC_WPMR).

The Timer Counter clock of the first channel must be enabled to access TC_WPMR. The following registers can be write-protected:

- TC Block Mode Register
- TC Channel Mode Register: Capture Mode
- TC Channel Mode Register: Waveform Mode
- TC Stepper Motor Mode Register
- TC Register A
- TC Register B
- TC Register C



35.7 Timer Counter (TC) User Interface

Table 35-6. Register Mapping

Offset ⁽¹⁾	Register	Name	Access	Reset
0x00 + channel * 0x40 + 0x00	Channel Control Register	TC_CCR	Write-only	_
0x00 + channel * 0x40 + 0x04	Channel Mode Register	TC_CMR	Read/Write	0
0x00 + channel * 0x40 + 0x08	Stepper Motor Mode Register	TC_SMMR	Read/Write	0
0x00 + channel * 0x40 + 0x0C	Register AB	TC_RAB	Read-only	0
0x00 + channel * 0x40 + 0x10	Counter Value	TC_CV	Read-only	0
0x00 + channel * 0x40 + 0x14	Register A	TC_RA	Read/Write ⁽²⁾	0
0x00 + channel * 0x40 + 0x18	Register B	TC_RB	Read/Write ⁽²⁾	0
0x00 + channel * 0x40 + 0x1C	Register C	TC_RC	Read/Write	0
0x00 + channel * 0x40 + 0x20	Status Register	TC_SR	Read-only	0
0x00 + channel * 0x40 + 0x24	Interrupt Enable Register	TC_IER	Write-only	_
0x00 + channel * 0x40 + 0x28	Interrupt Disable Register	TC_IDR	Write-only	_
0x00 + channel * 0x40 + 0x2C	Interrupt Mask Register	TC_IMR	Read-only	0
0xC0	Block Control Register	TC_BCR	Write-only	_
0xC4	Block Mode Register	TC_BMR	Read/Write	0
0xC8-0xD4	Reserved	_	_	_
0xD8	Reserved	_	_	_
0xE4	Write Protection Mode Register	TC_WPMR	Read/Write	0
0xE8-0xFC	Reserved	_	_	_
0x100-0x1A4	Reserved for PDC Registers	_	_	_

Notes: 1. Channel index ranges from 0 to 2.

2. Read-only if TC_CMRx.WAVE = 0



35.7.1 TC Channel Control Register

Name: $TC_CCRx [x=0..2]$

0x40014080 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	-	-	_	_	-	_
23	22	21	20	19	18	17	16
_	_	-	_	-	-	_	_
15	14	13	12	11	10	9	8
_	_	1	_	1	1	_	_
							_
7	6	5	4	3	2	1	0
_	_	_	-	_	SWTRG	CLKDIS	CLKEN

• CLKEN: Counter Clock Enable Command

0: No effect.

1: Enables the clock if CLKDIS is not 1.

CLKDIS: Counter Clock Disable Command

0: No effect.

1: Disables the clock.

• SWTRG: Software Trigger Command

0: No effect.

1: A software trigger is performed: the counter is reset and the clock is started.

35.7.2 TC Channel Mode Register: Capture Mode

Name: TC_CMRx [x=0..2] (CAPTURE_MODE)

Address: 0x40010004 (0)[0], 0x40010044 (0)[1], 0x40010084 (0)[2], 0x40014004 (1)[0], 0x40014044 (1)[1],

0x40014084 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_		SBSMPLR		LD	RB	LD	RA
15	14	13	12	11	10	9	8
WAVE	CPCTRG	-	-	_	ABETRG	ETRO	GEDG
7	6	5	4	3	2	1	0
LDBDIS	LDBSTOP	BUI	RST	CLKI		TCCLKS	

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• TCCLKS: Clock Selection

Value	Name	Description
0	TIMER_CLOCK1	Clock selected: internal MCK/2 clock signal (from PMC)
1	TIMER_CLOCK2	Clock selected: internal MCK/8 clock signal (from PMC)
2	TIMER_CLOCK3	Clock selected: internal MCK/32 clock signal (from PMC)
3	TIMER_CLOCK4	Clock selected: internal MCK/128 clock signal (from PMC)
4	TIMER_CLOCK5	Clock selected: internal SLCK clock signal (from PMC)
5	XC0	Clock selected: XC0
6	XC1	Clock selected: XC1
7	XC2	Clock selected: XC2

CLKI: Clock Invert

0: Counter is incremented on rising edge of the clock.

1: Counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

Value	Name	Description
0	NONE	The clock is not gated by an external signal.
1	XC0	XC0 is ANDed with the selected clock.
2	XC1	XC1 is ANDed with the selected clock.
3	XC2	XC2 is ANDed with the selected clock.

• LDBSTOP: Counter Clock Stopped with RB Loading

0: Counter clock is not stopped when RB loading occurs.

1: Counter clock is stopped when RB loading occurs.



• LDBDIS: Counter Clock Disable with RB Loading

0: Counter clock is not disabled when RB loading occurs.

1: Counter clock is disabled when RB loading occurs.

• ETRGEDG: External Trigger Edge Selection

Value	Name	Description
0	NONE	The clock is not gated by an external signal.
1	RISING	Rising edge
2	FALLING	Falling edge
3	EDGE	Each edge

ABETRG: TIOA or TIOB External Trigger Selection

0: TIOB is used as an external trigger.

1: TIOA is used as an external trigger.

• CPCTRG: RC Compare Trigger Enable

0: RC Compare has no effect on the counter and its clock.

1: RC Compare resets the counter and starts the counter clock.

WAVE: Waveform Mode

0: Capture mode is enabled.

1: Capture mode is disabled (Waveform mode is enabled).

• LDRA: RA Loading Edge Selection

Value	Name	Description
0	NONE	None
1	RISING	Rising edge of TIOA
2	FALLING	Falling edge of TIOA
3	EDGE	Each edge of TIOA

• LDRB: RB Loading Edge Selection

Value	Name	Description
0	NONE	None
1	RISING	Rising edge of TIOA
2	FALLING	Falling edge of TIOA
3	EDGE	Each edge of TIOA

• SBSMPLR: Loading Edge Subsampling Ratio

Value	Name	Description
0	ONE	Load a Capture Register each selected edge
1	HALF	Load a Capture Register every 2 selected edges



2	FOURTH	Load a Capture Register every 4 selected edges
3	EIGHTH	Load a Capture Register every 8 selected edges
4	SIXTEENTH	Load a Capture Register every 16 selected edges



35.7.3 TC Channel Mode Register: Waveform Mode

Name: TC_CMRx [x=0..2] (WAVEFORM_MODE)

Address: 0x40010004 (0)[0], 0x40010044 (0)[1], 0x40010084 (0)[2], 0x40014004 (1)[0], 0x40014044 (1)[1],

0x40014084 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
BSW	TRG	BE	EVT	ВС	PC	ВС	PB
23	22	21	20	19	18	17	16
ASW	/TRG	AE	EVT	AC	PC	AC	PA
15	14	13	12	11	10	9	8
WAVE	WAV	/SEL	ENETRG	EE	VT	EEV	TEDG
7	6	5	4	3	2	1	0
CPCDIS	CPCSTOP	BL	RST	CLKI		TCCLKS	

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• TCCLKS: Clock Selection

Value	Name	Description
0	TIMER_CLOCK1	Clock selected: internal MCK/2 clock signal (from PMC)
1	TIMER_CLOCK2	Clock selected: internal MCK/8 clock signal (from PMC)
2	TIMER_CLOCK3	Clock selected: internal MCK/32 clock signal (from PMC)
3	TIMER_CLOCK4	Clock selected: internal MCK/128 clock signal (from PMC)
4	TIMER_CLOCK5	Clock selected: internal SLCK clock signal (from PMC)
5	XC0	Clock selected: XC0
6	XC1	Clock selected: XC1
7	XC2	Clock selected: XC2

CLKI: Clock Invert

0: Counter is incremented on rising edge of the clock.

1: Counter is incremented on falling edge of the clock.

• BURST: Burst Signal Selection

Value	Name	Description	
0	NONE	The clock is not gated by an external signal.	
1	XC0	XC0 is ANDed with the selected clock.	
2	XC1	XC1 is ANDed with the selected clock.	
3	XC2	XC2 is ANDed with the selected clock.	

• CPCSTOP: Counter Clock Stopped with RC Compare

0: Counter clock is not stopped when counter reaches RC.

1: Counter clock is stopped when counter reaches RC.

• CPCDIS: Counter Clock Disable with RC Compare

- 0: Counter clock is not disabled when counter reaches RC.
- 1: Counter clock is disabled when counter reaches RC.

EEVTEDG: External Event Edge Selection

Value	Name	Description
0	NONE	None
1	RISING	Rising edge
2	FALLING	Falling edge
3	EDGE	Each edge

EEVT: External Event Selection

Signal selected as external event.

Value	Name	Description	TIOB Direction
0	TIOB	TIOB ⁽¹⁾	Input
1	XC0	XC0	Output
2	XC1	XC1	Output
3	XC2	XC2	Output

Note:

• ENETRG: External Event Trigger Enable

- 0: The external event has no effect on the counter and its clock.
- 1: The external event resets the counter and starts the counter clock.

Note: Whatever the value programmed in ENETRG, the selected external event only controls the TIOA output and TIOB if not used as input (trigger event input or other input used).

• WAVSEL: Waveform Selection

Value	Name	Description
0	UP	UP mode without automatic trigger on RC Compare
1	UPDOWN	UPDOWN mode without automatic trigger on RC Compare
2	UP_RC	UP mode with automatic trigger on RC Compare
3	UPDOWN_RC	UPDOWN mode with automatic trigger on RC Compare

WAVE: Waveform Mode

- 0: Waveform mode is disabled (Capture mode is enabled).
- 1: Waveform mode is enabled.

ACPA: RA Compare Effect on TIOA

Value	Name	Description
0	NONE	None



^{1.} If TIOB is chosen as the external event signal, it is configured as an input and no longer generates waveforms and subsequently no IRQs.

1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• ACPC: RC Compare Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

AEEVT: External Event Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

ASWTRG: Software Trigger Effect on TIOA

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BCPB: RB Compare Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BCPC: RC Compare Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle



• BEEVT: External Event Effect on TIOB

Value	Name	Description
0	NONE	None
1	SET	Set
2	CLEAR	Clear
3	TOGGLE	Toggle

• BSWTRG: Software Trigger Effect on TIOB

Value	Name	Description		
0	NONE	None		
1	SET	Set		
2	CLEAR	Clear		
3	TOGGLE	Toggle		



35.7.4 TC Stepper Motor Mode Register

Name: $TC_SMMRx[x=0..2]$

 $\textbf{Address:} \qquad 0 \times 40010008 \ (0)[0], \ 0 \times 40010048 \ (0)[1], \ 0 \times 40010088 \ (0)[2], \ 0 \times 40014008 \ (1)[0], \ 0 \times 40014048 \ (1)[1], \\ 0 \times 40010088 \ (0)[2], \ 0 \times 40014008 \ (1)[0], \ 0 \times 40014048 \ (1)[1], \\ 0 \times 40014008 \ (1)[0], \ 0 \times 4$

0x40014088 (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	-	1	_	-	_
23	22	21	20	19	18	17	16
_	_	_	-	1	_	-	_
15	14	13	12	11	10	9	8
_	_	_	-		_	-	_
7	6	5	4	3	2	1	0
_	_	_	_	_	_	DOWN	GCEN

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• GCEN: Gray Count Enable

0: TIOAx [x=0..2] and TIOBx [x=0..2] are driven by internal counter of channel x.

1: TIOAx [x=0..2] and TIOBx [x=0..2] are driven by a 2-bit gray counter.

• DOWN: Down Count

0: Up counter.

1: Down counter.

35.7.5 TC Register AB

Name: $TC_RABx[x=0..2]$

Access: Read-only

31	30	29	28	27	26	25	24	
RAB								
23	22	21	20	19	18	17	16	
	RAB							
15	14	13	12	11	10	9	8	
	RAB							
7	6	5	4	3	2	1	0	
			R.A	∖B				

• RAB: Register A or Register B

RAB contains the next unread capture Register A or Register B value in real time. It is usually read by the DMA after a request due to a valid load edge on TIOA.

When DMA is used, the RAB register address must be configured as source address of the transfer.



35.7.6 TC Counter Value Register

Name: $TC_CVx[x=0..2]$

Address: 0x40010010 (0)[0], 0x40010050 (0)[1], 0x40010090 (0)[2], 0x40014010 (1)[0], 0x40014050 (1)[1],

0x40014090 (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24	
CV								
23	22	21	20	19	18	17	16	
	CV							
15	14	13	12	11	10	9	8	
CV								
7	6	5	4	3	2	1	0	
CV								

• CV: Counter Value

CV contains the counter value in real time.

IMPORTANT: For 16-bit channels, CV field size is limited to register bits 15:0.

35.7.7 TC Register A

Name: $TC_RAx[x=0..2]$

Address: 0x40010014 (0)[0], 0x40010054 (0)[1], 0x40010094 (0)[2], 0x40014014 (1)[0], 0x40014054 (1)[1],

0x40014094 (1)[2]

Access: Read-only if TC_CMRx.WAVE = 0, Read/Write if TC_CMRx.WAVE = 1

31	30	29	28	27	26	25	24
			R	A			
23	22	21	20	19	18	17	16
	RA						
15	14	13	12	11	10	9	8
			R	A			
7	6	5	4	3	2	1	0
	·	·	R	A		·	

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• RA: Register A

RA contains the Register A value in real time.

IMPORTANT: For 16-bit channels, RA field size is limited to register bits 15:0.



35.7.8 TC Register B

Name: $TC_RBx[x=0..2]$

Address: 0x40010018 (0)[0], 0x40010058 (0)[1], 0x40010098 (0)[2], 0x40014018 (1)[0], 0x40014058 (1)[1],

0x40014098 (1)[2]

Access: Read-only if TC_CMRx.WAVE = 0, Read/Write if TC_CMRx.WAVE = 1

31	30	29	28	27	26	25	24
			R	В			
23	22	21	20	19	18	17	16
			R	В			
15	14	13	12	11	10	9	8
			R	В			
7	6	5	4	3	2	1	0
	•	•	R	В	•		

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• RB: Register B

RB contains the Register B value in real time.

IMPORTANT: For 16-bit channels, RB field size is limited to register bits 15:0.

35.7.9 TC Register C

Name: $TC_RCx[x=0..2]$

Address: 0x4001001C (0)[0], 0x4001005C (0)[1], 0x4001009C (0)[2], 0x4001401C (1)[0], 0x4001405C (1)[1],

0x4001409C (1)[2]

Access: Read/Write

31	30	29	28	27	26	25	24
			R	С			
23	22	21	20	19	18	17	16
			R	С			
15	14	13	12	11	10	9	8
			R	С			
7	6	5	4	3	2	1	0
			R	С			

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• RC: Register C

RC contains the Register C value in real time.

IMPORTANT: For 16-bit channels, RC field size is limited to register bits 15:0.



35.7.10 TC Status Register

Name: $TC_SRx[x=0..2]$

Address: 0x40010020 (0)[0], 0x40010060 (0)[1], 0x400100A0 (0)[2], 0x40014020 (1)[0], 0x40014060 (1)[1],

0x400140A0 (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24
_	-	_	_	_	-	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	MTIOB	MTIOA	CLKSTA
15	14	13	12	11	10	9	. 8
_	_	1	_	_	_	RXBUFF	ENDRX
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow Status (cleared on read)

0: No counter overflow has occurred since the last read of the Status Register.

1: A counter overflow has occurred since the last read of the Status Register.

• LOVRS: Load Overrun Status (cleared on read)

0: Load overrun has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1.

1: RA or RB have been loaded at least twice without any read of the corresponding register since the last read of the Status Register, if TC_CMRx.WAVE = 0.

CPAS: RA Compare Status (cleared on read)

0: RA Compare has not occurred since the last read of the Status Register or TC CMRx.WAVE = 0.

1: RA Compare has occurred since the last read of the Status Register, if TC CMRx.WAVE = 1.

CPBS: RB Compare Status (cleared on read)

0: RB Compare has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 0.

1: RB Compare has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 1.

CPCS: RC Compare Status (cleared on read)

0: RC Compare has not occurred since the last read of the Status Register.

1: RC Compare has occurred since the last read of the Status Register.

LDRAS: RA Loading Status (cleared on read)

0: RA Load has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1.

1: RA Load has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 0.

LDRBS: RB Loading Status (cleared on read)

0: RB Load has not occurred since the last read of the Status Register or TC_CMRx.WAVE = 1.

1: RB Load has occurred since the last read of the Status Register, if TC_CMRx.WAVE = 0.



• ETRGS: External Trigger Status (cleared on read)

- 0: External trigger has not occurred since the last read of the Status Register.
- 1: External trigger has occurred since the last read of the Status Register.

ENDRX: End of Receiver Transfer (cleared by writing TC_RCR or TC_RNCR)

- 0: The Receive Counter Register has not reached 0 since the last write in TC_RCR⁽¹⁾ or TC_RNCR⁽¹⁾.
- 1: The Receive Counter Register has reached 0 since the last write in TC_RCR or TC_RNCR.

• RXBUFF: Reception Buffer Full (cleared by writing TC_RCR or TC_RNCR)

- 0: TC_RCR or TC_RNCR have a value other than 0.
- 1: Both TC_RCR and TC_RNCR have a value of 0.

Note: 1. TC_RCR and TC_RNCR are PDC registers.

CLKSTA: Clock Enabling Status

- 0: Clock is disabled.
- 1: Clock is enabled.

MTIOA: TIOA Mirror

- 0: TIOA is low. If TC_CMRx.WAVE = 0, this means that TIOA pin is low. If TC_CMRx.WAVE = 1, this means that TIOA is driven low.
- 1: TIOA is high. If TC_CMRx.WAVE = 0, this means that TIOA pin is high. If TC_CMRx.WAVE = 1, this means that TIOA is driven high.

• MTIOB: TIOB Mirror

- 0: TIOB is low. If TC_CMRx.WAVE = 0, this means that TIOB pin is low. If TC_CMRx.WAVE = 1, this means that TIOB is driven low.
- 1: TIOB is high. If TC_CMRx.WAVE = 0, this means that TIOB pin is high. If TC_CMRx.WAVE = 1, this means that TIOB is driven high.



35.7.11 TC Interrupt Enable Register

Name: $TC_IERx[x=0..2]$

Address: 0x40010024 (0)[0], 0x40010064 (0)[1], 0x400100A4 (0)[2], 0x40014024 (1)[0], 0x40014064 (1)[1],

0x400140A4 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	-	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	. 12	11	10	9	. 8
_	_	_	_	_	ı	RXBUFF	ENDRX
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0: No effect.

1: Enables the Counter Overflow Interrupt.

• LOVRS: Load Overrun

0: No effect.

1: Enables the Load Overrun Interrupt.

• CPAS: RA Compare

0: No effect.

1: Enables the RA Compare Interrupt.

• CPBS: RB Compare

0: No effect.

1: Enables the RB Compare Interrupt.

• CPCS: RC Compare

0: No effect.

1: Enables the RC Compare Interrupt.

• LDRAS: RA Loading

0: No effect.

1: Enables the RA Load Interrupt.

. LDRBS: RB Loading

0: No effect.

1: Enables the RB Load Interrupt.

• ETRGS: External Trigger

- 0: No effect.
- 1: Enables the External Trigger Interrupt.

• ENDRX: End of Receiver Transfer

- 0: No effect.
- 1: Enables the PDC Receive End of Transfer Interrupt.
- RXBUFF: Reception Buffer Full
- 0: No effect.
- 1: Enables the PDC Receive Buffer Full Interrupt.



35.7.12 TC Interrupt Disable Register

Name: $TC_IDRx[x=0..2]$

Address: 0x40010028 (0)[0], 0x40010068 (0)[1], 0x400100A8 (0)[2], 0x40014028 (1)[0], 0x40014068 (1)[1],

0x400140A8 (1)[2]

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	-	-	_	_	-
23	22	21	20	19	18	17	16
_	-	-	_	_	-	-	_
15	14	13	12	11	10	9	8
_	1	1	_	_	1	RXBUFF	ENDRX
							_
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0: No effect.

1: Disables the Counter Overflow Interrupt.

LOVRS: Load Overrun

0: No effect.

1: Disables the Load Overrun Interrupt (if TC_CMRx.WAVE = 0).

• CPAS: RA Compare

0: No effect.

1: Disables the RA Compare Interrupt (if TC_CMRx.WAVE = 1).

• CPBS: RB Compare

0: No effect.

1: Disables the RB Compare Interrupt (if TC_CMRx.WAVE = 1).

• CPCS: RC Compare

0: No effect.

1: Disables the RC Compare Interrupt.

• LDRAS: RA Loading

0: No effect.

1: Disables the RA Load Interrupt (if TC_CMRx.WAVE = 0).

. LDRBS: RB Loading

0: No effect.

1: Disables the RB Load Interrupt (if TC_CMRx.WAVE = 0).

• ETRGS: External Trigger

- 0: No effect.
- 1: Disables the External Trigger Interrupt.

• ENDRX: End of Receiver Transfer

- 0: No effect.
- 1: Disables the PDC Receive End of Transfer Interrupt.
- RXBUFF: Reception Buffer Full
- 0: No effect.
- 1: Disables the PDC Receive Buffer Full Interrupt.



35.7.13 TC Interrupt Mask Register

Name: $TC_IMRx[x=0..2]$

Address: 0x4001002C (0)[0], 0x4001006C (0)[1], 0x400100AC (0)[2], 0x4001402C (1)[0], 0x4001406C (1)[1],

0x400140AC (1)[2]

Access: Read-only

31	30	29	28	27	26	25	24
_	-	-	-	-	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	-	-	_
15	14	13	. 12	11	10	9	. 8
_	_	_	_	_	ı	RXBUFF	ENDRX
7	6	5	4	3	2	1	0
ETRGS	LDRBS	LDRAS	CPCS	CPBS	CPAS	LOVRS	COVFS

COVFS: Counter Overflow

0: The Counter Overflow Interrupt is disabled.

1: The Counter Overflow Interrupt is enabled.

LOVRS: Load Overrun

0: The Load Overrun Interrupt is disabled.

1: The Load Overrun Interrupt is enabled.

CPAS: RA Compare

0: The RA Compare Interrupt is disabled.

1: The RA Compare Interrupt is enabled.

• CPBS: RB Compare

0: The RB Compare Interrupt is disabled.

1: The RB Compare Interrupt is enabled.

• CPCS: RC Compare

0: The RC Compare Interrupt is disabled.

1: The RC Compare Interrupt is enabled.

· LDRAS: RA Loading

0: The Load RA Interrupt is disabled.

1: The Load RA Interrupt is enabled.

. LDRBS: RB Loading

0: The Load RB Interrupt is disabled.

1: The Load RB Interrupt is enabled.

• ETRGS: External Trigger

0: The External Trigger Interrupt is disabled.

1: The External Trigger Interrupt is enabled.

• ENDRX: End of Receiver Transfer

0: The PDC Receive End of Transfer Interrupt is disabled.

1: The PDC Receive End of Transfer Interrupt is enabled.

• RXBUFF: Reception Buffer Full

0: The PDC Receive Buffer Full Interrupt is disabled.

1: The PDC Receive Buffer Full Interrupt is enabled.



35.7.14 TC Block Control Register

Name: TC_BCR

Address: 0x400100C0 (0), 0x400140C0 (1)

Access: Write-only

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	1	-	1	1	-	-	_
7	6	5	4	3	2	1	0
_	-	_	-	-	_	1	SYNC

• SYNC: Synchro Command

0: No effect.

^{1:} Asserts the SYNC signal which generates a software trigger simultaneously for each of the channels.

35.7.15 TC Block Mode Register

Name: TC_BMR

Address: 0x400100C4 (0), 0x400140C4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
_	_	_	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	-	_
7	6	5	4	3	2	1	0
_	_	TC2	XC2S	TC1)	KC1S	TC02	XC0S

This register can only be written if the WPEN bit is cleared in the TC Write Protection Mode Register.

• TC0XC0S: External Clock Signal 0 Selection

Value	Name	Description
0	TCLK0	Signal connected to XC0: TCLK0
1	-	Reserved
2	TIOA1	Signal connected to XC0: TIOA1
3	TIOA2	Signal connected to XC0: TIOA2

• TC1XC1S: External Clock Signal 1 Selection

Value	Name	Description
0	TCLK1	Signal connected to XC1: TCLK1
1	-	Reserved
2	TIOA0	Signal connected to XC1: TIOA0
3	TIOA2	Signal connected to XC1: TIOA2

• TC2XC2S: External Clock Signal 2 Selection

Value	Name	Description
0	TCLK2	Signal connected to XC2: TCLK2
1	-	Reserved
2	TIOA0	Signal connected to XC2: TIOA0
3	TIOA1	Signal connected to XC2: TIOA1



35.7.16 TC Write Protection Mode Register

Name: TC_WPMR

Address: 0x400100E4 (0), 0x400140E4 (1)

Access: Read/Write

31	30	29	28	27	26	25	24
			WP	KEY			
23	22	21	20	19	18	17	16
			WPI	KEY			
15	14	13	12	11	10	9	8
	WPKEY						
7	6	5	4	3	2	1	0
_	_	_	1	_	_	_	WPEN

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY corresponds to 0x54494D ("TIM" in ASCII).

1: Enables the write protection if WPKEY corresponds to 0x54494D ("TIM" in ASCII).

The Timer Counter clock of the first channel must be enabled to access this register.

See Section 35.6.16 "Register Write Protection" for a list of registers that can be write-protected and Timer Counter clock conditions.

• WPKEY: Write Protection Key

Value	Name	Description
0x54494D	0x54494D PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
0,544940	FASSWD	Always reads as 0.



36. Analog-to-Digital Converter (ADC)

36.1 Description

The ADC is based on a 10-bit Analog-to-Digital Converter (ADC) managed by an ADC Controller providing enhanced resolution up to 12 bits. Refer to Figure 36-1 "Analog-to-Digital Converter Block Diagram". It also integrates a 8-to-1 analog multiplexer, making possible the analog-to-digital conversions of 8 analog lines. The conversions extend from 0V to VDDIO.

The ADC digital controller embeds circuitry to reduce the resolution down to 8 bits. The 8-bit resolution mode prevents using 16-bit Peripheral DMA transfer into memory when only 8-bit resolution is required by the application. Note that using this low resolution mode does not increase the conversion rate.

Conversion results are reported in a common register for all channels, as well as in a channel-dedicated register.

The 11-bit and 12-bit resolution modes are obtained by averaging multiple samples to decrease quantization noise. For the 11-bit mode, 4 samples are used, which gives a real sample rate of 1/4 of the actual sample frequency. For the 12-bit mode, 16 samples are used, giving a real sample rate of 1/16 of the actual sample frequency. This arrangement allows conversion speed to be traded for better accuracy.

Software trigger, external trigger on rising edge of the ADTRG pin or internal triggers from Timer Counter output(s) are configurable.

The last channel can be converted at a rate different from other channels to improve conversion and processing efficiency in case of a device which provides very low frequency variations such as a temperature sensor. A dedicated comparison circuitry on the last channel allows specific processing and interrupt.

The main comparison circuitry allows automatic detection of values below a threshold, higher than a threshold, in a given range or outside the range, thresholds and ranges being fully configurable.

The ADC also integrates a Sleep mode and a conversion sequencer and connects with a PDC channel. These features reduce both power consumption and processor intervention.

Finally, the user can configure ADC timings, such as startup time and tracking time.




36.2 Embedded Characteristics

- 10-bit Resolution with Enhanced Mode up to 12 bits
- 800 kHz Conversion Rate
- Digital Averaging Function providing Enhanced Resolution Mode up to 12 bits
- Wide Range of Power Supply Operation
- Integrated Multiplexer Offering Up to 8 Independent Analog Inputs
- Individual Enable and Disable of Each Channel
- Hardware or Software Trigger
 - External Trigger Pin
 - Timer Counter Outputs (Corresponding TIOA Trigger)
- Up to 2 Trigger Events With Independent Rates
- PDC Support
- Possibility of ADC Timings Configuration
- Two Sleep Modes and Conversion Sequencer
 - Automatic Wakeup on Trigger and Back to Sleep Mode after Conversions of all Enabled Channels
 - Possibility of Customized Channel Sequence
- Standby Mode for Fast Wakeup Time Response
 - Power Down Capability
- Automatic Window Comparison of Converted Values
- Asynchronous Partial Wake-up (Sleepwalking) on external trigger
- Register Write Protection



36.3 Block Diagram

Figure 36-1. Analog-to-Digital Converter Block Diagram



36.4 Signal Description

Table 36-1. ADC Pin Description

Pin Name	Description
AD0-AD7	Analog input channels
ADTRG	External trigger



36.5 Product Dependencies

36.5.1 Power Management

The ADC Controller is not continuously clocked. The programmer must first enable the ADC Controller peripheral clock in the Power Management Controller (PMC) before using the ADC Controller. However, if the application does not require ADC operations, the ADC Controller clock can be stopped when not needed and restarted when necessary. Configuring the ADC Controller does not require the ADC Controller clock to be enabled.

36.5.2 Interrupt Sources

The ADC interrupt line is connected on one of the internal sources of the Interrupt Controller. Using the ADC interrupt requires the interrupt controller to be programmed first.

Table 36-2. Peripheral IDs

Instance	ID
ADC	29

36.5.3 I/O Lines

The digital input ADC_ADTRG is multiplexed with digital functions on the I/O line and the selection of ADC_ADTRG is made using the PIO controller.

The analog inputs ADC_ADx are multiplexed with digital functions on the I/O lines. ADC_ADx inputs are selected as inputs of the ADCC when writing a one in the corresponding CHx bit of ADC_CHER and the digital functions are not selected.

Table 36-3. I/O Lines

Instance	Signal	I/O Line	Peripheral
ADC	ADTRG	PA8	В
ADC	AD0	PA17	X1
ADC	AD1	PA18	X1
ADC	AD2	PA19	X1
ADC	AD3	PA20	X1
ADC	AD4	PB0	X1
ADC	AD5	PB1	X1
ADC	AD6/WKUP12	PB2	X1
ADC	AD7/WKUP13	PB3	X1

36.5.4 Timer Triggers

Timer counters may or may not be used as hardware triggers depending on user requirements. Thus, some or all of the timer counters may be unconnected.

36.5.5 Conversion Performances

For performance and electrical characteristics of the ADC, see the section 'Electrical Characteristics'.



36.6 Functional Description


36.6.1 Analog-to-Digital Conversion

ADC conversions are sequenced by two operating times: the tracking time and the conversion time.

- The tracking time represents the time between the channel selection change and the time for the controller to start the ADC. The tracking time is set using the TRACKTIM field of the Mode Register (ADC_MR).
- The conversion time represents the time for the ADC to convert the analog signal.

In order to guarantee a conversion with minimum error, after any start of conversion, the ADC controller waits a number of ADC clock cycles (called hold time) before changing the channel selection again (and so starts a new tracking operation).

Figure 36-2. Sequence of ADC Conversions



36.6.2 ADC Clock

The ADC uses the ADC clock (ADCCLK) to perform conversions. The ADC clock frequency is selected in the PRESCAL field of ADC_MR unless DIV1 is written to 1 or DIV3 is written to 1. Bits DIV1 and DIV3 allow better prescaler granularity. DIV1 and DIV3 must not both be configured to 1.

To generate the ADC clock, the prescaler has two clock sources: the peripheral clock and the PMC PCKx clock. This clock source is selected using the SRCCLK bit in the Extended Mode Register (ADC_EMR).

If PMC PCKx is selected as a source clock, the ADC clock frequency is independent of the processor/bus clock. At reset, the peripheral clock is selected.

If the SRCCLK bit in ADC_EMR is cleared, then the prescaler clock (presc_clk) is driven by peripheral_clock. If the SRCCLK bit in ADC_EMR is set to 1, the prescaler clock is driven by pmc_pck. The ADC clock frequency is between fpresc_clk if DIV1 is 1, and fpresc_clk/512, if PRESCAL is set to 255 (0xFF).

PRESCAL must be programmed to provide the ADC clock frequency parameter given in the section 'Electrical Characteristics'.



36.6.3 ADC Reference Voltage

The conversion is performed on a full range between 0V and the reference voltage connected to VDDIO. Analog inputs between these voltages convert to values based on a linear conversion.

36.6.4 Conversion Resolution

The ADC analog cell features a 10-bit resolution.

The ADC digital controller embeds circuitry to reduce the resolution down to 8 bits.

The ADC digital controller provides enhanced resolution up to 12 bits.

The 8-bit selection is performed by setting the LOWRES bit in ADC_MR. By default, after a reset, the resolution is the highest and the DATA field in the data registers is fully used. By setting the LOWRES bit, the ADC switches to the lowest resolution and the conversion results can be read in the lowest significant bits of the data registers. The two highest bits of the DATA field in the corresponding Channel Data register (ADC_CDR) and of the LDATA field in the Last Converted Data register (ADC_LCDR) read 0.

36.6.5 Conversion Results

When a conversion is completed, the resulting digital value is stored in the Channel Data register (ADC_CDRx) of the current channel and in the ADC Last Converted Data register (ADC_LCDR). By setting the TAG option in the Extended Mode Register (ADC_EMR), the ADC_LCDR presents the channel number associated with the last converted data in the CHNB field.

The channel EOC bit and the DRDY bit in the Interrupt Status register (ADC_ISR) are set. In the case of a connected PDC channel, DRDY rising triggers a data request. In any case, either EOC and DRDY can trigger an interrupt.

Reading one of the ADC_CDRx clears the corresponding EOC bit. Reading ADC_LCDR clears the DRDY bit.




Figure 36-3. EOCx and DRDY Flag Behavior


If ADC_CDR is not read before further incoming data is converted, the corresponding OVREx flag is set in the Overrun Status register (ADC_OVER).

New data converted when DRDY is high sets the GOVRE bit in ADC_ISR.

The OVREx flag is automatically cleared when ADC_OVER is read, and the GOVRE flag is automatically cleared when ADC_ISR is read.



Figure 36-4. EOCx, OVREx and GOVREx Flag Behavior



Warning: If the corresponding channel is disabled during a conversion or if it is disabled and then reenabled during a conversion, its associated data and corresponding EOCx and GOVRE flags in ADC_ISR and OVREx flags in ADC_OVER are unpredictable.



36.6.6 Conversion Triggers


Conversions of the active analog channels are started with a software or hardware trigger. The software trigger is provided by writing the Control register (ADC_CR) with the START bit at 1.

The hardware trigger can be one of the TIOA outputs of the Timer Counter channels or the external trigger input of the ADC (ADTRG). The hardware trigger is selected with the TRGSEL field in the ADC_MR. The selected hardware trigger is enabled with the TRGEN bit in the ADC_MR.

The minimum time between two consecutive trigger events must be strictly greater than the duration of the longest conversion sequence depending on the configuration of the ADC_MR, ADC_CHSR and ADC_SEQRx.

If a hardware trigger is selected, the start of a conversion is triggered after a delay starting at each rising edge of the selected signal. Due to asynchronous handling, the delay may vary in a range of two peripheral clock periods to one ADC clock period.

Figure 36-5. Hardware Trigger Delay



If one of the TIOA outputs is selected, the corresponding Timer Counter channel must be programmed in Waveform mode.

Only one start command is necessary to initiate a conversion sequence on all the channels. The ADC hardware logic automatically performs the conversions on the active channels, then waits for a new request. The Channel Enable (ADC_CHER) and Channel Disable (ADC_CHDR) registers permit the analog channels to be enabled or disabled independently.

If the ADC is used with a PDC, only the transfers of converted data from enabled channels are performed and the resulting data buffers should be interpreted accordingly.

36.6.7 Sleep Mode and Conversion Sequencer

The ADC Sleep mode maximizes power saving by automatically deactivating the ADC when it is not being used for conversions. Sleep mode is selected by setting the SLEEP bit in ADC_MR.

Sleep mode is managed by a conversion sequencer, which automatically processes the conversions of all channels at lowest power consumption.

This mode can be used when the minimum period of time between two successive trigger events is greater than the startup period of the ADC. See the section 'ADC Characteristics' in the 'Electrical Characteristics'.

When a start conversion request occurs, the ADC is automatically activated. As the analog cell requires a startup time, the logic waits during this time and starts the conversion on the enabled channels. When all conversions are complete, the ADC is deactivated until the next trigger. Triggers occurring during the sequence are ignored.

A Fast wake-up mode is available in ADC_MR as a compromise between power-saving strategy and responsiveness. Setting the FWUP bit enables the Fast wake-up mode. In Fast wake-up mode the ADC cell is not fully deactivated while no conversion is requested, thereby providing less power saving but faster wakeup.

The conversion sequencer allows automatic processing with minimum processor intervention and optimized power consumption. Conversion sequences can be performed periodically using a Timer/Counter output. The periodic acquisition of several samples can be processed automatically without any intervention of the processor via the PDC.



The sequence can be customized by programming the Sequence Channel Register ADC_SEQR1 and setting the USEQ bit of the Mode Register (ADC_MR). The user can choose a specific order of channels and can program up to 8 conversions by sequence. The user is free to create a personal sequence by writing channel numbers in ADC_SEQR1. Not only can channel numbers be written in any sequence, channel numbers can be repeated several times. When the bit USEQ in ADC_MR is set, the fields USCHx in ADC_SEQR1 are used to define the sequence. Only enabled USCHx fields will be part of the sequence. Each USCHx field has a corresponding enable, CHx, in ADC_CHER (USCHx field with the lowest x index is associated with bit CHx of the lowest index).

If all ADC channels (i.e., 8) are used on an application board, there is no restriction of usage of the user sequence. However, if some ADC channels are not enabled for conversion but rather used as pure digital inputs, the respective indexes of these channels cannot be used in the user sequence fields (see ADC_SEQRx). For example, if channel 4 is disabled (ADC_CSR[4] = 0), ADC_SEQRx fields USCH1 up to USCH8 must not contain the value 4. Thus the length of the user sequence may be limited by this behavior.

As an example, if only four channels over 8 (CH0 up to CH3) are selected for ADC conversions, the user sequence length cannot exceed four channels. Each trigger event may launch up to four successive conversions of any combination of channels 0 up to 3 but no more (i.e., in this case the sequence CH0, CH0, CH1, CH1 is impossible).

A sequence that repeats the same channel several times requires more enabled channels than channels actually used for conversion. For example, the sequence CH0, CH0, CH1, CH1 requires four enabled channels (four free channels on application boards) whereas only CH0, CH1 are really converted.

Note: The reference voltage pins always remain connected in Normal mode as in Sleep mode.

36.6.8 Comparison Window

The ADC Controller features automatic comparison functions. It compares converted values to a low threshold, a high threshold or both, depending on the value of the CMPMODE bit in ADC_EMR. The comparison can be done on all channels or only on the channel specified in the CMPSEL field of ADC_EMR. To compare all channels, the CMPALL bit of ADC_EMR must be set.

If set to 1, the CMPTYPE bit of ADC_EMR can be used to discard all conversion results that do not match the comparison conditions. Once a conversion result matches the comparison conditions, all the subsequent conversion results are stored in the ADC_LCDR (even if these results do not meet the comparison conditions). Writing a 1 to the CMPRST bit in ADC_CR immediately stops the conversion result storage until the next comparison match.

If the CMPTYPE bit in ADC_EMR is cleared, all conversions are stored in the ADC_LCDR. Only the conversions that match the comparison conditions trigger the COMPE flag in ADC_ISR.

Moreover, a filtering option can be set by writing the number of consecutive comparison matches needed to raise the flag. This number can be written and read in the CMPFILTER field of ADC_EMR. The filtering option is dedicated to reinforce the detection of an analog signal overpassing a predefined threshold. The filter is cleared as soon as the ADC_SR is read, so this filtering function must be used with peripheral DMA controller and works only when using Interrupt mode (no polling).

The flag can be read on the COMPE bit of the Interrupt Status register (ADC_ISR) and can trigger an interrupt.

The high threshold and the low threshold can be read/write in the Compare Window register (ADC CWR).

If the comparison window is to be used with the LOWRES bit set in ADC_MR, the thresholds do not need to be adjusted, as the adjustment is done internally. However, whether the LOWRES bit is set or not, thresholds must always be configured in accordance with the maximum ADC resolution.

36.6.9 ADC Timings

Each ADC has its own minimal startup time that is programmed through the field STARTUP in ADC_MR.



A minimal tracking time is necessary for the ADC to guarantee the best converted final value between two channel selections. This time must be programmed in the TRACKTIM field in ADC_MR.

Warning: No input buffer amplifier to isolate the source is included in the ADC. This must be taken into consideration to program a precise value in the TRACKTIM field. See the section 'ADC Characteristics' in the 'Electrical Characteristics'.

36.6.10 Last Channel Specific Measurement Trigger

The last channel (higher index available) embeds a specific mode allowing a measurement trigger period which differs from other active channels. This allows efficient management of the conversions especially if the channel is driven by a device with a variation of a different frequency from other converted channels (for example, but not limited to, temperature sensor).

The temperature measurement can be made in different ways through the ADC controller. The different methods of measurement depend on the configuration bits TRGEN in ADC_MR and CH7 in the Channel Status register (ADC_CHSR).

The last channel measure can be triggered like the other channels by enabling its associated conversion channel index 7, writing 1 in CH7 of ADC_CHER.


The manual start can only be performed if the TRGEN bit in ADC_MR is disabled. When the START bit in ADC_CR is set, the last channel conversion is scheduled together with the other enabled channels (if any). The result of the conversion is placed in ADC_CDR7 register and the associated flag EOC7 is set in ADC_ISR.

If the TRGEN bit is set in ADC_MR, the last channel is periodically converted together with the other enabled channels and the result is placed in ADC_LCDR and ADC_CDR7 registers. Thus the last channel conversion result is part of the Peripheral DMA Controller buffer (see Figure 36-6).



Figure 36-6. Same Trigger for All Channels






Notes: ADC_SEL: Command to the ADC analog cell

C: All ADC channels except the last channel (higher index)

LC: Last channel (higher index)

Assuming ADC_CHSR[0] = 1 and ADC_CHSR[HigherIndex] = 1



If the last channel is driven by a device with a slower variation compared to other channels (temperature sensor for example), the channel can be enabled/disabled at any time. However, this may not be optimal for downstream processing.

The ADC controller allows a different way of triggering the measurement when DUALTRIG is set in the Last Channel Trigger Mode Register (ADC_LCTMR) but CH7 is not set in ADC_CHSR.


Under these conditions, the measure for last channel is triggered with a period defined by field OUT1 in the RTC_MR (Real-time Clock Mode Register) while other channels are still active. OUT1 configures an internal trigger generated by the RTC, totally independent of the internal/external triggers. The RTC event will be processed on the next internal/external trigger event as described in Figure 36-7. The internal/external trigger for other channels is selected through the TRGSEL field of ADC_MR.

Every second, a conversion is scheduled for channel 7 but the result of the conversion is only uploaded in the ADC_CDR7 register and not in the ADC_LCDR (see Figure 36-7). Therefore there is no change in the structure of the Peripheral DMA Controller buffer due to the conversion of the last channel, only the enabled channels are kept in the buffer. The end of conversion of the last channel is reported by the EOC7 flag in the ADC_ISR.



Figure 36-7. Independent Trigger Measurement for Last Channel

ADC_CHSR[HigherIndex] = 0 and ADC_MR.TRGEN = 1 DUALTRIG = 1




Notes: ADC_SEL: Command to the ADC analog cell

C: All ADC channels except the last channel (higher index)

LC: Last channel (higher index)

Assuming ADC_CHSR[0] = 1




If DUALTRIG = 1, TRGEN is disabled and none of the channels are enabled in the ADC_CHSR (ADC_CHSR = 0), then only the channel 7 is converted at a rate defined by the RTC OUT1 (see Figure 36-8).

This mode of operation, when combined with the Sleep mode operation of the ADC Controller, provides a low-power mode for last channel measure. This assumes there is no other ADC conversion to schedule at a high sampling rate or no other channel to convert.

Figure 36-8. Only Last Channel Measurement Triggered at Low Speed

ADC_CHSR = 0 and ADC_MR.TRGEN = 0
DUALTRIG = 1



Note: ADC_SEL: Command to the ADC analog cell

36.6.11 Enhanced Resolution Mode and Digital Averaging Function

The Enhanced Resolution mode is enabled if LOWRES is cleared in ADC_MR, and the OSR field is set to 1 or 2 in ADC_EMR. The enhancement is based on a digital averaging function.

FREERUN in ADC_MR must be cleared when digital averaging is used (OSR ≠ 0 in ADC_EMR).

There is no averaging on the last index channel if the measure is triggered by an RTC event.

In this mode, the ADC Controller will trade conversion performance for accuracy by averaging multiple samples, thus providing a digital low-pass filter function.

If 1-bit enhancement resolution is selected (OSR = 1 in ADC_EMR), the ADC real sample rate is the maximum ADC sample rate divided by 4, therefore the oversampling ratio is 4.

When 2-bit enhancement resolution is selected (OSR = 2 in ADC_EMR), the ADC real sample rate is the maximum ADC sample rate divided by 16 (oversampling ratio is 16).

The selected oversampling ratio applies to all enabled channels except for the temperature sensor channel when triggered by an RTC event.

The average result is valid into the ADC_CDRx (x corresponding to the index of the channel) only if EOCn flag is set in ADC_ISR and OVREn flag is cleared in ADC_OVER. The average result for all channels is valid in the ADC_LCDR only if DRDY is set and GOVRE is cleared in the ADC_ISR.

Note that ADC_CDRs are not buffered. Therefore, when an averaging sequence is ongoing, the value in these registers changes after each averaging sample. However, overrun flags in ADC_OVER rise as soon as the first sample of an averaging sequence is received. Thus the previous averaged value is not read, even if the new averaged value is not ready.

Consequently, when an overrun flag rises in ADC_OVER, it means that the previous unread data is lost but it does not mean that this data has been overwritten by the new averaged value as the averaging sequence concerning this channel can still be ongoing.

36.6.11.1 Averaging Function versus Trigger Events

The samples can be defined in different ways for the averaging function depending on the configuration of the ASTE bit in ADC_EMR and the USEQ bit in ADC_MR.

When USEQ is cleared, there are two possible ways to generate the averaging through the trigger event. If ASTE bit is cleared in ADC_EMR, every trigger event generates one sample for each enabled channel as described in Figure 36-9. Therefore four trigger events are requested to get the result of averaging if OSR = 1.



Figure 36-9. Digital Averaging Function Waveforms Over Multiple Trigger Events

ADC EMR.OSR = 1 ASTE = 0, ADC CHSR[1:0] = 0x3 and ADC MR.USEQ = 0 Internal/External Trigger Event ADC SEL CH0 0 0i2 0i3 0i1 CH0 1 10i1 ADC_CDR[0] Read ADC CDR[0] EOC[0] OVR[0] CH1_0 1i2 CH1 1 1i1 1i1 1i3 ADC CDR[1] Read ADC_CDR[1] Read ADC CDR[1] EOC[1] CH1 0 CH1_1 CH0 1 ADC_LCDR DRDY Read ADC_LCDR

Notes: ADC_SEL: Command to the ADC analog cell 0i1, 0i2, 0i3, 1i1, 1i2, 1i3 are intermediate results and CH0/1_0/1 are final result of average function.

Read ADC LCDR

If ASTE = 1 in ADC_EMR and USEQ = 0 in ADC_MR, then the sequence to be converted, defined in ADC_CHSR, is automatically repeated n times (where n corresponds to the oversampling ratio defined in the OSR field in ADC_EMR). As a result, only one trigger is required to obtain the result of the averaging function as described in Figure 36-10.

Figure 36-10. Digital Averaging Function Waveforms on a Single Trigger Event

ADC EMR.OSR = 1, ASTE = 1, ADC CHSR[1:0] = 0x3 and ADC MR.USEQ = 0 Internal/External Trigger Event ADC SEL CH0 0 0i2 ADC_CDR[0] 0i1 0i3 CH0 1 Read ADC CDR[0] EOC[0] ADC CDR[1] 1i2 CH1 0 1i1 1i3 CH1 1 Read ADC_CDR[1] EOC[1] CH1_1 CH0 1 ADC_LCDR DRDY Read ADC LCDR

Note: ADC_SEL: Command to the ADC analog cell 0i1, 0i2, 0i3, 1i1, 1i2, 1i3 are intermediate results and CH0/1_0/1 are final result of average function.

When USEQ is set, the user can define the channel sequence to be converted by configuring ADC_SEQRx and ADC_CHER so that channels are not interleaved during the averaging period. Under these conditions, a sample is defined for each end of conversion as described in Figure 36-11.

Therefore, if the same channel is configured to be converted four times consecutively, and the OSR = 1 in ADC_EMR, the averaging result will be placed in the corresponding ADC_CDRx and in ADC_LCDR for each trigger event.

In this case, the ADC real sample rate remains the maximum ADC sample rate divided by 4 or 16, depending on OSR.

When USEQ = 1, ASTE = 1 and OSR is different from 0, it is important to notice that the user sequence must follow a specific pattern. The user sequence must be programmed in such a way that it generates a stream of conversion, where a given channel is successively converted with an integer multiple depending on OSR value. Up to four channels can be converted in this specific mode.

When OSR = 1, each channel to convert must be consecutively repeated four times in the sequence, so the four first single bit field enabled in ADC_CHSR must have their associated channel index programmed to the same value in ADC_SEQRx registers. Therefore, for OSR = 1 a maximum of four channels can be converted (the user sequence allows a maximum of 16 conversions for each trigger event).


When OSR = 2, a channel to convert must be consecutively repeated 16 times in the sequence, so all fields must be enabled in ADC_CHSR, and their associated channel index programmed to the same value in the ADC_SEQRx registers. Therefore, for OSR = 2 only one channel can be converted (the user sequence allows a maximum of 16 conversions for each trigger event).

OSR = 3 and OSR = 4 are prohibited when USEQ = 1 and ASTE = 1.



Figure 36-11. Digital Averaging Function Waveforms on a Single Trigger Event, Non-interleaved

ADC_EMR.OSR = 1 , ASTE = 1, ADC_CHSR[7:0] = 0xFF and ADC_MR.USEQ = 1 ADC_SEQR1 = $0x1111_0000$



Note: ADC_SEL: Command to the ADC analog cell

0i1, 0i2, 0i3, 1i1, 1i2, 1i3 are intermediate results and CH0/1_0/1 are final result of average function.

36.6.11.2 Oversampling Digital Output Range

When an oversampling is performed, the maximum value that can be read on ADC_CDRx or ADC_LCDR is not the full-scale value, even if the maximum voltage is supplied on the analog input. This is due to the digital averaging function. For example, when OSR = 1, four samples are accumulated and the result is then right-shifted by 1 (divided by 2).

The maximum output value carried on ADC_CDRx or ADC_LCDR depends on the OSR value configured in ADC_EMR.

Table 36-4. Oversampling Digital Output Range Values

Resolution	Samples	Shift	Full Scale Value	Maximum Value
8-bit	1	0	255	255
10-bit	1	0	1023	1023
11-bit	4	1	2047	2046
12-bit	16	2	4095	4092

36.6.12 Asynchronous and Partial Wake-up (SleepWalking)

This operating mode is a means of data pre-processing that qualifies an incoming event, thus allowing the ADC to decide whether or not to wake up the system. Asynchronous and partial wake-up is mainly used when the system is in Wait mode (see the PMC section for further details). It can also be enabled when the system is fully running.

Once the Asynchronous and partial wake-up mode is enabled, no access must be performed in the ADC before a wake-up is performed by the ADC.



When the Asynchronous and partial wake-up mode is enabled for the ADC (see the PMC section), the PMC decodes a clock request from the ADC. The clock request is generated as soon as the selected external trigger event (TRGSEL field in ADC_MR) occurs. If the system is in Wait mode (processor and peripheral clocks switched off), the PMC restarts the fast RC oscillator and provides the clock only to the ADC. If the system is in Wait mode, only triggers from peripherals located in the backup area can generate a partial wake-up.

As soon as the clock is provided by the PMC, the ADC processes the conversions and compares the converted values with LOWTHRES and HIGHTHRES field values in ADC_CWR.

The ADC instructs the PMC to disable the clock if the converted value does not meet the conditions defined by LOWTHRES and HIGHTHRES field values in ADC CWR.


If the converted value meets the conditions, the ADC instructs the PMC to exit the full system from Wait mode.

If the processor and peripherals are running, the ADC can be configured in Asynchronous and partial wake-up mode by enabling the PMC_SLPWK_ER (see the PMC section). When a trigger event occurs, the ADC requests the clock from the PMC and the comparison is performed. If there is a comparison match, the ADC continues to request the clock. If there is no match, the clock is switched off for the ADC only, until a new trigger event is detected.

36.6.13 Buffer Structure

The PDC read channel is triggered each time a new data is stored in ADC_LCDR. The same structure of data is repeatedly stored in ADC_LCDR each time a trigger event occurs. Depending on user mode of operation (ADC_MR, ADC_CHSR, ADC_SEQR1) the structure differs. Each data read to PDC buffer, carried on a half-word (16-bit), consists of last converted data right aligned and when TAG is set in ADC_EMR, the four most significant bits are carrying the channel number thus allowing an easier post-processing in the PDC buffer or better checking the PDC buffer integrity.

Figure 36-12. Buffer Structure



36.6.14 Register Write Protection

To prevent any single software error from corrupting ADC behavior, certain registers in the address space can be write-protected by setting the WPEN bit in the "ADC Write Protection Mode Register" (ADC_WPMR).



If a write access to the protected registers is detected, the WPVS flag in the "ADC Write Protection Status Register" (ADC_WPSR) is set and the field WPVSRC indicates the register in which the write access has been attempted.

The WPVS flag is automatically reset by reading the ADC_WPSR.

The following registers can be write-protected:

- ADC Mode Register
- ADC Channel Sequence 1 Register
- ADC Channel Enable Register
- ADC Channel Disable Register
- ADC Last Channel Trigger Mode Register
- ADC Last Channel Compare Window Register
- ADC Extended Mode Register
- ADC Compare Window Register



36.7 Analog-to-Digital (ADC) User Interface

Table 36-5. Register Mapping

Offset	Register	Name	Access	Reset
0x00	Control Register	ADC_CR	Write-only	_
0x04	Mode Register	ADC_MR	Read/Write	0x00000000
0x08	Channel Sequence Register 1	ADC_SEQR1	Read/Write	0x00000000
0x0C	Reserved	_	_	_
0x10	Channel Enable Register	ADC_CHER	Write-only	_
0x14	Channel Disable Register	ADC_CHDR	Write-only	_
0x18	Channel Status Register	ADC_CHSR	Read-only	0x00000000
0x1C	Reserved	_	_	_
0x20	Last Converted Data Register	ADC_LCDR	Read-only	0x00000000
0x24	Interrupt Enable Register	ADC_IER	Write-only	_
0x28	Interrupt Disable Register	ADC_IDR	Write-only	_
0x2C	Interrupt Mask Register	ADC_IMR	Read-only	0x00000000
0x30	Interrupt Status Register	ADC_ISR	Read-only	0x00000000
0x34	Last Channel Trigger Mode Register	ADC_LCTMR	Read/Write	0x00000000
0x38	Last Channel Compare Window Register	ADC_LCCWR	Read/Write	0x00000000
0x3C	Overrun Status Register	ADC_OVER	Read-only	0x00000000
0x40	Extended Mode Register	ADC_EMR	Read/Write	0x00000000
0x44	Compare Window Register	ADC_CWR	Read/Write	0x00000000
0x50	Channel Data Register 0	ADC_CDR0	Read-only	0x00000000
0x54	Channel Data Register 1	ADC_CDR1	Read-only	0x00000000
0x6C	Channel Data Register 7	ADC_CDR7	Read-only	0x00000000
0x70-0x90	Reserved	_	_	_
0x94	Reserved	_	_	_
0x98-0xAC	Reserved	_	_	_
0xC4-0xE0	Reserved	_	_	_
0xE4	Write Protection Mode Register	ADC_WPMR	Read/Write	0x00000000
0xE8	Write Protection Status Register	ADC_WPSR	Read-only	0x00000000
0xEC-0xFC	Reserved	_	_	_
0x100-0x124	Reserved for PDC registers	_	_	_

Note: Any offset not listed in the table must be considered as "reserved".



36.7.1 ADC Control Register

Name: ADC_CR
Address: 0x40038000
Access: Write-only

	•						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	_	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
_	_	_	CMPRST	_	_	START	SWRST

• SWRST: Software Reset

0: No effect.

1: Resets the ADC, simulating a hardware reset.

• START: Start Conversion

0: No effect.

1: Begins analog-to-digital conversion.

• CMPRST: Comparison Restart

0: No effect.

1: Stops the conversion result storage until the next comparison match.

36.7.2 ADC Mode Register

Name: ADC_MR
Address: 0x40038004
Access: Read/Write

31	30	29	28	27	26	25	24
USEQ	DIV3	TRAN	ISFER		TRAC	KTIM	
23	22	21	20	19	18	17	16
_	DIV1	_	_		STAF	RTUP	
15	14	13	12	11	10	9	8
			PRE	SCAL			
7	6	5	4	3	2	1	0
FREERUN	_	SLEEP	LOWRES		TRGSEL		TRGEN

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

• TRGEN: Trigger Enable

Value	Name	Description
0	DIS	Hardware triggers are disabled. Starting a conversion is only possible by software.
1	EN	Hardware trigger selected by TRGSEL field is enabled.

• TRGSEL: Trigger Selection

Value	Name	Description
0	ADC_TRIG0	External trigger
1	ADC_TRIG1	TIO Output of the Timer Counter Channel 0
2	ADC_TRIG2	TIO Output of the Timer Counter Channel 1
3	ADC_TRIG3	TIO Output of the Timer Counter Channel 2
4	ADC_TRIG4	RTCOUT0
5	ADC_TRIG5	RTTINC
6	ADC_TRIG6	Reserved
7	ADC_TRIG7	Reserved

• LOWRES: Resolution

Value	Name	Description
0	BITS_10	10-bit resolution. For higher resolution by averaging, please refer to Section 36.7.15 "ADC Extended Mode Register".
1	BITS_8	8-bit resolution

• SLEEP: Sleep Mode

Value	Name	Description
0	NORMAL	Normal Mode: The ADC core and reference voltage circuitry are kept ON between conversions.
1	SLEEP	Sleep Mode: The ADC core and reference voltage circuitry are OFF between conversions.



• FREERUN: Free Run Mode

Value	Name	Description
0	OFF	Normal Mode
1	ON	Free Run Mode: Never wait for any trigger.

Note: FREERUN must be cleared when digital averaging is used (OSR ≠ 0 in ADC_EMR).

• PRESCAL: Prescaler Rate Selection

 $PRESCAL = (f_{peripheral clock} / (2 \times f_{ADCCLK})) - 1.$

If DIV1 = 1 or DIV3 = 1 then PRESCAL has no effect and the clock division is defined by either the DIV1 bit or DIV3 bit.

• STARTUP: Startup Time

Value	Name	Description
0	SUT0	0 periods of ADCCLK
1	SUT8	8 periods of ADCCLK
2	SUT16	16 periods of ADCCLK
3	SUT24	24 periods of ADCCLK
4	SUT64	64 periods of ADCCLK
5	SUT80	80 periods of ADCCLK
6	SUT96	96 periods of ADCCLK
7	SUT112	112 periods of ADCCLK
8	SUT512	512 periods of ADCCLK
9	SUT576	576 periods of ADCCLK
10	SUT640	640 periods of ADCCLK
11	SUT704	704 periods of ADCCLK
12	SUT768	768 periods of ADCCLK
13	SUT832	832 periods of ADCCLK
14	SUT896	896 periods of ADCCLK
15	SUT960	960 periods of ADCCLK

• DIV1: ADC Clock Prescaler Division Forced to 1

Value	Name	Description
0	NO_DIV1	The PRESCAL field is used to generate the ADC clock unless DIV3 is written to 1.
1	FORCE_DIV1	The ADC clock equals peripheral clock (PRESCAL and DIV3 fields have no effect).

• TRACKTIM: Tracking Time

Tracking Time = $(TRACKTIM + 1) \times ADCCLK$ periods

• DIV3: ADC Clock Prescaler Division Forced to 3

Value	Name	Description
0	NO_DIV3	The PRESCAL field is used to generate the ADC clock unless DIV1 is written to 1.
1	FORCE_DIV3	The ADC clock equals peripheral clock/3 unless DIV1 is written to 1.



• TRANSFER: Hold Time

The TRANSFER field should be set to 2 to guarantee the optimal hold time.

• USEQ: Use Sequence Enable

Value	Name	Description
0	NUM_ORDER	Normal Mode: The controller converts channels in a simple numeric order depending only on the channel index.
1	REG_ORDER	User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 register and can be used to convert the same channel several times.



36.7.3 ADC Channel Sequence 1 Register

Name: ADC_SEQR1
Address: 0x40038008
Access: Read/Write

31	30	29	28	27	26	25	24	
	_	_		USCH7				
23	22	21	20	19	18	17	16	
	USCH6				USC	CH5		
15	14	13	12	11	10	9	8	
	USCH4				USC	CH3		
7	6	5	4	3	2	1	0	
	USCH2				USC	CH1		

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

USCHx: User Sequence Number x

The sequence number x (USCHx) can be programmed by the channel number CHy where y is the value written in this field. The allowed range is 0 up to 7, thus only the sequencer from CH0 to CH7 can be used.

This register activates only if the USEQ field in ADC_MR field is set to '1'.

Any USCHx field is processed only if the CHx field in ADC_CHSR reads logical '1', else any value written in USCHx does not add the corresponding channel in the conversion sequence.

Configuring the same value in different fields leads to multiple samples of the same channel during the conversion sequence. This can be done consecutively, or not, according to user needs.

When configuring consecutive fields with the same value, the associated channel is sampled as many time as the number of consecutive values, this part of the conversion sequence being triggered by a unique event.



36.7.4 ADC Channel Enable Register

Name: ADC_CHER
Address: 0x40038010
Access: Write-only

	,						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	1	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	1	_
7	6	5	4	3	2	1	0
CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

• CHx: Channel x Enable

0: No effect.

Note: If USEQ = 1 in the ADC_MR, CHx corresponds to the xth channel of the sequence described in ADC_SEQR1.



^{1:} Enables the corresponding channel.

36.7.5 ADC Channel Disable Register

Name: ADC_CHDR Address: 0x40038014 Access: Write-only 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CH3

CH2

CH1

CH0

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

CH4

CH5

• CHx: Channel x Disable

0: No effect.

CH7

CH6

Warning: If the corresponding channel is disabled during a conversion or if it is disabled and then reenabled during a conversion, its associated data and corresponding EOCx and GOVRE flags in ADC_ISR and OVREx flags in ADC_OVER are unpredictable.

^{1:} Disables the corresponding channel.

36.7.6 ADC Channel Status Register

Name: ADC_CHSR
Address: 0x40038018
Access: Read-only

redu only						
30	29	28	27	26	25	24
_	_	-	_	_	_	_
22	21	20	19	18	17	16
_	_	_	_	_	-	_
14	13	12	11	10	9	8
_	_	_	_	_	_	_
6	5	4	3	2	1	0
CH6	CH5	CH4	CH3	CH2	CH1	CH0
	30 - 22 - 14 - 6	30 29 22 21 14 13 6 5	30 29 28 - - - 22 21 20 - - - 14 13 12 - - - 6 5 4	30 29 28 27 - - - - 22 21 20 19 - - - - 14 13 12 11 - - - - 6 5 4 3	30 29 28 27 26 - - - - - 22 21 20 19 18 - - - - - 14 13 12 11 10 - - - - - 6 5 4 3 2	30 29 28 27 26 25 - - - - - - 22 21 20 19 18 17 - - - - - - 14 13 12 11 10 9 - - - - - 6 5 4 3 2 1

• CHx: Channel x Status

0: The corresponding channel is disabled.

1: The corresponding channel is enabled.



36.7.7 ADC Last Converted Data Register

Name: ADC_LCDR
Address: 0x40038020
Access: Read-only

31	30	29	28	27	26	25	24	
_	_	-	_	_	_	-	_	
23	22	21	20	19	18	17	16	
_	_	_	_	_	_	_	_	
15	14	13	12	11	10	9	8	
	CHNB				LD	ATA	-	
7	6	5	4	3	2	1	0	
			LD.	ATA				

• LDATA: Last Data Converted

The analog-to-digital conversion data is placed into this register at the end of a conversion and remains until a new conversion is completed.

• CHNB: Channel Number

Indicates the last converted channel when the TAG bit is set in the ADC_EMR. If the TAG bit is not set, CHNB = 0.

36.7.8 ADC Interrupt Enable Register

Name: ADC_IER
Address: 0x40038024
Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
_	_	_	-	LCCHG	_	_	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Enables the corresponding interrupt.

• EOCx: End of Conversion Interrupt Enable x

• LCCHG: Last Channel Change Interrupt Enable

• DRDY: Data Ready Interrupt Enable

• GOVRE: General Overrun Error Interrupt Enable

• COMPE: Comparison Event Interrupt Enable

• ENDRX: End of Receive Buffer Interrupt Enable

• RXBUFF: Receive Buffer Full Interrupt Enable



36.7.9 ADC Interrupt Disable Register

Name: ADC_IDR
Address: 0x40038028
Access: Write-only

31	30	29	28	27	26	25	24
_	-	-	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
_	_	_	-	LCCHG	_	_	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: No effect.

1: Disables the corresponding interrupt.

• EOCx: End of Conversion Interrupt Disable x

• LCCHG: Last Channel Change Interrupt Disable

• DRDY: Data Ready Interrupt Disable

• GOVRE: General Overrun Error Interrupt Disable

• COMPE: Comparison Event Interrupt Disable

• ENDRX: End of Receive Buffer Interrupt Disable

• RXBUFF: Receive Buffer Full Interrupt Disable

36.7.10 ADC Interrupt Mask Register

Name: ADC_IMR
Address: 0x4003802C
Access: Read-only

31	30	29	28	27	26	25	24
_	-	_	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
_	_	_	-	LCCHG	_	_	-
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

The following configuration values are valid for all listed bit names of this register:

0: The corresponding interrupt is disabled.

1: The corresponding interrupt is enabled.

• EOCx: End of Conversion Interrupt Mask x

• LCCHG: Last Channel Change Interrupt Mask

• DRDY: Data Ready Interrupt Mask

• GOVRE: General Overrun Error Interrupt Mask

• COMPE: Comparison Event Interrupt Mask

• ENDRX: End of Receive Buffer Interrupt Mask

• RXBUFF: Receive Buffer Full Interrupt Mask



36.7.11 ADC Interrupt Status Register

Name: ADC_ISR
Address: 0x40038030
Access: Read-only

31	30	29	28	27	26	25	24
_	_	_	RXBUFF	ENDRX	COMPE	GOVRE	DRDY
23	22	21	20	19	18	17	16
_	-	-	-	LCCHG	_	-	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
EOC7	EOC6	EOC5	EOC4	EOC3	EOC2	EOC1	EOC0

EOCx: End of Conversion x (automatically set / cleared)

0: The corresponding analog channel is disabled, or the conversion is not finished. This flag is cleared when reading the corresponding ADC_CDRx registers.

1: The corresponding analog channel is enabled and conversion is complete.

LCCHG: Last Channel Change (cleared on read)

- 0: There is no comparison match (defined in the Last Channel Compare Window register (ADC_LCCWR) since the last read of the ADC_ISR.
- 1: The temperature value reported on ADC_CDR7 has changed since the last read of ADC_ISR, according to what is defined in the Last Channel Trigger Mode register (ADC_LCTMR) and Last Channel Compare Window register (ADC_LCCWR).

DRDY: Data Ready (automatically set / cleared)

- 0: No data has been converted since the last read of ADC LCDR.
- 1: At least one data has been converted and is available in ADC_LCDR.

GOVRE: General Overrun Error (cleared on read)

- 0: No general overrun error occurred since the last read of ADC_ISR.
- 1: At least one general overrun error has occurred since the last read of ADC_ISR.

COMPE: Comparison Event (cleared on read)

- 0: No comparison event since the last read of ADC_ISR.
- 1: At least one comparison event (defined in the ADC_EMR and ADC_CWR) has occurred since the last read of ADC_ISR.

ENDRX: End of Receive Transfer (cleared by writing ADC_RCR or ADC_RNCR)

- 0: The Receive Counter Register has not reached 0 since the last write in ADC RCR or ADC RNCR⁽¹⁾.
- 1: The Receive Counter Register has reached 0 since the last write in ADC_RCR or ADC_RNCR⁽¹⁾.

RXBUFF: Receive Buffer Full (cleared by writing ADC_RCR or ADC_RNCR)

0: ADC_RCR or ADC_RNCR⁽¹⁾ has a value other than 0.

1: Both ADC RCR and ADC RNCR⁽¹⁾ have a value of 0.

Note: 1. ADC_RCR and ADC_RNCR are PDC registers



36.7.12 ADC Last Channel Trigger Mode Register

Name: ADC_LCTMR Address: 0x40038034 Access: Read/Write

_

DUALTRIG

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

CMPMOD

• DUALTRIG: Dual Trigger ON

_

0: All channels are triggered by event defined by TRGSEL in ADC_MR.

1: Last channel (higher index) trigger period is defined by OUT1 in RTC_MR.

• CMPMOD: Last Channel Comparison Mode

_

Value	Name	Description
0	LOW	Generates an event when the converted data is lower than the low threshold of the window.
1	HIGH	Generates an event when the converted data is higher than the high threshold of the window.
2	IN	Generates an event when the converted data is in the comparison window.
3	OUT	Generates an event when the converted data is out of the comparison window.



36.7.13 ADC Last Channel Compare Window Register

Name: ADC_LCCWR
Address: 0x40038038
Access: Read/Write

31	30	29	28	27	26	25	24				
_	_	_	_		HIGH1	THRES					
23	22	21	20	19	18	17	16				
	HIGHTHRES										
15	14	13	12	11	10	9	8				
_	-	-	_		LOWT	HRES					
7	6	5	4	3	2	1	0				
		LOWTHRES									

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

• LOWTHRES: Low Threshold

Low threshold associated to compare settings of the ADC_LCTMR.

• HIGHTHRES: High Threshold

High threshold associated to compare settings of the ADC_LCTMR.

36.7.14 ADC Overrun Status Register

Name: ADC_OVER
Address: 0x4003803C
Access: Read-only

	•						
31	30	29	28	27	26	25	24
_	_	_	_	_	_	_	_
23	22	21	20	19	18	17	16
_	_	_	_	_	_	1	_
15	14	13	12	11	10	9	8
_	_	_	_	_	_	1	_
7	6	5	4	3	2	1	0
OVRE7	OVRE6	OVRE5	OVRE4	OVRE3	OVRE2	OVRE1	OVRE0

• OVREx: Overrun Error x

0: No overrun error on the corresponding channel since the last read of ADC_OVER.

Note: An overrun error does not always mean that the unread data has been replaced by a new valid data. Refer to Section 36.6.11 "Enhanced Resolution Mode and Digital Averaging Function" for details.



^{1:} An overrun error has occurred on the corresponding channel since the last read of ADC_OVER.

36.7.15 ADC Extended Mode Register

Name: ADC_EMR
Address: 0x40038040
Access: Read/Write

TAG								
23 22 21 20 19 18 17 16 SRCCLK ASTE OSR	31	30	29	28	27	26	25	24
SRCCLK ASTE OSR	_	-	_	-	_	-	-	TAG
	23	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8	_	_	SRCCLK	ASTE	_	_	OSR	
	15	14	13	12	11	10	9	8
CMPFILTER CMPALL -	_	_	CMPF	ILTER	_	_	CMPALL	_
7 6 5 4 3 2 1 0	7	6	5	4	3	2	1	0
CMPSEL - CMPTYPE CMPMODE		CMPSEL			_	CMPTYPE	CMPN	MODE

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

• CMPMODE: Comparison Mode

Value	Name	Description
0	LOW	Generates an event when the converted data is lower than the low threshold of the window.
1	HIGH	Generates an event when the converted data is higher than the high threshold of the window.
2	IN	Generates an event when the converted data is in the comparison window.
3	OUT	Generates an event when the converted data is out of the comparison window.

• CMPTYPE: Comparison Type

Value	Name	Description
0	FLAG_ONLY	Any conversion is performed and comparison function drives the COMPE flag.
1	START_CONDITION	Comparison conditions must be met to start the storage of all conversions until the CMPRST bit is set.

CMPSEL: Comparison Selected Channel

If CMPALL = 0: CMPSEL indicates which channel has to be compared.

If CMPALL = 1: No effect.

• CMPALL: Compare All Channels

0: Only channel indicated in CMPSEL field is compared.

1: All channels are compared.

• CMPFILTER: Compare Event Filtering

Number of consecutive compare events necessary to raise the flag = CMPFILTER+1

When programmed to 0, the flag rises as soon as an event occurs.

Refer to Section 36.6.8 "Comparison Window" when using filtering option (CMPFILTER > 0).



• OSR: Over Sampling Rate

Value	Name	Description
0	NO_AVERAGE	No averaging. ADC sample rate is maximum.
1	OSR4	1-bit enhanced resolution by averaging. ADC sample rate divided by 4.
2	OSR16	2-bit enhanced resolution by averaging. ADC sample rate divided by 16.

This field is active if LOWRES is cleared in the ADC Mode Register.

Note: FREERUN (see ADC_MR) must be cleared when digital averaging is used.

ASTE: Averaging on Single Trigger Event

Value	Name	Description
0	MULTI_TRIG_AVERAGE	The average requests several trigger events.
1	SINGLE_TRIG_AVERAGE	The average requests only one trigger event.

• SRCCLK: External Clock Selection

0 (PERIPH_CLK): The peripheral clock is the source for the ADC prescaler.

1 (PMC_PCK): PMC PCKx is the source clock for the ADC prescaler, thus the ADC clock can be independent of the core/peripheral clock.

• TAG: Tag of the ADC_LCDR

0: Sets CHNB field to zero in ADC_LCDR.

1: Appends the channel number to the conversion result in ADC_LCDR.



36.7.16 ADC Compare Window Register

Name: ADC_CWR
Address: 0x40038044
Access: Read/Write

31	30	29	28	27	26	25	24		
_	_	_	_		HIGHTHRES				
23	22	21	20	19	18	17	16		
	HIGHTHRES								
15	14	13	12	11	10	9	8		
_	_	_	_	LOWTHRES					
7	6	5	4	3	2	1	0		
	LOWTHRES								

This register can only be written if the WPEN bit is cleared in the ADC Write Protection Mode Register.

• LOWTHRES: Low Threshold

Low threshold associated to compare settings of the ADC_EMR.

If LOWRES is set in ADC_MR, only the 10 LSB of LOWTHRES must be programmed. The two LSB will be automatically discarded to match the value carried on ADC_CDR (8-bit).

• HIGHTHRES: High Threshold

High threshold associated to compare settings of the ADC_EMR.

If LOWRES is set in ADC_MR, only the 10 LSB of HIGHTHRES must be programmed. The two LSB will be automatically discarded to match the value carried on ADC_CDR (8-bit).

36.7.17 ADC Channel Data Register

Name: ADC_CDRx [x=0..7]

Address: 0x40038050
Access: Read/Write

31	30	29	28	27	26	25	24
_	_	-	_	_	_	-	_
23	22	21	20	19	18	17	16
_	_	-	_	_	_	-	_
15	14	13	12	11	10	9	8
_	_	– DATA					
7	6	5	4	3	2	1	0
			DA	ATA .			

• DATA: Converted Data

The analog-to-digital conversion data is placed into this register at the end of a conversion and remains until a new conversion is completed. ADC_CDRx is only loaded if the corresponding analog channel is enabled.



36.7.18 ADC Write Protection Mode Register

Name: ADC_WPMR
Address: 0x400380E4
Access: Read/Write

ixeau/vviile								
30	29	28	27	26	25	24		
WPKEY								
22	21	20	19	18	17	16		
WPKEY								
14	13	12	11	10	9	8		
WPKEY								
6	5	4	3	2	1	0		
_	_	_	_	_	_	WPEN		
	22 14	30 29 22 21 14 13	30 29 28 WPP 22 21 20 WPP 14 13 12 WPP	30 29 28 27 WPKEY 22 21 20 19 WPKEY 14 13 12 11 WPKEY	30 29 28 27 26 WPKEY 22 21 20 19 18 WPKEY 14 13 12 11 10 WPKEY	30 29 28 27 26 25 WPKEY 22 21 20 19 18 17 WPKEY 14 13 12 11 10 9 WPKEY		

• WPEN: Write Protection Enable

0: Disables the write protection if WPKEY value corresponds to 0x414443 ("ADC" in ASCII).

1: Enables the write protection if WPKEY value corresponds to 0x414443 ("ADC" in ASCII).

See Section 36.6.14 "Register Write Protection" for the list of write-protected registers.

• WPKEY: Write Protection Key

Value	Name	Description
0x414443 PA	PASSWD	Writing any other value in this field aborts the write operation of the WPEN bit.
	FASSVID	Always reads as 0

36.7.19 ADC Write Protection Status Register

Name: ADC WPSR Address: 0x400380E8 Access: Read-only **WPVSRC WPVSRC**

_

WPVS

• WPVS: Write Protection Violation Status

_

0: No write protection violation has occurred since the last read of the ADC_WPSR.

• WPVSRC: Write Protection Violation Source

When WPVS = 1, WPVSRC indicates the register address offset at which a write access has been attempted.



^{1:} A write protection violation has occurred since the last read of the ADC_WPSR. If this violation is an unauthorized attempt to write a protected register, the associated violation is reported into field WPVSRC.

37. Electrical Characteristics

37.1 Absolute Maximum Ratings

Table 37-1. Absolute Maximum Ratings*

Storage temperature60°C to +150°C
Voltage on input pins with respect to ground0.3V to +4V
Absolute maximum voltage (VDDIO)4V
Total DC output current on all I/O lines 49-lead WLCSP

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

37.2 Recommended Operating Conditions

Table 37-2. Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _A	Ambient Temperature Range	_	-40	_	+85	°C
V _{VDDCORE}	DC Supply Core	Connected to VDDOUT	_	_	1.2	V
V _{VDDIO}	DC Supply I/Os	_	1.62	3.3	3.6	V
N/	Cumbin Dimple Valteria	RMS value 10 kHz to 10 MHz	_	_	30	\/
V _{VDDIO_RIPPLE}	Supply Ripple Voltage	RMS value > 10 MHz	_	_	10	mV
V _{VDDIO_SLOPE}	Minimum Slope on VDDIO	_	1.5	_	_	V/ms
f _{MCK}	Master Clock Frequency	_	_	_	48	MHz

37.3 DC Characteristics

The following characteristics are applicable to the operating temperature range: $T_A = -40$ °C to 85°C, unless otherwise specified.

Table 37-3. DC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
		PA0-PA24, PB0-PB12		_	Min			
V_{IL}	Low-level Input Voltage	NRST	-0.3	_	$[0.8V, \\ 0.3 \times V_{VDDIO}]$	V		
		PA0-PA24, PB0-PB12	Min	_				
V_{IH}	High-level Input Voltage	NRST	$[2.0V, 0.7 \times V_{VDDIO}]$	_	V _{VDDIO} +0.3V	V		
		PA3-PA4, PA14 (I _{OH} = 6.0 mA)		_	_			
V_{OH}	High-level Output Voltage	PA0-PA2, PA5-PA13, PA15- PA24, PB0-PB11(I _{OH} = 4.0 mA)	V _{VDDIO} - 0.4V	_	_	V		
		NRST		_	_			
		PA3-PA4, PA14 (I _{OH} =6.0 mA)	_	_				
V_{OL}	V _{OL} Low-level Output Voltage	PA0-PA2, PA5-PA13, PA15- PA24, PB0-PB11(I _{OH} =4.0 mA)	_	_	0.4	٧		
		NRST	_	_				
V _{HYS}	Hysteresis Voltage	PA0-PA24, PB0-PB12 (Hysteresis mode enabled)	150	_	_	mV		
		V_{VDDIO} [1.62V : 3.6V] ; $V_{OH} = V_{VDDIO} - 0.4$						
	Source Current	PA3–PA4, PA14	_	_	-6			
I _{OH}		PA7-PA13, PA15-PA24, PB0-PB4, PB8-PB9, PB12	_	_	-4	mA		
		PA0-PA2, PB5-PB7, PB10-PB11	_	_	-2			
		NRST	_	_	-4	mA		
		V_{VDDIO} [1.62V : 3.6V] ; $V_{OH} = V_{VDDIO} - 0.4$						
		PA3-PA4, PA14	_	_	6			
I _{OL}	Sink Current	PA7-PA13, PA15-PA24, PB0-PB4, PB8-PB9, PB12	_	_	4	mA		
OL .		PA0-PA2, PB5-PB7, PB10-PB11	_	_	2			
		V _{VDDIO} [1.62V : 3.6V] ;V _{OL} = 0.4V						
		NRST	_	_	4	mA		
	Lave lavel langet Company	Pull-up OFF	-1	_	1			
I _{IL}	Low-level Input Current	Pull-up ON	10	_	30	μΑ		
1	High-level Input Current	Pull-down OFF ⁽¹⁾	-1	_	1	^		
I _{IH}	r iign-ievei iriput Current	Pull-down ON ⁽¹⁾	10	_	30	μA		
R _{PULLUP}	Pull-up Resistor	PA0-PA24, PB0-PB12, NRST	70	100	130	kΩ		
R _{PULLDOWN}	Pull-down Resistor	PA0-PA24 ⁽¹⁾ , PB0-PB12	70	100	130	kΩ		
R _{ODT}	On-die Series Termination Resistor	PA0-PA24, PB0-PB12	_	36		Ω		

Note: 1. Except PA3-PA4-PA14, no pull-down.



Table 37-4. VDDCORE Voltage Regulator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{VDDIO}	DC Input Voltage Range	-	1.62	_	3.6	V
M	DC Output Valtage Bangs	Running mode ⁽¹⁾	1.03	_	1.2	V
V_{VDDOUT}	DC Output Voltage Range	Wait mode	0.9	_	1.0	V
V _{ACCURACY}	Output Voltage Accuracy	Initial output voltage accuracy in Running mode	-6.5	_	5.5	%
I _{LOAD}	Maximum DC Output Current	_	_	25	40	mA
V_{LINE}	Line Regulation	V _{VDDIO} [1.62V : 2V]; I _{Load} = 25 mA	_	10	18	
$V_{LINE-TR}$	Transient Line Regulation	V_{VDDIO} [1.62V : 2V]; $t_R = t_F = 50 \mu s$; $I_{LOAD} = 25 \text{ mA}$	_	_	95	mV
V_{LOAD}	Load Regulation	I _{LOAD} = 20% to 80% at 25 mA	_	1	10	mV
$V_{LOAD-TR}$	Transient Load Regulation	I_{LOAD} = 20% to 80% at 25 mA; t_{R} = t_{F} = 5 µs	_	40	70	IIIV
IQ	Quiescent Current	Normal mode; I _{LOAD} = 0 mA	_	1.03	1.32	μΑ
CD _{IN}	Input Decoupling Capacitor	(2)	_	4.7	_	μF
CD _{OUT}	Output Decoupling Capacitor	(3)	1.0	2.2	3.3	μF
t _{ON}	Turn-on Time for Standby to Normal Mode	CD_{OUT} = 2.2 μ F, V_{VDDOUT} reaches max $VDDOUT$	_	_	350	μs

Notes: 1. The CortexM4 is running code out of Flash or from internal SRAM.

- A 4.7 μF or higher ceramic capacitor must be connected between V_{VDDIO} and the closest GND pin of the device.
 This large decoupling capacitor is mandatory to reduce startup current, thus improving transient response and noise rejection.
- 3. To ensure stability, an external 2.2 μ F output capacitor CD_{OUT} must be connected between the VDDOUT and the closest GND pin of the device. The ESR (Equivalent Series Resistance) of the capacitor must be in the range 20 to 200 m Ω .multilayer ceramic capacitors are suitable as output capacitors.

A 100nF bypass capacitor between VDDOUT and the closest GND pin of the device helps to decrease output noise and improves the load transient response.

Table 37-5. Core Power Supply Brownout Detector Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{TH-}	Supply Falling Threshold	After trimming	0.58	_	0.91	V
V _{HYST}	Hysteresis	-	5	20	55	mV
V _{TH+}	Supply Rising Threshold	-	0.60	0.8	0.945	V
I _{DDON}	Current Consumption on	Brownout detector enabled	_	4.5	6.9	^
I _{DDOFF}	VDDCORE	Brownout detector disabled	_	_	1	μΑ
I _{DDIOON}	Current Consumption on	Brownout detector enabled	_	1.3	2	
I _{DDIOOFF}	VDDIO	Brownout detector disabled	_	_	1	μΑ
t _{D-}	V _{TH-} Detection Propagation Time	-	_	1	15	us
t _{START}	Startup Time	From disabled state to enabled state	90	170	450	μs

Figure 37-1. Core Brownout Output Waveform




Table 37-6. VDDIO Supply Monitor

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{TH}	Supply Monitor Threshold	Four selectable steps	1.62	_	3.6	V
T _{ACCURACY}	Threshold Level Accuracy	[-40°C:+85°C]	-2.5	_	2.5	%
V _{HYST}	Hysteresis	_	_	20	30	mV
		[-40°C: +85°C]				
I _{DD}	Current Consumption	Normal mode	_	_	40	^
		Standby mode	_	_	2	μΑ
t _{START}	Startup Time	From disabled state to enabled state	_	_	300	μs



The threshold selection is done through the SUPC_SMMR register in the Supply Controller.

Table 37-7. Threshold Selection

Digital Code	Threshold min (V)	Threshold typ (V)	Threshold max (V)
0000	1.56	1.60	1.64
0001	1.68	1.72	1.77
0010	1.79	1.84	1.87
0011	1.91	1.96	2.01
0100	2.02	2.08	2.13
0101	2.14	2.20	2.26
0110	2.26	2.32	2.38
0111	2.38	2.44	2.5
1000	2.49	2.56	2.62
1001	2.61	2.68	2.75
1010	2.73	2.80	2.87
1011	2.84	2.92	2.99
1100	2.96	3.04	3.12
1101	3.08	3.16	3.24
1110	3.19	3.28	3.36
1111	3.31	3.4	3.49

Figure 37-2. VDDIO Supply Monitor





Table 37-8. Power-on Reset Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{th+}	Threshold Voltage Rising	At startup	1.45	1.53	1.595	V
V_{th}	Threshold Voltage Falling	_	1.35	1.45	1.55	V
t _{RES}	Reset Timeout Period	Temperature = 25°C	100	240	500	μs
I _{POR}	Current Consumption	_	_	300	700	nA

Figure 37-3. Power-on Reset Characteristics





37.4 Power Consumption


This section provides information on:

- Power consumption of the device in Low power mode (Wait mode), Sleep mode and Active mode.
- Power consumption by peripheral: calculated as the difference in current measurement after having enabled then disabled the corresponding clock.

37.4.1 Wait Mode Power Consumption

Wait mode configuration and measurements are defined below.

Figure 37-4. Wait Mode Measurement Setup



- Core clock and master clock stopped
- There is no activity on the I/Os of the device.
- Current measurement as shown in the above figure
- All peripheral clocks deactivated
- RAM can be powered by block of 32 Kbytes in Wait mode (minimum 32 Kbytes always powered)
- BOD disabled
- $V_{VDDIO} = 1.8V \text{ or } 3.3V$
- V_{VDDCORE} = internal voltage regulator used
- Temperature = 25°C

Table 37-9 provides current consumption in Wait mode under typical conditions.


Table 37-9. Typical Current Consumption in Wait Mode

Wait Mode Consumption See Figure 37-4 on page 890			l Value = 1.8V	Typica V _{VDDIO}		
RAM Powered	Flash Conditions	VDDOUT Consumption (AMP1)	Total Consumption (AMP2)	VDDOUT Consumption (AMP1)	Total Consumption (AMP2)	Unit
AUDAM	In Standby mode	8.0	13.0	8.2	15.9	μA
All RAM powered	In Deep-power-down mode	8.0	9.5	8.2	11.5	μA
CA ICD: ta = = = = = = = = = =	In Standby mode	5.5	10.5	6.0	13.3	μA
64 KBytes powered	In Deep-power-down mode	5.5	7.2	6.0	9.5	μA
00 Kh. ta a	In Standby mode	4.5	9.1	4.6	12.0	μA
32 Kbytes powered	In Deep-power-down mode	4.5	5.6	4.6	8.0	μA

37.4.2 Sleep Mode Power Consumption

Sleep mode configuration and measurements are defined below.

Figure 37-5. Measurement Setup for Sleep Mode



- Core clock off
- $V_{VDDIO} = 1.8V \text{ or } 3.3V$
- Master clock (MCK) running at various frequencies with PLLA or the fast RC oscillator
- Fast start-up through WKUP0–15 pins
- All peripheral clocks deactivated
- Temperature = 25°C

Table 37-10 provides current consumption in Sleep mode under typical conditions.

Table 37-10. Typical Current Consumption in Sleep Mode versus Master Clock (MCK) Variation with PLLA or Fast RC

Sleep Mode Consumption		Typica V _{VDDIO}	l Value = 1.8V		Typical Value V _{VDDIO} = 3.3V		
Core Clock/MCK (MHz)	PLLA or Fast RC	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	VDDCORE Consumption (AMP1)	Total Consumption (AMP2)	Unit	
48	PLLA	2.12	2.31	2.18	2.40		
32	PLLA	1.42	1.57	1.46	1.64		
24	Fast RC	1.22	1.25	1.32	1.62	mA	
16	Fast RC	0.83	0.86	0.86	0.93		
8	Fast RC	0.55	0.58	0.57	0.63		

37.4.3 Active Mode Power Consumption

Active mode configuration and measurements are defined below.

- Fibonacci: V_{VDDIO} = 1.8V.
- CoreMark: V_{VDDIO} = 1.8V or 3.3V.
- V_{VDDCORE} = internal voltage regulator used
- Temperature = 25°C
- Fibonacci or CoreMark algorithm runs from Flash memory with 128-bit or 64-bit access mode or from SRAM
- All peripheral clocks are deactivated
- Master Clock (MCK) runs at various frequencies with PLLA or the fast RC oscillator
- Current measurement on AMP1 (V_{VDDCORE}) and total current on AMP2



Figure 37-6. Active Mode Measurement Setup




Table 37-11 and Table 37-12 provide Active mode current consumption under typical conditions running the Fibonacci algorithm.

Table 37-13 and Table 37-14 provide Active mode current consumption under typical conditions running the CoreMark algorithm.

Table 37-11. Typical Current Consumption in Active Mode with PLLA

Core Clock			Flbo	nacci Algorithm			
(MHz)	Wait State	128-bit Fla	sh Access	64-bit Fla	sh Access	SRAM	Unit
		AMP1	AMP2	AMP1	AMP2	AMP2	
48	3	9.5	9.8	7.7	7.8	4.9	
32	2	6.9	7	5.6	5.8	3.3	mA
24	1	5.5	5.6	4.6	4.7	2.5	
12	0	3.0	3.1	2.7	2.8	1.3	

Table 37-12. Typical Current Consumption in Active Mode Running with Fast RC

Core Clock			Flbor	nacci Algorithm			
(MHz)	Wait State	128-bit Fla	sh Access	64-bit Fla	sh Access	SRAM	Unit
		AMP1	AMP2	AMP1	AMP2	AMP2	
8	0	2.2	2.2	1.9	1.9	0.9	
4	0	1.2	1.2	1.1	1.1	0.55	
2	0	1	1	0.9	0.9	0.51	mA
1	0	0.4	0.4	0.4	0.4	0.3	
0.5	0	0.3	0.3	0.3	0.3	0.2	
0.25	0	0.2	0.2	0.2	0.2	0.15	

Table 37-13. Typical Current Consumption in Active Mode Running with PLLA

Core Clock			Core	Mark Algorithm			
(MHz)	Wait State	128-bit Fla	128-bit Flash Access 64-bit Flash Access SF		SRAM	Unit	
		AMP1	AMP2	AMP1	AMP2	AMP2	
48	3	10.4	12.5	6.9	9.2	4.8	
32	2	8.2	10.5	4.6	7.1	3.3	mA
24	1	6.5	8.2	3.7	5.7	2.6	
12	0	3.5	5.0	2.8	4.3	1.9	

Table 37-14. Typical Current Consumption in Active Mode Running with Fast RC

Core Clock			Core	Mark Algorithm			
(MHz)	Wait State	128-bit Fla	ish Access	64-bit Fla	sh Access	SRAM	Unit
		AMP1	AMP2	AMP1	AMP2	AMP2	
8	0	2.4	3.8	1.8	3.2	0.96	
4	0	1.3	2.2	1.2	1.9	0.63	
2	0	0.7	1.3	0.6	1.2	0.44	mA
1	0	0.5	0.7	0.4	0.7	0.34	
0.5	0	0.3	0.4	0.3	0.4	0.30	
0.25	0	0.2	0.3	0.2	0.3	0.27	



37.4.4 Peripheral Power Consumption in Active Mode

The peripheral consumption configuration and measurements are defined as follows:

- $V_{VDDIO} = 1.8V$
- V_{VDDCORE} = internal voltage regulator used
- Temperature = 25°C
- Frequency = 48 MHz

Table 37-15. Power Consumption on V_{VDDCORE}

Peripheral	Consumption (Typ)	Unit
PIO Controller A (PIOA)	1.9	
PIO Controller B (PIOB)	1	
UART0	1.5	
UART1	1.3	
USART0	2.2	
TWIHS	4.6	
TWI1	2.2	
TWI2	2.2	μΑ/MHz
SPI	1.1	F. 4
Timer Counter (TC0_CH0)	1.7	
Timer Counter (TC0_CH1)	1.2	
Timer Counter (TC0_CH2)	1.0	
Timer Counter (TC1_CH3)	1.8	
Timer Counter (TC1_CH4)	1	
Timer Counter (TC1_CH5)	1	
ADC	1.8	

37.5 Oscillator Characteristics

37.5.1 32 kHz RC Oscillator Characteristics

Table 37-16. 32 kHz RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
_	RC Oscillator Frequency	_	20	32	44	kHz
_	Frequency Supply Dependency	@3V	-3	_	3	%/V
_	Frequency Temperature Dependency	[-40°C: +85°C] versus 25°C	-7	_	7	%
Duty	Duty Cycle	_	45	50	55	%
t _{ON}	Startup Time	_	_	_	100	μs
I _{DDON}	Current Consumption	After startup time	_	540	860	nA

37.5.2 8/16/24 MHz RC Oscillators Characteristics

Table 37-17. 8/16/24 MHz RC Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{RANGE}	RC Oscillator Frequency Range	(1)	8	16	24	MHz	
ACC ₈	8 MHz Total Accuracy	8 MHz output selected (1)(2)	-30	_	30	%	
		16 MHz output selected (1)(2)	-30	_	30		
ACC ₁₆	16 MHz Total Accuracy	16 MHz output selected (1)(3)	-7.5	_	7.5	%	
		16 MHz output selected (1)(4)	-2	_	2		
		24 MHz output selected (1)(2)	-30	_	30		
ACC ₂₄	24 MHz Total Accuracy	24 MHz output selected (1)(3)	-7.5	_	7.5	%	
		24 MHz output selected (1)(4)	-2		2		
Duty	Duty Cycle	-	45	50	55	%	
t _{ON}	Startup Time	Time after MOSCRCEN is set ⁽⁵⁾ .	_	3.2	5.2	μs	
t _{ONTRIM}	Stabilizing Time	-	_	1	_	μs	
		8 MHz	_	70	130		
	Active Current Consumption ⁽²⁾	16 MHz	_	98	180		
I _{DDON}		24 MHz	_	132	250		
		8 MHz	_	70	120	μΑ	
	Acitve Current Consumption ⁽³⁾	16 MHz	_	98	160		
		24 MHz	_	132	190		

Notes: 1. The frequency range can be configured in the Supply Controller registers.

- 2. Not trimmed from factory.
- 3. After trimming from factory; for all power supply ranges and [-40°C: +85°C].
- 4. After trimming from factory; for voltage $V_{VDDCORE}$ max and $[0^{\circ}C:70^{\circ}C]$.
- 5. For more information on the bit MOSCRCEN, refer to the PMC Clock Generator Main Oscillator register (CKGR_MOR).

The 16/24 MHz fast RC oscillator is calibrated in production. This calibration can be read through the Get CALIB Bit command (refer to the section 'Enhanced Embedded Flash Controller (EEFC)'). The frequency can be trimmed by software through the Power Management Controller (PMC).




37.5.3 32.768 kHz Crystal Oscillator Characteristics

Table 37-18. 32.768 kHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{FREQ}	Operating Frequency	Normal mode wit	Normal mode with crystal		32.768	40	kHz
Duty	Duty Cycle	_		40	50	60	%
		D (1) 50 KO	C _{CRYSTAL} = 12.5 pF	_	_	900	
	Ota et un Tima e	$R_S^{(1)}$ < 50 K Ω	C _{CRYSTAL} = 6 pF	_	_	300	
t _{ON}	Startup Time	D (1) 400 KG	C _{CRYSTAL} = 12.5 pF	_	_	1200	ms
		$R_{\rm S}^{(1)} < 100 {\rm K}\Omega$	C _{CRYSTAL} = 6 pF	_	_	500	
		D (1) 50 1/0	C _{CRYSTAL} = 12.5 pF	_	_	1150	nA
	0	$R_S^{(1)} < 50 \text{ K}\Omega$	C _{CRYSTAL} = 6 pF	_	_	980	
I _{DDON}	Current Consumption	D (1) 400 KO	C _{CRYSTAL} = 12.5 pF	_	_	1600	
		$R_S^{(1)} < 100 K\Omega$	C _{CRYSTAL} = 6 pF	_	_	1350	
P _{ON}	Drive Level	_		_	_	0.1	μW
R _F	Internal Resistor	Between XIN32 and XOUT32		_	10	_	MΩ
C _{LEXT}	Maximum External Capacitor on XIN32 and XOUT32	_		_	_	20	pF
C _{PARA}	Internal Parasitic Capacitance	_	-		0.7	0.8	pF

Note: 1. R_S is the series resistor.

Figure 37-7. 32.768 kHz Crystal Oscillator Schematic



 $C_{LEXT} = 2 \times (C_{CRYSTAL} - C_{PARA} - C_{PCB}).$

where C_{PCB} is the capacitance of the printed circuit board (PCB) track layout from the crystal to the SAM G53 pin.

37.5.4 32.768 kHz Crystal Characteristics

Table 37-19. Crystal Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ESR	Equivalent Series Resistor (R _{S)}	Crystal at 32.768 kHz	_	50	100	ΚΩ
C _M	Motional Capacitance	Crystal at 32.768 kHz	0.6	_	3	fF
C _{SHUNT}	Shunt Capacitance	Crystal at 32.768 kHz	0.6	_	2	pF
C	Load Canacitanas	Cystal at 32.768 kHz	6		10.5	
C _{LOAD}	Load Capacitance	Max external capacitor 20 pF	6	_	12.5	pF


37.5.5 32.768 kHz XIN32 Clock Input Characteristics in Bypass Mode

Table 37-20. XIN32 Clock Electrical Characteristics (In Bypass Mode)

Symbol	Parameter	Conditions	Min	Max	Unit
1/(t _{CPXIN32})	XIN32 Clock Frequency	(1)		44	kHz
t _{CPXIN32}	XIN32 Clock Period	(1)	22		μs
t _{CHXIN32}	XIN32 Clock High Half-period	(1)	11		μs
t _{CLXIN32}	XIN32 Clock Low Half-period	(1)	11		μs
t _{CLCH}	Rise Time		400		ns
t _{CHCL}	Fall Time		400		ns
C _i	XIN32 Input Capacitance			6	pF
R _{IN}	XIN32 Pull-down Resistor		3	5	МΩ
V _{XIN32_IL}	V _{XIN32} Input Low-level Voltage		-0.3	$0.3 \times V_{DDIO}$	V
V _{XIN32_IH}	V _{XIN32} Input High-level Voltage		$0.7 \times V_{DDIO}$	V _{DDIO} + 0.3	V

Note: 1. These characteristics apply only when the 32.768 kHz crystal oscillator is in Bypass mode (i.e., when OSCBYPASS = 1 in SUPC_MR and XTALSEL = 1 in SUPC_CR).

Figure 37-8. XIN32 Clock Timing





37.5.6 3 to 20 MHz Crystal Oscillator Characteristics

Table 37-21. 3 to 20 MHz Crystal Oscillator Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
f _{FREQ}	Operating Frequency	Normal mode with crystal	3	16	20	MHz				
V _{VDDIO}	Supply Voltage	-	1.62	3.3	3.6	V				
V _{VDDCORE}	Supply Voltage	Supplied by voltage regulator ONLY	_	_	1.32	V				
Duty	Duty Cycle	-	40	50	60	%				
		3 MHz, C _{SHUNT} = 3 pF	_	_	14.5					
	8 MHz, $C_{SHUNT} = 7 pF$ 12MHz, $C_{SHUNT} = 7 pF$ with $C_M = 1$	8 MHz, C _{SHUNT} = 7 pF	_	_	4	1				
		12MHz, $C_{SHUNT} = 7 \text{ pF with } C_M = 1.6 \text{ fF}$	_	_	6					
t _{ON}	Startup Time	16 MHz, $C_{SHUNT} = 7 \text{ pF with } C_M = 8 \text{ fF}$	_	_	1.4	ms				
		16 MHz, $C_{SHUNT} = 7 \text{ pF with } C_M = 1.6 \text{ fF}$	_	_	2.5					
		20 MHz, C _{SHUNT} = 7 pF	_	_	1					
		3 MHz ⁽²⁾	_	230	350					
		8 MHz ⁽³⁾	_	300	400	1				
I _{DD_ON}	Current Consumption	12 MHz ⁽⁴⁾	_	350	470	μA				
_	(on VDDIO)	16 MHz ⁽⁴⁾	_	390	470					
		20 MHz ⁽⁵⁾	_	450	560					
		3 MHz ⁽²⁾	_	6	7					
		8 MHz ⁽³⁾	_	12	14					
I_{DD_ON}	Current Consumption	12 MHz ⁽⁴⁾	_	20	23	μΑ				
	(on VDDCORE)	16 MHz ⁽⁴⁾	_	20	23					
		20 MHz ⁽⁵⁾	_	24	30					
		3 MHz	_	_	15					
P _{ON}	Drive Level	8 MHz	_	_	30	μW				
		12 MHz, 16 MHz, 20 MHz	_	_	50					
R _F	Internal Resistor	Between XIN and XOUT	_	0.5	_	МΩ				
C _{LEXT}	Maximum External Capacitor on XIN and XOUT	-	_	_	17	pF				
C _{INTLOAD}	Internal Load Capacitance	Integrated load capacitance ((XIN) (GND) and (XOUT)(GND) in series)	7.5	9	10.5					
C _L	Internal Equivalent Load Capacitance	Integrated load capacitance (XIN and XOUT in series)	12.5	_	17.5	pF				
	1. 15 % 5 %	,	_	5.5	6.3	_				
C _{PARASTANDBY}	Internal Parasitic During Standby	$MOSCXTEN = 0^{(6)}$	_	2.9	3.3	pF				
R _{PARASTANDBY}	Internal Impedance During Standby	MOSCXTEN = 0 ⁽⁶⁾	_	300	_	W				

Notes: 1. R_S is the series resistor




^{2.} R_S = 100-200 Ω ; C_{SHUNT} = 2.0–2.5 pF; C_M = 2–1.5 fF(typ, worst case) using 1 K Ω serial resistor on XOUT.

^{3.} R_S = 50-100 Ω ; C_{SHUNT} = 2.0–2.5 pF; C_M = 4–3 fF(typ, worst case).

^{4.} R_S = 25-50 Ω ; C_{SHUNT} = 2.5–3.0 pF; C_M = 7–5 fF (typ, worst case).

- 5. R_S = 20-50 Ω ; C_{SHUNT} = 3.2–4.0 pF; C_M = 10–8 fF (typ, worst case).
- 6. For more information on the bit MOSCXTEN, refer to the PMC Clock Generator Main Oscillator register (CKGR_MOR).

Figure 37-9. 3 to 20 MHz Crystal Oscillator Schematic



$$C_{LEXT} = 2 \times (C_{CRYSTAL} - C_L - C_{PCB})$$

where C_{PCB} is the capacitance of the printed circuit board (PCB) track layout from the crystal to the SAM G53 pin.

37.5.7 3 to 20 MHz Crystal Characteristics

Table 37-22. Crystal Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
ESR		Fundamental at 3 MHz	_	_	200		
	Fautivalent Corios Bosister (Ba)	Fundamental at 8 MHz —	_	100	347		
	Equivalent Series Resistor (Rs)	Fundamental at 16 MHz	_	_	80	W	
		Fundamental at 20 MHz	_	_	50		
C _M	Motional Capacitance	-	_	_	8	fF	
C _{SHUNT}	Shunt Capacitance	-	_	_	7	pF	
C _{LOAD}	Load Capacitance	Max external capacitors: 17 pF	12.5	_	17.5	pF	




37.5.8 3 to 20 MHz XIN Clock Input Characteristics in Bypass Mode

Table 37-23. XIN Clock Electrical Characteristics (In Bypass Mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
1/(t _{CPXIN})	XIN Clock Frequency	(1)	_	_	50	MHz
t _{CPXIN}	XIN Clock Period	(1)	20	_	_	ns
t _{CHXIN}	XIN Clock High Half-period	(1)	8	_	_	ns
t _{CLXIN}	XIN Clock Low Half-period	(1)	8	_	_	ns
t _{CLCH}	Rise Time	(1)	2.2	_	_	ns
t _{CHCL}	Fall Time	(1)	2.2	_	_	ns
V _{XIN_IL}	XIN Low-level Input Voltage	(1)	-0.3	_	Min [0.8V, 0.3 x V _{VDDIO}]	V
V _{XIN_IH}	XIN High-level Input Voltage	(1)	Min [2.0V, 0.7 x V _{VDDIO}]	_	V _{VDDIO} + 0.3V	V

Note: 1. These characteristics apply only when the 3-20 MHz crystal oscillator is in Bypass mode.



37.5.9 Crystal Oscillator Design Considerations

37.5.9.1 Choosing a Crystal

When choosing a crystal for the 32768 Hz slow clock oscillator or for the 3–20 MHz oscillator, several parameters must be taken into account. Important parameters between crystal and SAM G53 specifications are as follows:

- Load Capacitance
 - C_{CRYSTAL} is the equivalent capacitor value the oscillator must "show" to the crystal in order to oscillate
 at the target frequency. The crystal must be chosen according to the internal load capacitance (C_L) of
 the on-chip oscillator. Having a mismatch for the load capacitance will result in a frequency drift.
- Drive Level
 - Crystal drive level ≥ Oscillator Drive Level. Having a crystal drive level number lower than the oscillator specification may damage the crystal.
- Equivalent Series Resistor (ESR)
 - Crystal ESR ≤ Oscillator ESR Max. Having a crystal with ESR value higher than the oscillator may cause the oscillator to not start.
- Shunt Capacitance
 - Max. crystal Shunt capacitance ≤ Oscillator Shunt Capacitance (C_{SHUNT}). Having a crystal with ESR value higher than the oscillator may cause the oscillator to not start.



37.6 PLL Characteristics

Table 37-24. PLL Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{IN}	Input Frequency	-	32	_	1000	kHz	
f _{OUT}	Output Frequency	-	24	_	48	MHz	
		PLL is in Active mode	•				
I _{PLLON} Current Consumption	f _{OUT} = 24 MHz	_	75	_			
		f _{OUT} = 48 MHz	_	150	_	μA	
		PLL is in Standby mode					
I _{PLLOFF}	Current Consumption	Temp = 25°C	_	0.05	0.30		
		All temperature range	_	0.05	5	μA	
t _{LOCK}	Lock PLL after Startup Time	Lock PLL	_	1.5	2	ms	



37.7 12-bit ADC Characteristics

Table 37-25. Analog Power Supply Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{VDDIO}	ADC Analog Supply	-	1.62	1.8	3.6	V
V _{VDDCORE}	ADC Digital Supply	Supplied by voltage regulator ONLY	_	_	1.2	V
	Current Concumption	Sleep mode (Clock OFF)	_	_	2	
IVDDIO	Current Consumption	Normal mode (IBCTL= 01)	_	360	520	μA
	Coment Consumentian	Sleep mode (Clock OFF)	_	_	1	
IVDDCORE	Current Consumption	Normal mode (IBCTL= 01)	_	10	20	μΑ

Table 37-26. Channel Conversion Time and ADC Clock

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{ADC}	ADC Clock Frequency	No missing code	1	_	10 ⁽¹⁾⁽²⁾	MHz
t _{CP_ADC}	ADC Clock Period	_	100	_	1000	ns
t _{CONV}	ADC Conversion Time	f _{ADC} = 10 MHz	1	_	_	μs
		10-bit mode	_	_	800 ⁽¹⁾	
f _S	Sampling Rate	11-bit mode	_	_	200 ⁽¹⁾	kSPS
		12-bit mode	_	_	50 ⁽¹⁾	
t _{START-UP}	ADC Startup Time	After Normal mode (after onadi =1)	_	_	5	μs
t _{TRACKTIM}	Track and Hold Time	(1)	250	_	_	ns

Notes: 1. The full speed is obtained for an input source impedance <50 Ω or $t_{TRACKTIM}$ = 250 ns

2. f_{ADCCLK} configured in ADC_MR must be equal to 2 x f_{ADC} .

37.7.1 ADC Resolution

37.7.1.1 Conditions

Temperature = 25°C

• $f_{ADC} = 10 \text{ MHz}$

OSR: Number of averaged samples

 $V_{VDDIO} = 1.8V$

V_{VDDCORE} = Internal voltage regulator used

Table 37-27. ADC Resolution Following Digital Averaging⁽¹⁾

Parameter Averaging Resolution OSR ⁽²⁾ (ADC_EMR)	Oversampling Ratio	Mode (bits)	INL (LSB)	DNL (LSB)	SNR (dB)	THD (dB)	ENOB (bits)	FS (kSps)
OSR = 0	1	10	± 1	± 0.5	60	-66	9.5	800
OSR = 1	4	11	±1.5	± 1.5	64	-72	10.2	200
OSR = 2	16	12	± 4	± 4	68	-74	10.8	50

Notes: 1. Typical value

2. This field is active if the bit LOWRES is cleared in the ADC Mode Register (ADC_MR). Refer to the section 'Analog-to-Digital Converter (ADC)'.



37.7.2 Static Performance Characteristics

Table 37-28. Static Performance Characteristics 10-bit Mode INL, DNL

Parameter	Parameter Conditions		Тур	Max	Unit
Native ADC Resolution	_	_	10	_	bit
Resolution with Digital Averaging	See "Enhanced Resolution Mode and Digital Averaging Function" in Section 54. "Analog-to-Digital Converter (ADC)".	_	12	_	bit
	VDDIO = 1.8V, f _{ADC} = 1 MHz	VDDIO = 1.8V, f _{ADC} = 1 MHz			
Integral Non-linearity (INL)	[-40°C: +70°C]	-2	±1	2	1.00
	[-40°C:+85°C]	-3	_	3	LSB
Differential Non-linearity (DNL)	VDDIO = 1.8V, [-40°C : +85°C]	-1.5	± -0.5	1.5	LSB

Table 37-29. Static Performance Characteristics Gain and Error Offset 10-bit Mode

Parameter	Conditions	Min	Тур	Max	Unit
Offset Error	VDDIO =1.8V; f _{ADC} = 1 MHz	-1	_	1	
Oliset Elloi	[-40°C: +85°C], full f _{ADC} range	-3	_	3	LSB
Caia Fara	VDDIO =1.8V; f _{ADC} = 1 MHz	-3.5	_	1	LOD
Gain Error	[-40°C : +85°C], full f _{ADC} range	-5	_	5	

37.7.3 Dynamic Performance Characteristics

Table 37-30. Dynamic Performance Characteristics in 10-bit Mode (1)

Parameter	Conditions	Min	Тур	Max	Unit
Signal to Noise Ratio (SNR)	_	55	_	60	dB
Total Harmonic Distortion (THD)	_	_	-70	-62	dB
Signal to Noise and Distortion (SINAD)	_	53	59	_	dB
Effective Number of Bits (ENOB)	-	8.6	9.5	_	bits


Note: 1. ADC Clock (f_{ADC}) = 10 MHz, F_S = 800 kS/s, F_{IN} = 2.2 kHz, IBCTL = 01, FFT using 1024 points or more, Frequency band = [1 kHz, 500 kHz] – Nyquist conditions fulfilled.



37.7.4 Track and Hold Time versus Source Output Impedance

Figure 37-10 shows a simplified acquisition path.

Figure 37-10. Simplified Acquisition Path



During the tracking phase, the ADC must track the input signal during the tracking time shown below:

• 10-bit mode: t_{TRACKTIM} = 0.12 x Z_{SOURCE} + 250

With $t_{TRACKTIM}$ expressed in ns and Z_{SOURCE} expressed in Ohms.

Table 37-31. Analog Inputs

Parameter	Min	Тур	Max	Unit
Input Voltage Range	0	_	V_{VDDIO}	-
Input Capacitance	_	5	6	pF
Input Source Impedance	_	50	2000	Ω

Note: 1. Input voltage range can be up to V_{VDDIO} without destruction or over-consumption.

37.8 AC Characteristics

37.8.1 I/O Characteristics

Criteria used to define the maximum frequency of the I/Os are:

- Output duty cycle (40%-60%)
- Minimum output swing: 100 mV to V_{VDDIO} 100 mV
- Minimum output swing: 100 mV to V_{VDDIO} 100 mV
- Addition of rising and falling time inferior to 75% of the period

Table 37-32. I/O Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
FragMov4	Pin Group 1 ⁽¹⁾ Maximum Output Frequency	10 pF	_	48	MHz
FreqMax1	Pin Group 1 Maximum Output Frequency	30 pF	_	30	IVIDZ
DulgominU	Pin Group 1 ⁽¹⁾ High Level Pulse Width	10 pF	10.4	_	20
PulseminH ₁	Third Group i wringii Leveri dise Width	30 pF	16.6	_	ns
Dulgaraint	PulseminL ₁ Pin Group 1 ⁽¹⁾ Low Level Pulse Width	10 pF	10.4	_	
PulseminL ₁		30 pF	16.6	_	ns
FragMay2	Die Group 2(2) Mayimum Qutaut Fraguesey	10 pF	_	24	MHz
FreqMax2	Pin Group 2 ⁽²⁾ Maximum Output Frequency	25 pF	_	10	IVIDZ
DulgarainH	Die Graum 2(2) Hierb Laural Dulas Width	10 pF	21.6	_	
PulseminH ₂	Pin Group 2 ⁽²⁾ High Level Pulse Width	25 pF	50	_	ns
Dulgaraint	Die Craus 2(2) Laur Laure Dules Width	10 pF	21.6	_	
PulseminL ₂	Pin Group 2 ⁽²⁾ Low Level Pulse Width	25 pF	50	_	ns

Notes: 1. Pin Group 1 = PA3, PA4, PA14

2. Pin Group 2 = PA0-PA2, PA5-PA13, PA15-PA24, PB0-PB12



37.8.2 PDM Characteristics

Figure 37-11. PDM Mode




Table 37-33. PDM Characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
PDMCLK	Clock Frequency	-	1	4	MHz
DDM	Data Catura Falling Edge	1.8V domain	7.49	_	ns
PDM ₀	Data Setup Falling Edge	3.3V domain	6.51	_	ns
DDM	Date Held Felling Edge	1.8V domain	0	_	ns
PDM ₁	Data Hold Falling Edge	3.3V domain	0	_	ns
DDM	Data Catura Bining Educ	1.8V domain	6.86	_	ns
PDM ₂	Data Setup Rising Edge	3.3V domain	6.17	_	ns
DDM	Date Held Dising Edge	1.8V domain	0	_	ns
PDM ₃	Data Hold Rising Edge	3.3V domain	0	_	ns

Notes: 1. 1.8V domain: V_{VDDIO} from 1.62V to 2V, maximum external capacitor = 20 pF.

2. 3.3V domain: V_{VDDIO} from 2.85V to 3.6V, maximum external capacitor = 20 pF.

37.8.3 SPI Characteristics

Figure 37-12. SPI Master Mode with (CPOL= NCPHA = 0) or (CPOL= NCPHA= 1)




Figure 37-13. SPI Master Mode with (CPOL = 0 and NCPHA=1) or (CPOL=1 and NCPHA= 0)




Figure 37-14. SPI Slave Mode with (CPOL = 0 and NCPHA = 1) or (CPOL = 1 and NCPHA = 0)







Figure 37-15. SPI Slave Mode with(CPOL = NCPHA = 0) or (CPOL = NCPHA =1)



37.8.3.1 Maximum SPI Frequency

The following formulas give maximum SPI frequency in Master Read and Write modes and in Slave Read and Write modes.

Master Write Mode

The SPI sends data only to a slave device, for example to an LCD. The limit is given by SPI₂ (or SPI₅) timing. Since the SPI provides a maximum frequency greater than the maximum pad speed (see Section 37.8.1 "I/O Characteristics"), the maximum SPI frequency is equivalent to the maximum pad speed.

Master Read Mode

$$f_{SPCK}Max = \frac{1}{SPI_0(orSPI_3) + t_{valid}}$$

 t_{valid} is the slave time response to output data after detecting an SPCK edge. For a non-volatile memory with t_{valid} (or t_{V}) = 12 ns max, f_{SPCK} max = 29 MHz at VDDIO = 2V.

Slave Read Mode

In Slave mode, SPCK is the input clock for the SPI. The max SPCK frequency is given by setup and hold timings SPI₇/SPI₈(or SPI₁₀/SPI₁₁). Since this gives a frequency well above the pad limit, the limit in Slave Read mode is given by SPCK pad.

Slave Write Mode

$$f_{SPCK}Max = \frac{1}{2x(SPI_{6max}(orSPI_{9max}) + t_{setup})}$$

For I/O domain and SPI6, f_{SPCK} max = 20 MHz. t_{setup} is the setup time from the master before sampling data.



37.8.3.2 SPI Timings

Table 37-34. SPI Timings

Symbol	Parameter	Conditions	Min	Max	Unit
CDI	MICO Catus time before CDCV rises (moster)	1.8V domain ⁽¹⁾	22	_	ns
SPI ₀	MISO Setup time before SPCK rises (master)	3.3V domain ⁽²⁾	20.3	_	ns
CDI	MICO Hold time ofter CDCK rises (master)	1.8V domain ⁽¹⁾	0	_	ns
SPI ₁	MISO Hold time after SPCK rises (master)	3.3V domain ⁽²⁾	0	_	ns
CDI	SDCV riging to MOSI Delay (magter)	1.8V domain ⁽¹⁾	0	7.9	ns
SPI ₂	SPCK rising to MOSI Delay (master)	3.3V domain ⁽²⁾	0	7.6	ns
CDI	MICO Catura tima hafaya CDCI/ falla (magatas)	1.8V domain ⁽¹⁾	22.1	_	ns
SPI ₃	MISO Setup time before SPCK falls (master)	3.3V domain ⁽²⁾	20.2	_	ns
CDI	MICO Hald time a often CDOV falls (recets)	1.8V domain ⁽¹⁾	0	_	ns
SPI ₄	MISO Hold time after SPCK falls (master)	3.3V domain ⁽²⁾	0	_	ns
CDI	CDCI/ falling to MOCI Delay (magetar)	1.8V domain ⁽¹⁾	0	8	ns
SPI ₅	SPCK falling to MOSI Delay (master)	3.3V domain ⁽²⁾	0	7.5	ns
0.01	ODOKA III. A MIOO DA A A A	1.8V domain ⁽¹⁾	6.1	23.3	ns
SPI ₆	SPCK falling to MISO Delay (slave)	3.3V domain ⁽²⁾	5.4	20	ns
0.01	MODIO () () OPOK () ())	1.8V domain ⁽¹⁾	1.5	_	ns
SPI ₇	MOSI Setup time before SPCK rises (slave)	3.3V domain ⁽²⁾	1.1	_	ns
ODI	MOOULLIE (CORON: (L)	1.8V domain ⁽¹⁾	1.5	_	ns
SPI ₈	MOSI Hold time after SPCK rises (slave)	3.3V domain ⁽²⁾	1.5	_	ns
0.01	ODOK : : A MICO D. L. (L.)	1.8V domain ⁽¹⁾	6	23.0	ns
SPI ₉	SPCK rising to MISO Delay (slave)	3.3V domain ⁽²⁾	5.5	20.6	ns
0.01	MOOLO () (OPOK(II ())	1.8V domain ⁽¹⁾	2.0	_	ns
SPI ₁₀	MOSI Setup time before SPCK falls (slave)	3.3V domain ⁽²⁾	2.2	_	ns
ODI	MOOULLIE (COROCCIII ()	1.8V domain ⁽¹⁾	1.0	_	ns
SPI ₁₁	MOSI Hold time after SPCK falls (slave)	3.3V domain ⁽²⁾	0.6	_	ns
ODI	NDOG A A ODOK : : (I)	1.8V domain ⁽¹⁾	5.7	_	ns
SPI ₁₂	NPCS setup to SPCK rising (slave)	3.3V domain ⁽²⁾	5.3	_	ns
ODI	NDOO bald offer ODOK (III / L)	1.8V domain ⁽¹⁾	0	_	ns
SPI ₁₃	NPCS hold after SPCK falling (slave)	3.3V domain ⁽²⁾	0	_	ns
ODI	NDOO	1.8V domain ⁽¹⁾	6.3	_	ns
SPI ₁₄	NPCS setup to SPCK falling (slave)	3.3V domain ⁽²⁾	6.3	_	ns
CDI	NDCC hald offer CDCK (-15 = /-1)	1.8V domain ⁽¹⁾	0	_	ns
SPI ₁₅	NPCS hold after SPCK falling (slave)	3.3V domain ⁽²⁾	0	_	ns

Notes: 1. 1.8V domain: V_{VDDIO} from 1.62V to 2V, maximum external capacitor = 20 pF.

Note that in SPI Master mode, the SAM G53 does not sample the data (MISO) on the edge opposite from where data clocks out (MOSI) but on the same edge. This is shown in Figure 37-12 and Figure 37-13.



^{2. 3.3}V domain: V_{VDDIO} from 2.85V to 3.6V, maximum external capacitor = 40 pF.

37.8.4 USART in SPI Mode Timings

Figure 37-16. USART SPI Master Mode




Figure 37-17. USART SPI Slave Mode (Mode 1 or 2) r





Figure 37-18. USART SPI Slave Mode (Mode 0 or 3)





37.8.4.1 USART SPI

Table 37-35. USART SPI Timings

Symbol	Parameter	Conditions	Min	Max	Unit
		Master Mode			
ODI	OOK Desient	1.8V domain ⁽¹⁾	MCK/6	_	ns
SPI ₀	SCK Period	3.3V domain ⁽²⁾	MCK/6	_	ns
0.01	1 1 D 1 D 1 T	1.8V domain ⁽¹⁾	0.5 × MCK + 3.5	_	ns
SPI ₁	Input Data Setup Time	3.3V domain ⁽²⁾	0.5 × MCK + 4	_	ns
ODI	la and Data Hald Time	1.8V domain ⁽¹⁾	1.5 × MCK	_	ns
SPI ₂	Input Data Hold Time	3.3V domain ⁽²⁾	1.5 × MCK	_	ns
CDI	Chin Colont Astivo to Coviet Clast	1.8V domain ⁽¹⁾	1.5 × SPCK - 5	_	ns
SPI ₃	Chip Select Active to Serial Clock	3.3V domain ⁽²⁾	1.5 × SPCK - 5.8	_	ns
ODI	Output Data Catur Time	1.8V domain ⁽¹⁾	0	20.5	ns
SPI ₄	Output Data Setup Time	3.3V domain ⁽²⁾	0	20.5	ns
CDI	Coriel Clastete Chin Colort Inactive	1.8V domain ⁽¹⁾	1 × SPCK - 1.3	_	ns
SPI ₅	Serial Clock to Chip Select Inactive	3.3V domain ⁽²⁾	1 × SPCK - 2	_	ns
		Slave Mode			
CDI	COV follow to MICO	1.8V domain ⁽¹⁾	5.6	20.6	ns
SPI ₆	SCK falling to MISO	3.3V domain ⁽²⁾	4.8	17.4	ns
CDI	MOSI Setup time before SCV rices	1.8V domain ⁽¹⁾	2 × MCK + 1.3	_	ns
SPI ₇	MOSI Setup time before SCK rises	3.3V domain ⁽²⁾	2 × MCK + 1.1	_	ns
CDI	MOSI Hold time after SCK rises	1.8V domain ⁽¹⁾	0.5	_	ns
SPI ₈	WOSI Hold time after SCK fises	3.3V domain ⁽²⁾	1	_	ns
SPI ₉	SCK rising to MISO	1.8V domain ⁽¹⁾	5.8	20.8	ns
SFI ₉	SCK fishing to Miso	3.3V domain ⁽²⁾	5.2	18.7	ns
CDI	MOSI Setup time before SCV falls	1.8V domain ⁽¹⁾	2 × MCK + 2.2	_	ns
SPI ₁₀	MOSI Setup time before SCK falls	3.3V domain ⁽²⁾	2 × MCK + 2.5	_	ns
CDI	MOSI Hold time after SCK falls	1.8V domain ⁽¹⁾	0.4	_	ns
SPI ₁₁	MOSI Hold time after SCK falls	3.3V domain ⁽²⁾	0	_	ns
CDI	NPCS0 setup to SCK rising	1.8V domain ⁽¹⁾	2.5 × MCK + 0.5	_	ns
SPI ₁₂	NPC30 setup to 3CK fishing	3.3V domain ⁽²⁾	2.5 × MCK	_	ns
QDI .	NPCS0 hold after SCK falling	1.8V domain ⁽¹⁾	1.5 × MCK + 0.1	_	ns
SPI ₁₃	NE COUTION AILER OUR TAINING	3.3V domain ⁽²⁾	1.5 × MCK - 0.5	_	ns
SDI	NPCS0 setup to SCK falling	1.8V domain ⁽¹⁾	2.5 × MCK + 0.8	_	ns
SPI ₁₄	NECOU SELUP TO SON TAILING	3.3V domain ⁽²⁾	2.5 × MCK + 0.4	_	ns
CDI	NPCS0 hold after SCK rising	1.8V domain ⁽¹⁾	1.5 × MCK	_	ns
SPI ₁₅	INFOSU HOID AILER SON HSING	3.3V domain ⁽²⁾	1.5 × MCK - 0.5	_	ns

Notes: 1. 1.8V domain: V_{VDDIO} from 1.62V to 2V, maximum external capacitor = 20 pF.

2. 3.3V domain: V_{VDDIO} from 2.85V to 3.6V, maximum external capacitor = 40 pF.



37.8.5 Two-wire Serial Interface Characteristics

Table 37-36 provides the requirements for devices connected to the Two-wire Serial Bus and the compliance of the device with them. For timing symbols, refer to Figure 37-19.

Table 37-36. Two-wire Serial Bus Requirements

Symbol	Parameter	Condition	Min	Max	Unit
V_{HYS}	Hysteresis of Schmitt Trigger Inputs	_	0.150	_	V
V _{OL}	Low-level Output Voltage	3 mA sink current	_	0.4	V
t _R	Rise Time for both TWD and TWCK	_	20 + 0.1C _B ⁽¹⁾⁽¹⁾	300	ns
t _{OF}	Output Fall Time from V _{IHmin} to V _{ILmax}	10 pF < C _B < 400 pF See Figure 37-19	20 + 0.1C _B ⁽¹⁾⁽¹⁾	250	ns
Cı	Capacitance for each I/O Pin	_	_	10	pF
f _{TWCK}	TWCK Clock Frequency	_	0	400	kHz
ם	Value of Dull up Decister	f _{TWCK} ≤ 100 kHz	$\frac{V_{VDDIO} - 0.4V}{3\text{mA}}$	$\frac{1000 \mathrm{ns}}{C_B}$	Ω
R _P	Value of Pull-up Resistor	f _{TWCK} > 100 kHz	$\frac{V_{VDDIO} - 0.4V}{3\text{mA}}$	$\frac{300 \text{ns}}{C_B}$	Ω
t _{LOW}	Low Period of the TWCK Clock	_	(2)	_	μs
t _{HIGH}	High Period of the TWCK Clock	_	(3)	_	μs
t _{HD;STA}	Hold Time (repeated) START Condition	_	t _{HIGH}	_	μs
t _{SU;STA}	Set-up Time for a Repeated Start Condition	-	t _{HIGH}	_	μs
t _{HD;DAT}	Data Hold Time	-	0	(HOLD +3) × t _{CP_MCK} ⁽⁴⁾	μs
t _{SU;DAT}	Data Setup Time	-	t_{LOW} - ((HOLD + 3) × $t_{CP_MCK}^{(4)}$)	_	ns
t _{SU;STO}	Setup Time for STOP Condition	_	t _{HIGH}	_	μs
t _{HD;STA}	Hold Time (repeated) START Condition	_	t _{HIGH}	_	μs

Notes: 1. $C_B = Capacitance$ of one bus line in pF. Per I2C standard, $C_B max = 400$ pF.




^{2.} The TWCK low period is defined as follows: $t_{LOW} = ((\text{CLDIV} \times 2^{\text{CKDIV}}) + 4) \times t_{MCK}$

^{3.} The TWCK high period is defined as follows: $t_{HIGH} = ((CHDIV \times 2^{CKDIV}) + 4) \times t_{MCK}$

^{4.} The field HOLD is defined in the TWI Clock Waveform Generator (TWI_CWGR) register. $t_{CP\ MCK}$ = MCK Bus Period.

Figure 37-19. Two-wire Serial Bus Timing



37.8.6 High-Speed Two-wire Serial Interface Characteristics

Table 37-37 provides the requirements for devices connected to the Two-wire Serial Bus.

For timing symbols, refer to Figure 37-19.

Table 37-37. High-speed Two-wire Serial Bus Requirements

Symbol	Parameter	Condition	Min	Max	Unit	
		Capacitive load				
f_{TWCK}	TWCK Clock Frequency	C _B =100 pF (max)	_	3.4		
		$C_B = 400 \text{ pF}^{(1)}$	_	1.7	MHz	
V _{HYS}	Hysteresis of Schmitt Trigger Inputs	_	0.1 × V _{VDDIO}	_	V	
V _{OL}	Low-level Output Voltage	_	_	0.2× V _{VDDIO}	V	
		Capacitive load				
t_{Rd}	Rise Time for both TWD/TWCK(After Acknowledge)	$C_B = 100 \text{ pF (max)}$	10	80		
		$C_B = 400 \text{ pF}^{(1)}$	20	160	ns	
		Capacitive load				
t _{OF}	Output Fall Time from V _{IHmin} to V _{ILmax}	C _B =100 pF (max)	10	40	ns	
		$C_B = 400 \text{ pF}^{(1)}$	20	80		
Cı	Capacitance for Each I/O Pin	_	_	10	pF	
_		C _B ≤ 100 pF	$\frac{V_{VDDIO} - 0.4V}{3\text{mA}}$	$\frac{80 \text{ns}}{C_B}$	Ω	
R _P	Pull-up Resistor	100 pF < C _B ≤ 400 pF	$\frac{V_{VDDIO} - 0.4V}{3\text{mA}}$	$\frac{160 \text{ns}}{C_B}$	Ω	
	Date Held Time	Capacitive load from 10 pF to 100 pF	0	70	μs	
t _{HD;DAT}	Data Hold Time	Capacitive load $C_B = 400 \text{ pF}^{(1)}$	0	150	μs	
	Date Cetur Time	Capacitive load from 10 pF to 100 pF	10	_	ns	
t _{SU;DAT}	Data Setup Time	Capacitive load $C_B = 400 \text{ pF}^{(1)}$	10	_	ns	

Notes: 1. For bus line loads C_B between 100 pF and 400 pF, the timing parameters must be linearly interpolated.



For filter pad information, refer to Table 37-38.

Table 37-38. High-speed Two-wire Glitch Filter Configuration (TWIHS_FILTR register)

Symbol	Parameter	Condition	Min	Max	Unit
	Input Glitch filter with PADFEN bit @1 (from	PADFCFG = 0	4	24	ns
ι _{sp}	register TWIHS_FILTR)	PADFCFG = 1	6	25	ns

37.8.7 Embedded Flash Characteristics

The maximum operating frequency is given in Table 37-39 below but is limited by the embedded Flash access time when the processor is fetching code out of it. Table 37-39 and Table 37-40 below give the device maximum and typical operating frequency depending on the field FWS of the EEFC Flash Mode register (EEFC_FMR) register. This field defines the number of wait states required to access the embedded Flash memory.

Table 37-39. Embedded Flash Wait State at VDDIO 1.62V (Max Value)

FWS	Read Operations	Maximum Operating Frequency (MHz)	
0	1 cycle	12.5	
1	2 cycles	25	
2	3 cycles	38	
3	4 cycles	48	

Table 37-40. Embedded Flash Wait State at VDDIO 3.3V (Typical Value)

FWS	Read Operations	Typical Operating Frequency (MHz)
0	1 cycle	15
1	2 cycles	30
2	3 cycles	45
3	4 cycles	48

The following characteristics are applicable at 25°C unless otherwise specified.

Table 37-41. AC Flash Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
100		Random 128-bit read at max frequency	_	8	12	
	Flash Active Current on	Random 64-bit read at max frequency	_	4	6	
	VDDCORE	Program	_	3	5	- mA
		Erase	_	3	5	
		Random 128-bit read at max frequency	_	6	10	
I _{CC20}	Flash Active Current on VDDIO	Random 64-bit read at max frequency	_	6	10	
		Program	_	10	15	- mA
		Erase	_	10	15	




Table 37-41. AC Flash Characteristics (Continued)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write page (512 bytes)	_	1.5	3	ms
		Write word				
		- 64-bit word	_	20	40	μs
		- 128-bit word	_	40	80	
_	Program/Erase Cycle Time	Erase page mode	_	10	50	ms
		Erase block mode (by 4 Kbytes)	_	50	200	ms
		Erase sector mode (Sector of 64 Kbytes)	_	400	950	ms
		Lock/Unlock time per region	_	1.5	3	ms
_	Erase Pin Assertion Time	Erase pin high	200	_	_	ms
_	Full Chip Erase	512 Kbytes	_	5.5	11	s
_	Data Retention	Not powered or powered	_	20		years
_	Erase Pin Debounce Time	Erase pin at high level	200	_	_	ms
_	Endurance	Write/Erase cycles per page, block or sector at temp = 85°C	10K	_	_	cycles

38. Mechanical Characteristics


38.1 49-lead WLCSP Package

Figure 38-1. 49-lead WLCSP Package Mechanical Drawing





BOTTOM VIEW



	SYMBOL	COMMON DIMENSIONS		
	SIMBUL	MIN.	NOM.	MAX.
Total Thickness	Α	0.440	0.494	0.533
Stand Off	A1	0.17	-	0.23
Wafer Thickness	A2	0.2	254 ±	0.025
Body Size	D		3.072	BSC
Body Size	E		3.072	BSC
Ball Diameter (Size)			0.25	
Ball/Bump Width	b	0.23	0.26	0.29
Dall (Duran Ditah	eD		0.4	
Ball/Bump Pitch	еE		0.4	
Ball/Bump Count	n		49	
Ed B-II Ct t- Ct	D1		BSC	
Edge Ball Center to Center	E1		2.4	BSC
Package Edge Tolerance	aaa		0.03	
Coplanarity (whole wafer)	ccc		0.075	
Ball/Bump Offset (Package)	ddd		0.05	
Ball/Bump Offset (Ball)	eee		0.015	



Table 38-1. Device and WLCSP Package Maximum Weight

SAM G53	10.38	mg

Table 38-2. Package Reference

JEDEC Drawing Reference	na
JESD97 Classification	e1

Table 38-3. WLCSP Package Characteristics


Moisture Sensitivity Level	1

This package complies with the recommendations of the NEMI User Group.



38.2 100-lead LQFP Package

Figure 38-2. 100-lead LQFP Package Mechanical Drawing



COTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER		INCH				
SIMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	_	_	1.60	—	_	0.063	
A1	0.05		0.15	0.002	_	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
D	16	5.00 B	SC.	0.	630 BS	SC.	
D1	14	4.00 B	SC.	0.	551 BS	SC.	
E	16	5.00 B	SC.	0.	630 BS	SC.	
E1	14.00 BSC.			0.	551 BS	SC.	
R2	0.08	_	0.20	0.003	_	0.008	
R ₁	0.08	_		0.003	-		
θ	0,	3.5*	7*	0.	3.5°	7*	
θ1	0.	_	_	0,	_		
θг	11*	12*	13°	11'	12*	13°	
θз	11*	12*	13°	11*	12°	13°	
С	0.09	_	0.20	0.004	_	0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L ₁	1.00 REF 0.039 REF				EF		
S	0.20	_	_	0.008	_	_	

	100L					
SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
b	0.17	0.20	0.27	0.007	0.008	0.011
е	(0.50 E	SC.	0.020 BSC.		
D2	12.00		0.472			
E2	12.00		0.472			
aaa	0.20		0.008			
bbb	0.20		0.008		•	
ccc	0.08		0.003		•	
ddd	0.08		0.003			

Table 38-4. Device and LQFP Package Maximum Weight

SAM G53	675.169	mg
---------	---------	----

Table 38-5. Package Reference

JEDEC Drawing Reference	MS-026	
JESD97 Classification	e3	

Table 38-6. LQFP Package Characteristics

Moisture Sensitivity Level	3
----------------------------	---

This package complies with the recommendations of the NEMI User Group.



38.3 Soldering Profile

Table 38-7 gives the recommended soldering profile from J-STD-020C.

Table 38-7. Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/sec. max.
Preheat Temperature 175°C ±25°C	180 sec. max.
Temperature Maintained Above 217°C	60 sec. to 150 sec.
Time within 5°C of Actual Peak Temperature	20 sec. to 40 sec.
Peak Temperature Range	260°C
Ramp-down Rate	6°C/sec. max.
Time 25°C to Peak Temperature	8 min. max.

Note: The package is certified to be backward compatible with Pb/Sn soldering profile.

A maximum of three reflow passes is allowed per component.

38.4 Packaging Resources

Land Pattern Definition.

Refer to the following IPC Standards:

- IPC-7351A and IPC-782 (Generic Requirements for Surface Mount Design and Land Pattern Standards) http://landpatterns.ipc.org/default.asp
- Atmel Green and RoHS Policy and Package Material Declaration Data Sheet http://www.atmel.com/green/



39. Marking

All devices are marked with the Atmel logo and the ordering code.

Additional marking is as follows:

YYWW V XXXXXXXXX <u>ARM</u>

where

"YY": Manufactory year

"WW": Manufactory week

"V": Revision

"XXXXXXXXX": Lot number



40. Ordering Information

Table 40-1. Ordering Codes for SAM G53 Devices

Ordering Code	MRL	Flash (Kbytes)	Package	Carrier Type	Package Type	Temperature Operating Range
ATSAMG53G19A-UUT	Α	512	WLCSP49	Tape and Reel	Green	Industrial -40°C to 85°C
ATSAMG53N19A-AU	Α	512	LQFP100	Tray	Green	Industrial -40°C to 85°C
ATSAMG53G19B-UUT	В	512	WLCSP49	Tape and Reel	Green	Industrial -40°C to 85°C
ATSAMG53N19B-AU	В	512	LQFP100	Tray	Green	Industrial -40°C to 85°C

41. Errata

41.1 Errata SAM G53 Rev A Parts

The errata are applicable to the devices in Table 41-1.

Table 41-1. Device List for Errata Described in Section 41.1

Device Name	Chip ID	
SAM G53G19 (rev A)	0x243B_09E0	
SAM G53N19 (rev A)	0x243B_09E8	

41.1.1 I2SC

41.1.1.1 I2SC: Mono Mode is not working

When I2S is set in Mono mode (RXMONO), the status flag RXRDY (in I2S_SR) is stuck at 1.

Problem Fix/Workaround

- Set the Stereo mode (RXMONO = 0) and use only one way.
- Use the PDC (Peripheral DMA Controller) in Mono mode.

41.1.2 Low-power Mode

41.1.2.1 SleepWalking enabled simultaneously with a Wake-up event does not work

In Low-power mode (Wait mode and Sleep mode), if a wake-up request from the WKUP pins, an RTT event or an RTC event occurs simultaneously with the wake-up of a peripheral that has SleepWalking enabled, the device is not able to wake up.

Problem Fix/Workaround

None

41.1.2.2 Unpredictable behavior when entering Sleep mode

When entering Sleep mode, if an interrupt occurs during WFI or WFE (PMC_FSMR.LPM=0) instruction processing, the ARM core may read an incorrect data, thus leading to unpredictable behavior of the software. This issue is not present in Wait mode.

Problem Fix/Workaround

The following conditions must be met:

- 1. The interrupt vector table must be located in Flash.
- 2. The Matrix slave interface for the Flash must be set to 'No default master'. This is done by setting the field DEFMSTR_TYPE to 0 in register MATRIX_SCFG. The code example below can be used to program the NO DEFAULT MASTER state:

```
MATRIX_SCFG[2] = MATRIX_SCFG_SLOT_CYCLE(0x1FF) | MATRIX_SCFG_DEFMSTR_TYPE(0x0);
```

This must be done once in the software before entering Sleep mode.



41.1.3 Floating Point Unit (FPU)

41.1.3.1 FPU: IXC flag interrupt

The FPU exhibits six exceptions that are logically ORed and connected to the interrupt controller. If the IXC (Inexact result) flag occurrence is frequent, this leads to a very high rate of interrupts which severely affects FPU performance.

Problem Fix/Workaround

Disable the FPU Error interrupt. After each FPU operation, check whether an error occurred by polling the Floating-point Status Control Register (FPSCR).

41.1.4 Recommended Operating Condition on VDDIO

41.1.4.1 VDDIO: min supply voltage 1.7V

The minimum operating voltage supply on VDDIO is 1.7V.

Problem Fix/Workaround

None.

42. Revision History

In the tables that follow, the most recent version of the document appears first.

Table 42-1. SAM G53 Datasheet Rev. 11240F Revision History

Doc. Rev. 11240F	Changes
	Modified "Description" and "Features"
	Updated Figure 2-1 "SAM G53 Block Diagram"
	Modified Table 3-1, "Signal Description List" (XIN and XIN32)
	Updated Figure 5-1 Single Supply
	Updated Section 9.2.6 "Unique Identifier", Section 9.2.7 "General-Purpose Non-Volatile Memory Bits" and added Section 9.2.8 "Boot Strategies"
	SAM4 replaced with SAMG53 in Section 13. "Debug and Test Features".
	Modified "AT09002" apllication note title.
	Added note 1 to Table 10-4, "Multiplexing on PIO Controller A (PIOA)"
	Section 13. "Debug and Test Features"
	Added Section 13.5.2 "NRST Pin" and Section 13.5.3 "ERASE Pin"
	Modified Section 16. "Real-time Clock (RTC)"
	Added TDERR field in Section 16.6.11 "RTC Interrupt Mask Register"
	Modified Section 16.3 "Block Diagram"
	Modified Section 16-1 "Real-time Clock Block Diagram"
	Updated "Section 16.1 "Description" and Section 16.5 "Functional Description" (removed references to the 20th century)
	Updated Section 16.5.7 "RTC Accurate Clock Calibration"
24-Jul-15	Updated Section 16.2 "Embedded Characteristics"
24-Jul-15	Deleted "All non-significant bits read zero." from the following registers:
	- Section 16.6.3 "RTC Time Register"
	- Section 16.6.4 "RTC Calendar Register"
	Section 16-4 "Calibration Circuitry Waveforms": corrected two instances of "3,906 ms" to "3.906 ms"
	Section 16-2 "Register Mapping": added offset 0xCC as reserved
	Modified Section 16.6.1 "RTC Control Register"
	Section 17. "Watchdog Timer (WDT)"
	Modified Section 17.5.2 "Watchdog Timer Mode Register"
	Section 17.5.3 "Watchdog Timer Status Register": appended names of bits WDUNF and WDERR with "(cleared on read)"
	Section 17.5.1 "Watchdog Timer Control Register": added note on modification of WDT_CR values.
	Added "When the WDDIS bit is set, the fields WDV and WDD must not be modified." in Section 17.4 "Functional Description"
	Section 18. "Supply Controller (SUPC) Description"
	Modified Figure 18-2 Supply Monitor Status Bit and Associated Interrupt (2.0V replaced with 3.3V)
	Added Section 18.3.7 "Register Bits in Backup Domain (VDDIO)"
	Replaced SCLK with SLCK in Section 18.4.6 "Supply Controller Status Register"
	Section 19. "General Purpose Backup Registers (GPBR)"
	Rephrased partly Section 19.1 "Description" and Section 19.2 "Embedded Characteristics"



Table 42-1. SAM G53 Datasheet Rev. 11240F Revision History (Continued)

Doc. Rev. 11240F	Changes
	Section 20. "Memory to Memory (MEM2MEM)"
	Modified Table 20-2, "Register Mapping"
	Figure 20-1 Memory to Memory Block Diagram: renamed "MCK" to "peripheral clock"
	Added configuration values to RXEND bit in Section 20.6.3 "Memory to Memory Interrupt Enable Register",
	Section 20.6.4 "Memory to Memory Interrupt Disable Register" and Section 20.6.5 "Memory to Memory Interrupt Mask Register"
	Section 21. "Enhanced Embedded Flash Controller (EEFC)"
	Modified Section 21.2 "Embedded Characteristics".
	Section 22. "Bus Matrix (MATRIX)"
	Modified Section 22.8 "Register Write Protection"
	Modified Section 22.6.1.1 "Undefined Length Burst Arbitration"
	Updated Section 22.9.1 "Bus Matrix Master Configuration Registers"
	Section 22.3 "Master/Slave Management": in tables, harmonized naming for masters
	Section 24. "Clock Generator"
24-Jul-15	Modified Section 24.6 "Divider and PLL Block".
	Section 25. "Power Management Controller (PMC)"
	Updated Section 24.4.2 "32768 Hz Crystal Oscillator" and Section 25.13 "Main Clock Failure Detector"
	Updated Section 24.5.7 "Switching Main Clock between the RC Oscillator and the Crystal Oscillator"
	Added ZERO bit description in Section 25.17.9 "PMC Clock Generator PLLA Register"
	Updated Section 24.5.6 "Main Clock Frequency Counter".
	Section 25.17.7 "PMC Clock Generator Main Oscillator Register": updated notes in CFDEN bit description.
	Section 25.17.8 "PMC Clock Generator Main Clock Frequency Register": updated MAINF bit description.
	Section 26. "Chip Identifier (CHIPID)"
	Section 26.3.2 "Chip ID Extension Register": in EXID description: replaced "bit" with "field".
	Section 27. "Parallel Input/Output Controller (PIO)"
	Modified Section 27.5.3 "Peripheral A or B or C or D Selection"
	Section 28. "Serial Peripheral Interface (SPI)"
	Modified Section 28.7.3.5 "Peripheral Selection" and Section 28.7.3.8 "Peripheral Deselection without PDC".
	Updated Section 28.8.9 "SPI Chip Select Register"

Table 42-1. SAM G53 Datasheet Rev. 11240F Revision History (Continued)

Doc. Rev. 11240F	Changes
	Section 29. "Two-wire Interface (TWIHS)"
	Table 29-7, "Register Mapping": added row at offset 0x40
	Removed Section 6 Application Block Diagram and Figure 6-1. High-Speed Mode Application Block Diagram and Figure 6-2. Standard and Fast Mode Application Block Diagram.
	Removed Section 8.3.2 Application Block Diagram and Figure 8-3 Master Mode Typical Application Block Diagram. Removed Section 8.5.2 Application Block Diagram and Figure 8-30 High-speed Mode Slave Mode Typical Application Block Diagram and Figure 8-31 Fast Mode Slave Mode Typical Application Block Diagram.
	Section 29.6.3.3 "Master Transmitter Mode" and Section "Read Sequence": added note on clearing TXRDY flag.
	Updated Section 29.7.1 "TWIHS Control Register"
	Section 30. "Two-wire Interface (TWI)"
	Removed section "Application Block Diagram in "Section 30.7.3 "Master Mode" and Section 30.7.5 "Slave Mode".
	Modified CKDIV field description in Section 30.8.5 "TWI Clock Waveform Generator Register".
	Modified Section "Read Sequence": added note on clearing TXRDY flag.
	Section 31. "Inter-IC Sound Controller (I2SC)"
	Modified Section 31.6.5 "Serial Clock and Word Select Generation" and Section 31.8.2 "Inter-IC Sound Controller Mode Register"
	Section 32. "Pulse Density Modulation Interface Controller (PDMIC)"
24-Jul-15	'PDMDAT' renamed to 'PDMIC_DAT' and 'PDMCLK' renamed to 'PDMIC_CLK'
2 1 -0ul-10	Added Section 32.5.1 "I/O Lines"
	Modified Section 32.7.7 "PDMIC Interrupt Status Register"
	Table 32-4 "Register Mapping": added row for reserved offset range 0x08–0x10
	Section 33. "Universal Synchronous Asynchronous Receiver Transmitter (USART)"
	Section 33.7.1 "USART Control Register": modified STTTO bit description
	Modified Section 33.7.6 "USART Interrupt Enable Register (SPI_MODE)", Section 33.7.6 "USART Interrupt Enable Register (SPI_MODE)", Section 33.7.8 "USART Interrupt Disable Register (SPI_MODE)", and Section 33.7.9 "USART Interrupt Mask Register", and Section 33.7.12 "USART Channel Status Register (SPI_MODE)"
	Section 33.7.12 "USART Channel Status Register (SPI_MODE)"
	Table 33-9 "Register Mapping": removed Number of Errors Register/US_NER (offset 0x0044 now reserved)
	Modified Section 33.6.8 "Register Write Protection"
	Restructured equations in Section 33.7.15 "USART Baud Rate Generator Register", Section 33.7.16 "USART Receiver Time-out Register" and Section 33.7.17 "USART Transmitter Timeguard Register".
	Modified Section 33.6.3.12 "Hardware Handshaking"
	Section 33.5.1 "I/O Lines": Deleted paragraph "To prevent the TXD line"
	Section 33.6.6.5 "Character Transmission": inserted one new paragraph
	Section "Baud Rate Calculation Example" and Section 33.6.1.3 "Baud Rate in Synchronous Mode or SPI Mode" replaced "f _{peripheral clock} " with "Selected Clock"



Table 42-1. SAM G53 Datasheet Rev. 11240F Revision History (Continued)

Doc. Rev. 11240F	Changes
	Section 34. "Universal Asynchronous Receiver Transmitter (UART)"
	Section 34.5.1 "Baud Rate Generator": deleted equation for Baud Rate calculation. Now in Section 34.6.9 "UART Baud Rate Generator Register"
	Figure 34-2, "Baud Rate Generator": removed '(PMC)' from figure.
	Section 34.5.6 "Asynchronous and Partial Wake-up (SleepWalking)": added one paragraph
	Section 35. "Timer Counter (TC)"
	Modified Section 35.1 "Description", Section 35.5.2 "Power Management" and Section 35.5.3 "Interrupt Sources".
	Updated Section 35.6.16 "Register Write Protection"
	Section 35.7.16 "TC Write Protection Mode Register": updated WPEN bit description
	Added important note to Section 35.7.6 "TC Counter Value Register", Section 35.7.7 "TC Register A", Section 35.7.8 "TC Register B" and Section 35.7.9 "TC Register C".
	Section 36. "Analog-to-Digital Converter (ADC)"
24-Jul-15	Section 36.6.11 "Enhanced Resolution Mode and Digital Averaging Function": in first sentence, replaced "field is set to 1, 2" with "field is set to 1 or 2"
	Revised Section 36.6.1 "Analog-to-Digital Conversion"
	Added Section 36.6.2 "ADC Clock"
	Section 36.6.3 "ADC Reference Voltage": changed title (was "Conversion Reference")
	Section 36.7.2 "ADC Mode Register": updated description of 'TRANSFER"field
	Section 37. "Electrical Characteristics"
	Replaced 32.268 kHz with 32.768 kHz in Figure 37-7 title
	Modified Section 37.8.3.1 "Maximum SPI Frequency" (Master Read Mode)
	Modified Table 37-4, "VDDCORE Voltage Regulator Characteristics"
	Added Section 37.5.5 "32.768 kHz XIN32 Clock Input Characteristics in Bypass Mode"
	Modified Table 37-26, "Channel Conversion Time and ADC Clock"
	Section 41. "Errata"
	Modified Section 41.1.3.1 "FPU: IXC flag interrupt"



Table 42-2. SAM G53 Datasheet Rev. 11240E Revision History

Doc. Rev. 11240E	Changes
	Modified operating range minimum value from 1.7V to 1.62V
	"Description"
	Added information about low-power modes and Event System
	Rephrased parts of the text
	"Features"
	Added "on UART and TWI" to "Asynchronous partial wake-up (SleepWalking™)" in "Low power modes (typical value)"
	Corrected 4th line under "Peripherals" to read "Two UARTs" (was "Two two-wire UARTs")
	Section 2. "Block Diagram"
	Updated Figure 2-1 "SAM G53 Block Diagram"
	Section 5.5 "Fast Start-up"
	Replaced "18 wake-up inputs" with "18 sources of wake-up (2 internal and 16 external)"
	Section 8. "Boot Loader"
	Replaced "it asserts the pin PA0" with "it asserts the pin PA01" in third paragraph
	Section 9. "Memories"
	Section 9.2.6 "Unique Identifier": replaced "Bytes 30 and 31 are the measured frequency of the 32 kHz RC Oscillator with VDDIO from 1.65 to 2.5V." with "Bytes 48 and 49 are the measured frequency of the 32 kHz RC Oscillator with VDDIO from 1.7 to 2.5V."
	Section 10. "System Controller"
17-Oct-14	Updated Table 10-1 "SAM G53 Chip ID Registers"
	Section 11. "Event System"
	Modified section title (was previously: "Real-Time Event Management")
	Section 12. "ARM Cortex-M4 Processor"
	Figure 12-1 "Typical Cortex-M4F Implementation": replaced "Cortex-M4" with "Cortex-M4F" in figure title and figure content
	Section 12.9.1.13 "Configurable Fault Status Register": added 'LSPERR' bit
	Table 12-11 "Faults": added footnote "Only present in a Cortex-M4F device" to bits 'MLSPERR' and 'LSPERR'. transferred link to footnote No. 1 from fault description "Attempt to enter an invalid instruction set state" to bit name 'IACCVIOL'
	Section 12.9.1 "System Control Block (SCB) User Interface": deleted reset value from individual register description sections (SCB register reset values are found in Table 12-33 "System Control Block (SCB) Register Mapping")
	Section 12.10.1 "System Timer (SysTick) User Interface": deleted reset value from individual register description sections (SysTick register reset values are found in Table 12-35 "System Timer (SYST) Register Mapping")
	Table 12-31 "Mapping of Interrupts": changed title (was "Mapping of Interrupts to the Interrupt Variables")
	Table 12-35 "System Timer (SYST) Register Mapping": corrected SYST_CSR reset value (was 0x00000004; is 0x00000000)
	Section 12.11.2 "Memory Protection Unit (MPU) User Interface": deleted reset value from individual register description sections (MPU register reset values are found in Table 12-41 "Memory Protection Unit (MPU) Register Mapping")
	Section 12.12.2 "Floating Point Unit (FPU) User Interface": deleted reset value from individual register description sections (FPU register reset values are found in Table 12-42 "Floating Point Unit (FPU) Register Mapping")



Table 42-2. SAM G53 Datasheet Rev. 11240E Revision History (Continued)

Doc. Rev. 11240E	Changes
	Section 14. "Real-time Timer (RTT)"
	Section 15.4 "Functional Description": replaced " the CRTV field must be read twice at the same value to improve accuracy of the returned value." with "the CRTV field must be read twice at the same value to read a correct value."
	Section 15.5.3 "Real-time Timer Value Register": added note.
	Section 15.5.4 "Real-time Timer Status Register": added "(cleared on read)" to each bit description
	Section 17. "Real-time Clock (RTC)"
	Section 17.5.5 "RTC Internal Free Running Counter Error Checking": replaced "RTC status clear control register" with "Status Clear Command Register"
	Section 20. "Supply Controller (SUPC)"
	Section 20.4.2 "Slow Clock Generator": added "prior to writing a 1 in bit XTALSEL" to "In order to set the bypass mode, the OSCBYPASS bit of the SUPC Mode Register (SUPC_MR) needs to be set to 1."
	Section 20.5.5 "Supply Controller Mode Register": modified OSCBYPASS bit description
	Section 20.5.6 "Supply Controller Status Register": added "cleared on read" to relevant bit descriptions
	Section 22. "General Purpose Backup Registers (GPBR)"
	Section 22.3.1 "General Purpose Backup Register x": "VDDIO" replaced with "VDDBU" in "These registers are reset at first power-up and on each loss of VDDBU"
	Section 26. "Enhanced Embedded Flash Controller (EEFC)"
17-Oct-14	Updated Figure 26-2 "Code Read Optimization for FWS = 0" and Figure 26-3 "Code Read Optimization for FWS = 3"
17-061-14	Figure 26-6 "Command State Chart": replaced two instances of "MC_FSR" with "EEFC_FSR"
	Section 26.4.3.2 "Write Commands": replaced "When the Programming Page command is given" with "When a 'Write Page' (WP) command is issued"
	Section 26.4.3.3 "Erase Commands": replaced "When programming is completed" with "When erasing is completed"; replaced "after a programming sequence" with "after an erasing sequence"; replaced "Flash Error: At the end of the programming" with "Flash Error: At the end of the erase period"; replaced "modulo" with "a multiple of"
	Section 26.4.3.8 "Unique Identifier": added "(see table "Unique Identifier Definition" in section "Memories")" to end of first sentence. Added "Field EEFC_FCR.FARG is meaningless" to end of first and fourth steps of read sequence. Added sentence "The 'Start Read Unique Identifier' command reuses some addresses of the memory plane but the Unique Identifier is physically different from the memory plane" to third step of unique identifier read sequence
	Section 26.4.3.9 "User Signature": added "Field EEFC_FCR.FARG is meaningless" to end of first and fourth steps of read sequence, to end of second step of write sequence, and to end of first step of erase sequence. Added sentence "The 'Start Read User Signature' command reuses some addresses of the memory plane but the User Signature is physically different from the memory plane." to third step of user signature read sequence
	Section 26.5.1 "EEFC Flash Mode Register": replaced "No Flash read should be done during change of this register" with "No Flash read should be done during change of this field"
	Section 26.5.2 "EEFC Flash Command Register": corrected FARG description for EPA command
	Section 26.5.3 "EEFC Flash Status Register": added "(cleared)" to each bit description
	Section 28. "Bus Matrix (MATRIX)"
	Table 28-4 "Register Mapping": corrected offset values. Added one note to address offset 0x0110

Table 42-2. SAM G53 Datasheet Rev. 11240E Revision History (Continued)

Doc. Rev. 11240E	Changes
	Section 22. "Peripheral DMA Controller (PDC)"
	Section 23.4.3 "Transfer Counters": in last sentence, corrected register name from "Peripheral Status register" to "Transfer Status Register"
	Section 23.4.4 "Data Transfers": added text about how transfer bus errors are flagged in the PERIPH_PTSR
	Section 23-1 "Register Mapping": removed reset value from Transfer Control Register / PERIPH_PTCR (register access is write-only)
	Section 23.5.10 "Transfer Status Register": modified ERR, RXCBEN and TXCBEN bit descriptions
	Section 31. "Clock Generator"
	Replaced "is set to 0" with "is cleared" when possible through the whole section
	Section 31.2 "Embedded Characteristics": removed bullet "Write Protected Registers"
İ	Added Section 31.5.5 "Bypassing the Main Crystal Oscillator"
	Section 31.6 "Divider and PLL Block": removed "one divider" so that the first sentence reads: "The device features one PLL block"
	Section 31.6.1 "Phase Lock Loop Programming": introduced the notion that the user must wait for a delay of two SLCK clock cycles between the disable command and the actual disable of the PLL
	Section 32. "Power Management Controller (PMC)"
	Replaced "is set to 0" with "is cleared" when possible through the whole section
	Modified Section 32.2 "Embedded Characteristics" and Section 32.8.2 "Configuration Procedure"
17-Oct-14	Updated Figure 32-1 "General Clock Block Diagram"
	Section 32.11 "Fast Startup": rephrased 4th paragraph into numbered procedure introduced with "Prior to instructing the device to enter Wait mode:". Added procedure step "Wait for two SLCK clock cycles."
	Table 32-2 "Register Mapping": changed PMC_SR reset value to 0x0003_0008 (was 0x0001_0008)
	Section 32.17.7 "PMC Clock Generator Main Oscillator Register": added note to MOSCXTBY bit description and modified description of bit WAITMODE
	Section 32.17.8 "PMC Clock Generator Main Clock Frequency Register": modified definition of bit MAINFRDY
	Section 32.17.9 "PMC Clock Generator PLLA Register": bit 29 of CKGR_PLLAR described with a ZERO. Added "Unlisted values are forbidden." in MULA bit description
	Section 25. "Chip Identifier (CHIPID)"
	Table 25-1 "SAM G53 Chip ID Registers": updated with Rev B values
	Bit "NVPSIZ: Nonvolatile Program Memory Size": changed name and description for Value = 8
	Section 36. "Parallel Input/Output Controller (PIO)"
	Changed number of IO lines from 32 to 25
	Replaced instances of "div_slclk" with "div_slck"; replaced instances of "slow_clock" with "slck"
	Minor editorial and formatting changes
	Removed section "External Interrupt Lines"
	Removed Figure 4-4 Application Block Diagram
	Updated Figure 36-1 "Block Diagram"



Table 42-2. SAM G53 Datasheet Rev. 11240E Revision History (Continued)

Doc. Rev. 11240E	Changes
	Section 36. "Parallel Input/Output Controller (PIO)" (Continued)
	Section 36.2 "Embedded Characteristics": replaced "Supports Connection of One Peripheral DMA Controller Channel (PDC)" with "Supports Connection of One DMA Controller Channel"
	Rephrased Section 36.4.2 "External Interrupt Lines"
	Section 36.5 "Functional Description":
	- in fifth paragaph, replaced "reception channel of the Peripheral DMA Controller (PDC)" with "reception channel of the DMA Controller" and deleted sentence "Transfer status signals from PDC are available in PIO_PCISR through the flags ENDRX and RXBUFF"
	- in last sentence, changed "The flags DRDY, OVRE, ENDRX and RXBUFF" to "The flags DRDY and OVRE"
	Section 36.5.13 "Register Write Protection": in list of registers, replaced "PIO Pad Pull-Down Status Register" with "PIO Pad Pull-Down Enable Register"
	Section 36.6.32 "PIO Pad Pull-Down Status Register": deleted sentence "This register can only be written if the WPEN bit is cleared in the PIO Write Protection Mode Register."
	Table 36-3 "Register Mapping": corrected reserved offset range (was 0x00EC-0x00F8; is 0x00EC-0x00FC)
	Section 38. "Serial Peripheral Interface (SPI)"
	Updated Figure 38-1 "Block Diagram"
	Corrected Figure 38-7 "Master Mode Flow Diagram"
	Figure 38-11 "Chip Select Decoding Application Block Diagram: Single Master/Multiple Slave Implementation": renumbered slaves from 0 to 2 (were 0 to 3); removed caption "Decoded chip select lines" and associated horizontal line
	Section 38.7.1 "Modes of Operation": updated text relating to Slave mode
17-Oct-14	Section 38.7.3 "Master Mode Operations": for a better description of the behavior of the TDRE and TXEMPTY flags: modified text regarding those flags; added note "When the SPI is enabled, the TDRE and TXEMPTY flags are set."; added Figure 38-5 "TDRE and TXEMPTY flag behavior"
	Section 38.7.3.2 "Master Mode Flow Diagram": replaced instance of "Peripheral Data Controller" with "PDC"
	Section 38.7.3.7 "Transfer Size", under "Fixed mode": replaced "8-bit to 16-bit data" with "9-bit to 16-bit data"
	Section 38.8.1 "SPI Control Register": modified description of bit SPIDIS
	Section 38.8.2 "SPI Mode Register": added bit BRSRCCLK and updated description of bit DLYBCS. Changed "SPI_CSRx[x=03]" to "SPI_CSRx[x=01]".
	Section 38.8.5 "SPI Status Register": rephrased clearing of flags in bit descriptions
	Section 38.8.9 "SPI Chip Select Register": updated CSNAAT, DLYBS, SCBR and DLYBCT bit descriptions
	Section 38.8.10 "SPI Write Protection Mode Register": removed reset value (register reset values are found in Table 38-5 "Register Mapping")
	Section 38.8.11 "SPI Write Protection Status Register": removed reset value (register reset values are found in Table 38-5 "Register Mapping")
	Section 28. "Two-wire Interface (TWIHS)"
	Replaced all instances of "(Optional) Wait for the TXCOMP flag in TWIHS_SR before disabling the peripheral clock if required." with "(Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWIHS_SR."
	Section 29.1 "Description": removed sentence: "Arbitration of the bus is performed internally and puts the TWIHS in Slave mode automatically if the bus arbitration is lost."
	Section 29.2 "Embedded Characteristics": added Sleepwalking characteristic
	Figure 28-21 "SMBus Write Operation with Multiple Data Bytes with PEC and Alternative Command Mode" and Figure 29-23 "TWIHS Write Operation with Multiple Data Bytes + Read Operation and Alternative Command Mode + PEC": corrected by adding a connecting line between block BEGIN and the block underneath.

Table 42-2. SAM G53 Datasheet Rev. 11240E Revision History (Continued)

Doc. Rev. 11240E	Changes
	Section 28. "Two-wire Interface (TWIHS)" (Continued)
	Figure 29-33 "Multi-master Flowchart": replaced "SVREAD = 1" with "SVREAD = 0"
	Figure 29-36 "Read Access Ordered by a Master" and Figure 29-37 "Write Access Ordered by a Master": replaced EOSVACC with EOSACC
	Figure 29-38 "Master Performs a General Call": replaced GCACC with GACC
	Modified title and content of Figure 29-44 "Address Match Only (Data Matching Disabled)", Figure 29-45 "No Address Match (Data Matching Disabled)", Figure 29-46 "Address Match and Data Match (Data Matching Enabled)" and Figure 29-47 "Address Match and No Data Match (Data Matching Enabled)"
	Figure 29-48 "Read Write Flowchart in Slave Mode": replaced "RXRDY = 0 ?" with "RXRDY = 1 ?" and "SVREAD = 0" with "SVREAD = 1"
	Figure 29-49 "Read Write Flowchart in Slave Mode with SMBus PEC": replaced "SVREAD = 0" with "SVREAD = 1"
	Figure 29-50 "Read Write Flowchart in Slave Mode with SMBus PEC and Alternative Command Mode": replaced "SVREAD = 0" with "SVREAD = 1"
	Section 29.7.3.4 "Master Transmitter Mode": modified 3rd paragraph related to NACK
	Section 29.8.1 "TWIHS Control Register": modified START bit description
	Section 29.8.6 "TWIHS Status Register": updated MCACK, TOUT, PECERR, SMBDAM, SMBHHM and LOCK bit descriptions; rephrased flag clearing descriptions; replaced "TWIHS" with "TWI" in NACK and ARBLST bit descriptions.
	Section 42. "Two-wire Interface (TWI)"
	Replaced all occurrences of "TWIHS_" with "TWI_"
47.0 : 44	Replaced all instances of "(Optional) Wait for the TXCOMP flag in TWI_SR before disabling the peripheral clock if required." with "(Only if peripheral clock must be disabled) Wait for the TXCOMP flag to be raised in TWI_SR"
17-Oct-14	Section 42.1 "Description": removed sentence: "Arbitration of the bus is performed internally and puts the TWIHS in Slave mode automatically if the bus arbitration is lost."
	Replaced Section 29.5. "Application Block Diagram" with updated Section 42.5 "I/O Lines Description"
	Figure 42-4 "Master Mode Typical Application Block Diagram": renamed lines from host with SDA and SCL; placed TWD and TWCK in host block
	Figure 42-23 "Multi-master Flowchart": replaced "SVREAD = 1" with "SVREAD = 0"
	Figure 42-24 "Slave Mode Typical Application Block Diagram": renamed host output lines as "SDA" and "SCL"; placed "TWD" and "TWCK" in host block
	Figure 42-25 "Read Access Ordered by a Master" and Figure 42-26 "Write Access Ordered by a Master": replaced EOSVACC with EOSACC
	Figure 42-27 "Master Performs a General Call": replaced GCACC with GACC
	Figure 42-29 "Clock Synchronization in Write Mode": replaced "SCL is stretched" with "TWCK is stretched"
	Figure 42-32 "Read Write Flowchart in Slave Mode": replaced "RXRDY= 0 ?" with "RXRDY= 1 ?"
	Section 42.7.3.4 "Master Transmitter Mode": replaced instance of "the SCL is released" with "the TWCK/SCL is released"; modified 3rd paragraph related to NACK
	Section 42.7.3.9 "Read/Write Flowcharts": reworded first sentence to remove unneeded links to figures
	Section 42.8.2 "TWI Master Mode Register": in START bit description, replaced "defined in the mode register" with "defined in the TWI Master Mode Register (TWI_MMR)"
	Section 42.8.5 "TWI Clock Waveform Generator Register": replaced "SCL" with "TWCK in descriptions of fields CLDIV, CHDIV, and CKDIV
	Section 42.8.6 "TWI Status Register": rephrased flag clearing descriptions



Table 42-2. SAM G53 Datasheet Rev. 11240E Revision History (Continued)

Doc. Rev. 11240E	Changes
	Section 31. "Inter-IC Sound Controller (I2SC)"
	Section 31.2 "Embedded Characteristics": replaced instance of "External Oversampling ADCs" with "External Oversampling Data Converters"
	Updated Section 31.6.1 "Initialization" and Section 31.6.4 "I2S Reception and Transmission Sequence"
	Section 31.8.2 "Inter-IC Sound Controller Mode Register": added note "This field is write-only. Always read as 0." to description of IMCKDIV field
	Figure 31-5 "Slave Transmitter I2SC Application Example": changed title (was "I2SC Application Example"); for 'Serial Clock' and 'Word Select', replaced bidirectional arrows with unidirectional I2SC input arrows; renamed "I2S Receiver" to "Stereo Audio DAC"
	Section 50. "Universal Asynchronous Receiver Transmitter (UART)"
	Section 50.5.2.4 "Receiver Overrun": replaced "(or the Peripheral Data Controller or DMA Controller)" with "(or the PDC)"
	Section 48. "Universal Synchronous Asynchronous Receiver Transceiver (USART)"
	Updated symbols used to express time to JEDEC standards
	Reformatted graphics where needed for improved readability
	Figure 48-2 "Baud Rate Generator": added CLKO = 0 and CLKO = 1 to SCK pins
	Section 48.6.1 "Baud Rate Generator": replaced "peripheral clock in USART mode, or 6 times lower in SPI mode" with "peripheral clock in USART mode (field USART_MODE differs from 0xE or 0xF), or 6 times lower in SPI mode (field USART_MODE equals 0xE or 0xF)". Removed "3 times lower than peripheral clock in USART mode (field USART_MODE differs from 0xE or 0xF) or 6 times lower in SPI mode (field USART_MODE equals 0xE or 0xF)".
17-Oct-14	Section 48.6.3.2 "Asynchronous Receiver": reworded third paragraph
17-001-14	Section 48.6.3.5 "Parity": reworded third paragraph
	Section 48.6.4.5 "Transmit Character Repetition": changed first sentence in second to last paragraph to read "When the USART repetition number reaches MAX_ITERATION and the last repeated character is not acknowledged, the ITER bit is set in US_CSR."
	Section 48.6.4.6 "Disable Successive Receive NACK": updated last sentence to read "As soon as MAX_ITERATION is reached, no error signal is driven on the I/O line and the ITER bit in the US_CSR is set."
	Table 48-9 "Register Mapping": US_MAN reset value corrected to 0x30011004; added reset value '0x0' for US_MR, US_CSR, and US_NER
	Section 48.7.1 "USART Control Register": rephrased RTSEN, RTSDIS, STTTO and RETTO bit descriptions
	Section 48.7.3 "USART Mode Register": added note "MAX_ITERATION field must be set to 0 if DSNACK is cleared" to DSNACK bit description
	Section 48.7.6 "USART Interrupt Enable Register (SPI_MODE)": updated descriptions of bits ENDRX, ENDTX, TXBUFE, and RXBUFF
	Section 48.7.8 "USART Interrupt Disable Register (SPI_MODE)": updated descriptions of bits ENDRX, ENDTX, TXBUFE, and RXBUFF
	Section 48.7.9 "USART Interrupt Mask Register": updated descriptions of bits ENDRX, ENDTX, TXBUFE, and RXBUFF
	Section 48.7.11 "USART Channel Status Register": updated descriptions of bits RXRDY, TXRDY, TXEMPTY, CTSIC, ENDRX, ENDTX, TXBUFE, and RXBUFF. Added "(cleared on read)", "(automatically set/cleared)" or "(cleared by [] command)" to relevant bit descriptions
	Rephrased clearing of flags in Section 48.7.11 "USART Channel Status Register", Section 48.7.12 "USART Channel Status Register (SPI_MODE)"

Table 42-2. SAM G53 Datasheet Rev. 11240E Revision History (Continued)

Doc. Rev. 11240E	Changes
	Section 34. "Timer Counter (TC)"
	Section 52.2 "Embedded Characteristics": deleted "Two global registers that act on all TC channels" from bullet list
	Rephrased slightly Section 52.5.3 "Interrupt"
	Section 52.7.9 "TC Status Register": added "(cleared on read)" to bit descriptions; modified ENDRX and RXBUFF bit descriptions
	Section 52.7.15 "TC Write Protection Mode Register": replaced "list of write-protected registers" with "list of registers that can be write-protected"
	Updated Figure 52-6 "Capture Mode" and Figure 52-7 "Waveform Mode"
	Section 54. "Analog-to-Digital Converter (ADC)"
	Section 54.2 "Embedded Characteristics": added SleepWalking feature
	Section 54.6.1 "Analog-to-Digital Conversion": added paragraphs explaining the prescaler source clock
	Section 54.6.7 "Comparison Window": added a paragraph to introduce the comparison type, and some other text
	Added Section 54.6.11 "Asynchronous and Partial Wake-up (SleepWalking)"
	Table 54-5 "Register Mapping": added line "0x94" (reserved)
	Section 54.7.2 "ADC Mode Register": modified formula in PRESCAL bit description. Special character for the multiplication sign replaced with "X" in PRESCAL formula. Added ADC_TRG7 in TRGSEL field description table.
17-Oct-14	Section 54.7.11 "ADC Interrupt Status Register": modified ENDRX and RXBUFF bit descriptions
	Section 54.7.15 "ADC Extended Mode Register": added text. Added CMPTYPE and SRCCLK bit descriptions
	Section 37. "Electrical Characteristics"
	Modified operating range minimum value from 1.7V to 1.62V in all applicable tables
	Section 37.4.1 "Wait Mode Power Consumption": removed "(Vddcore =0.9V)" from line "VVDDCORE = internal voltage regulator used"
	Table 37-7 "Threshold Selection": inserted values on Digital Code 0000 row
	Table 37-9 "Typical Current Consumption in Wait Mode": changed all values
	Table 37-18 "32.768 kHz Crystal Oscillator Characteristics": changed f _{FREQ} values
	Added Table 37-38 "High-speed Two-wire Glitch Filter Configuration (TWIHS_FILTR register)"
	Table 37-41 "AC Flash Characteristics": removed table row for parameter 'Erase Pin Debounce Time'
	Section 40. "Ordering Information"
	Table 40-1 "Ordering Codes for SAM G53 Devices": added ordering codes SAMG53G19B-UUT and SAMG53N19B-AU. Removed SAMG53N19A-AUT.
	Section 41. "Errata"
	Added Section 41.1.2 "Low-power Mode", Section 41.1.3 "Floating Point Unit (FPU)" and Section 41.1.4 "Recommended Operating Condition on VDDIO".



Table 42-3. SAM G53 Datasheet Rev. 11240D Revision History

Doc. Rev. 11240D	Changes
	Updated document title on first page
	Minor formatting changes throughout
	Section 17. "Supply Controller (SUPC)"
	Section 17.4.3 "Supply Monitor": in third paragraph, replaced ". It can be selected from 1.62V to 2V by steps of 100 mV" with "(refer to "VDDIO Supply Monitor" characteristics in the "Electrical Characteristics" section of the datasheet)"
	Section 23. "Clock Generator"
04-Jun-14	Section 23.6.1 "Phase Lock Loop Programming": deleted instance of "and the PLL reference clock is the fast RC oscillator" from end of sixth paragraph
	Section 39. "Ordering Information"
	Table 39-1, "Ordering Codes for SAM G53 Devices": added prefix 'AT' to ordering codes; deleted "(Kbytes)" from "Package" column header; added "Carrier Type" column
	Transferred Section 40. "Errata" to follow Section 39. "Ordering Information" (previously followed Section 37. "Mechanical Characteristics")



Table 42-4. SAM G53 Datasheet Rev. 11240C Revision History

Doc. Rev. 11240C	Changes
	Preliminary datasheet status marking removed.
	Operating voltage range changed to 1.70V to 3.6V throughout.
	Figure 2-1 "SAM G53 Block Diagram": added VDDIO on ADC.
	Table 4-3 "SAM G53N19 100-pin LQFP Pinout": corrected pin 92 to NC.
	Section 5.1 "Power Supplies": changed description of VDDIO pins.
	Section 5.2 "Voltage Regulator": removed redundant electrical characteristics.
	Updated Section 5.4.2 "Wait Mode".
	Added new Section 5.4.3 "Sleep Mode".
	Table 5-1 "Low-Power Mode Configuration Summary": modified Mode Entry and Potential Wake-up Sources columns. Added Sleep Mode information in table.
	Removed redundant Figure 5-2 "Fast Start-up Source".
	Added Section 8. "Boot Loader".
	Section 9.2.6 "Unique Identifier": updated the section.
	Section 9.2.10 "Security Bit": updated information on ERASE pin.
	Removed section "Boot Strategy".
	Updated introduction to Table 10-3 "Peripheral Identifiers".
	Section 14. "Real-time Timer (RTT)"
06-May-14	Updated Figure 14-2 "RTT Counting"
	Section 14.4 "Functional Description": 32.768 Hz replaced with 32.768 kHz. Updated section.
	Section 14.5.1 "Real-time Timer Mode Register": updated RTPRES field description
	Modified ALMV description in Section 14.5.2 "Real-time Timer Alarm Register".
	Section 15. "Real-time Clock (RTC)"
	Section 15.6.2 "RTC Mode Register": Updated NEGPPM bit value descriptions and added note. In HIGHPPM bit description, updated last sentence.
	Section 18. "Watchdog Timer (WDT)"
	In Figure 18-2 "Watchdog Behavior", "WDT_CR = WDRSTT" replaced with "WDT_CR.WDRSTT=1"
	Section 17. "Supply Controller (SUPC)"
	Modified Figure 17-1 "Supply Controller Block Diagram".
	Section 17.2 "Embedded Characteristics": removed bullet "Manages the Core Power Supply VDDCORE"
	Section 17.4.1 "Supply Controller Overview": removed sentence: "The Supply Controller (SUPC) controls the supply voltage of the core power supply."
	Section 17.4.3 "Supply Monitor": removed "or a wake-up of the core power power supply".
	Section 17.5.5 "Supply Controller Mode Register": added bit 8 'VRVDD' and bit 10 'VDDSEL' and bit descriptions with values.
	Section 17.5.5 "Supply Controller Mode Register": removed bit 21, 'PSWITCH0'. Now reserved.



Table 42-4. SAM G53 Datasheet Rev. 11240C Revision History (Continued)

Doc. Rev. 11240C	Changes
	Section 21. "Bus Matrix (MATRIX)"
	Table 21-3, "Master to Slave Access": Corrected cell in row' Internal Flash' and in column
	'PDC' from '-' to 'X'.
	Section 21.6 "Arbitration", Section 21.9.2 "Bus Matrix Slave Configuration Registers": Removed references to bit ARBT.
	Section 21.9.2 "Bus Matrix Slave Configuration Registers": updated SLOT_CYCLE bit description.
	Section 24. "Power Management Controller (PMC)"
	Modified Section 24.8.2 "Configuration Procedure".
	Updated third paragraph of Section 24.11 "Fast Startup" (Fast RC oscillator selection added).
	Section 26. "Parallel Input/Output Controller (PIO)"
	Replaced all instances of "PIO clock" and "PIO controller clock" with "peripheral clock".
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	Figure 26-3 "I/O Line Control Logic": updated figure.
	Section 26.5.1 "Pull-up and Pull-down Resistor Control": Modified information to specify that pull-up or pull-down can be set.
	Section 26.5.3 "Peripheral A or B or C or D Selection": Added information on products that do not have A, B, C or D peripherals,
	Section 27. "Serial Peripheral Interface (SPI)"
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	SPI_CSR2, SPI_CSR3, NPCS2 and NPCS3 references removed throughout.
06-May-14	Updated Figure 27-1 "Block Diagram", Figure 27-3 "SPI Transfer Format (NCPHA = 1, 8 bits per transfer)" and
00-iviay-14	Figure 27-4 "SPI Transfer Format (NCPHA = 0, 8 bits per transfer)".
	Modified Section 27.7.3 "Master Mode Operations".
	Section 27.8.2 "SPI Mode Register": replaced "DLYBCS" with "DLYBCS - 1" in DLYBCS field description equation
	Section 28. "Two-wire Interface (TWIHS)"
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	Table 28.8, "Two-wire Interface High Speed (TWIHS) User Interface": removed TWIHS_ACR.
	Added Section 28.7.6 "TWIHS Comparison Function on Received Character".
	Section 28.8.5 "TWIHS Clock Waveform Generator Register": corrected the formula for the case "CKSRC = 1".
	Section 29. "Two-wire Interface (TWI)"
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	Table 29-1, "Atmel TWI Compatibility with I2C Standard": added clock synchronization as a
	supported feature.
	Section 29.7.3.5 "Master Receiver Mode": removed reference to clock stretching in the "Warning".
	Figure 29-11 "Master Read Wait State with Multiple Data Bytes": changed title and figure to remove references to clock stretching reference (slave-only mechanism)
	"Data Transmit with the PDC" and "Data Receive with the PDC": updated Step 2 in each section.
	"Clock Synchronization Sequence": removed reference to TWI_THR.
	"Clock Stretching Sequence": added section which refers only to TWI_THR.
	"Clock Synchronization/Stretching": changed the section name, added some details, corrected clock synchronization/stretching usage errors.

Table 42-4. SAM G53 Datasheet Rev. 11240C Revision History (Continued)

Doc. Rev. 11240C	Changes
	Section 30. "Inter-IC Sound Controller (I2SC)"
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	Section 31. "Pulse Density Modulation Interface Controller (PDMIC)"
	Section 31.7.7 "PDMIC Interrupt Status Register": modified EXDRX and RXBUFF bit descriptions.
	Section 32. "Universal Asynchronous Receiver Transmitter (UART)"
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	Inserted new Figure 32-11 "Receive Holding Register Management".
	Section 32.5.6 "Asynchronous and Partial Wake-up (SleepWalking)": added bullet describing the case of VAL1 strictly higher than VAL2. Added new paragraph beginning with "No access must be performed". Added new paragraphs on max baudrate and on reading UART_RHR to enable SleepWalking. Changed the paragraph "When the system is kept in active" ": unique source of the interrupt is CMP (not RXRDY). Added note at end of section on bus/CPU clock division to generate peripheral clock.
	Section 32.6.1 "UART Control Register": updated REQCLR bit description.
	Section 32.6.6 "UART Status Register": updated CMP bit description.
	Section 33. "Universal Synchronous Asynchronous Receiver Transmitter (USART)"
06-May-14	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
,	Removed all content referencing or describing IrDA and ISO7816 modes in Section 33.1 "Description", Section 33.7 "Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface" and associated registers.
	Modified Figure 33-1 "USART Block Diagram".
	Removed table "SPI Operating Mode".
	Section 33.5.3 "Interrupt": modified section content.
	Figure 33-22 "Example of RTS Drive with Timeguard": changed RTS rising edge prior to start bit.
	Section 33.6.6.5 "Character Transmission": INACK replaced by WRDBT.
	Section 33.7.4 "USART Mode Register (SPI_MODE)": removed CHMODE description and added CLKO bit.
	Section 34. "Timer Counter (TC)"
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	Section 35. "Analog-to-Digital Converter (ADC)"
	'MCK', 'master clock' replaced with 'peripheral clock' throughout.
	Replaced all VDDANA with VDDIO.
	Figure 35-1 "Analog-to-Digital Converter Block Diagram": replaced ADVREF by VDDIO.
<u> </u>	Added Figure 35-12 "Buffer Structure".



Table 42-4. SAM G53 Datasheet Rev. 11240C Revision History (Continued)

Doc. Rev. 11240C	Changes
	Section 36. "Electrical Characteristics"
	V _{VDDIO} changed to 1.70V to 3.6V throughout.
	Table 36-2 "Recommended Operating Conditions": changed conditions for parameter Supply Ripple Voltage. Added parameter V _{VDDIO_SLOPE} .
	Table 36-3 "DC Characteristics": V_{IL} : changed max value. V_{IH} : changed min value. Changed conditions for $R_{PULLDOWN}$. Moved Flash Active Current values to Table 36-39 "AC Flash Characteristics". Moved information in Notes (1) and (2) into the table.
	Table 36-4 "VDDCORE Voltage Regulator Characteristics"; for V _{VDDOUT} added min and max values for running and wait modes.
	Table 36-5 "Core Power Supply Brownout Detector Characteristics": changed t _{START} typ value.
	Table 36-6 "VDDIO Supply Monitor": changed V _{TH} min value.
	Table 36-7 "Threshold Selection": changed all values for digital code 0000.
	Section 36.4.1 "Wait Mode Power Consumption" and Table 36-9 "Typical Current Consumption in Wait Mode": added 3.3V VDDIO value. Removed V _{ACCURACY} parameter.
	Added Section 36.4.2 "Sleep Mode Power Consumption".
	Table 36-16 "32 kHz RC Oscillator Characteristics": Frequency Supply Dependency: added condition
06-May-14	Table 36-17 "8/16/24 MHz RC Oscillator Characteristics": changed values for ACC ₁₆ , ACC ₂₄ . Changed condition for t _{ON} . Changed Note ⁽³⁾ . Added Note ⁽⁴⁾ and Note ⁽⁵⁾ .
	Table 36-20 "3 to 20 MHz Crystal Oscillator Characteristics": changed parameters Startup Time, Current Consumption on VDDIO, Current Consumption on VDDCORE and Drive Level. Added Note (6)
	Table 36-24 "Analog Power Supply Characteristics": changed max value for V _{VDDCORE} .
	Table 36-30 "Analog Inputs": changed Note (1).
	Table 36-35 "Two-wire Serial Bus Requirements": removed Note (1) on $f_{TWCK} > 100$ kHz. Changed max value of Data Hold Time. Changed min value of Data Setup Time. In Note (4), added information on HOLD field.
	Table 36-35 "Two-wire Serial Bus Requirements" and Table 36-36 "High-speed Two-wire Serial Bus Requirements": removed redundant $V_{\rm IL}$ and $V_{\rm IH}$ parameters.
	Table 36-36 "High-speed Two-wire Serial Bus Requirements": changed conditions and max values for R _P Removed Note (1) on f _{TWCK} > 100 kHz.
	Table 36-39 "AC Flash Characteristics": added Erase Pin Assertion Time. Changed values for Full Chip Erase parameter. Added Flash Active Current values.
	Section 37. "Mechanical Characteristics"
	Figure 37-1 "49-lead WLCSP Package Mechanical Drawing": changed values for backside coating and for min of Total Thickness.
	Section 40. "Errata"
	Modified device revision in Table 40-1, "Device List for Errata Described in Section 40.1".

Table 42-5. SAM G53 Datasheet Rev. 11240B Revision History

Doc. Rev. 11240B	Changes
17-Jan-14	Preliminary datasheet status marking added.

Table 42-6. SAM G53 Datasheet Rev. 11240A Revision History

Doc. Rev. 11240A	Changes
13-Jan-14	First issue.



Table of Contents

Des	scription	. 1	
Fea	itures	. 1	
1.	Configuration Summary	. 3	
2.	Block Diagram	. 4	
3. Signal Description			
4.	Package and Pinout 4.1 49-ball WLCSP Pinout. 4.2 100-lead LQFP Pinout.	. 8	
5.	Power Considerations 5.1 Power Supplies 5.2 Voltage Regulator 5.3 Typical Powering Schematics 5.4 Functional Modes 5.5 Fast Start-up	10 10 10 10	
6.	Architecture 6.1 Peripheral DMA Controller		
7.	Product Mapping	15	
8.	Boot Loader	16	
9.	Memories 9.1 Internal SRAM. 9.2 Embedded Flash.	17	
10.	System Controller 10.1 System Controller and Peripherals Mapping. 10.2 Power-on Reset, Supply Monitor. 10.3 Reset Controller 10.4 Supply Controller (SUPC). 10.5 Clock Generator 10.6 Power Management Controller 10.7 Watchdog Timer 10.8 SysTick Timer 10.9 Real-Time Timer 10.10 Real Time Clock 10.11 General-Purpose Registers. 10.12 Nested Vectored Interrupt Controller. 10.13 Chip Identification 10.14 PIO Controllers 10.15 Peripheral Identifiers 10.16 Peripherals Signals Multiplexing on I/O Lines	22 22 22 23 24 25 25 25 25 25 26 26 27	
11.	Event System 11.1 Embedded Characteristics		



	11.2	Real-Time Event Mapping	3
12.	ARM	Cortex-M4 Processor	4
	12.1	Description	
	12.2	Embedded Characteristics	
	12.3	Block Diagram	
	12.4	Cortex-M4 Models	
	12.5	Power Management	
	12.6	Cortex-M4 Instruction Set	
	12.7	Cortex-M4 Core Peripherals	
	12.8	Nested Vectored Interrupt Controller (NVIC)	
	12.9	System Control Block (SCB)	
	-	System Timer (SysTick)	
		Memory Protection Unit (MPU)	
		Floating Point Unit (FPU)	
		Glossary	
	12.10	Clossary	Ü
13.	Debu	ig and Test Features	0
	13.1	Description	0
	13.2	Embedded Characteristics	0
	13.3	Application Examples	1
	13.4	Debug and Test Pin Description	2
	13.5	Functional Description	3
	D	(O (_
14.		t Controller (RSTC)	
	14.1	Description	
	14.2	Embedded Characteristics	
	14.3	Block Diagram	
	14.4	Functional Description	
	14.5	Reset Controller (RSTC) User Interface	5
15.	Real-	time Timer (RTT)	9
	15.1	Description	
	15.2	Embedded Characteristics	
	15.3	Block Diagram	
	15.4	Functional Description	
	15.5	Real-time Timer (RTT) User Interface	
			_
16.	Real-	-time Clock (RTC)	7
	16.1	Description	7
	16.2	Embedded Characteristics	
	16.3	Block Diagram31	8
	16.4	Product Dependencies	8
	16.5	Functional Description	8
	16.6	Real-time Clock (RTC) User Interface	6
47	Moto	hdog Timor (MDT)	^
17.		Photog Timer (WDT)	
	17.1	Description	
	17.2	Embedded Characteristics	
	17.3	Block Diagram	
	17.4	Functional Description	
	17.5	Watchdog Timer (WDT) User Interface	o



18.	Sup	ply Controller (SUPC) Description	351
	18.1	Embedded Characteristics	351
	18.2	Block Diagram	352
	18.3	Supply Controller Functional Description	353
	18.4	Supply Controller (SUPC) User Interface	357
19.	Gen	eral Purpose Backup Registers (GPBR)	363
	19.1	Description	363
	19.2	Embedded Characteristics	363
	19.3	General Purpose Backup Registers (GPBR) User Interface	364
20.	Men	nory to Memory (MEM2MEM)	366
	20.1	Description	366
	20.2	Embedded Characteristics	
	20.3	Block Diagram	
	20.4	Product Dependencies	
	20.5	Functional Description	
	20.6	Memory to Memory (MEM2MEM) User Interface	369
21.	Enh	anced Embedded Flash Controller (EEFC)	376
	21.1	Description	
	21.2	Embedded Characteristics	
	21.3	Product Dependencies	
	21.4	Functional Description	
	21.5	Enhanced Embedded Flash Controller (EEFC) User Interface	
	_		
22.	Bus	Matrix (MATRIX)	400
22.	Bus 22.1	Matrix (MATRIX) Description	
22.		Matrix (MATRIX) Description Embedded Characteristics	400
22.	22.1	Description	400
22.	22.1 22.2	Description	400 400 401
22.	22.1 22.2 22.3	Description	400 400 401 401
22.	22.1 22.2 22.3 22.4	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques.	400 400 401 401
22.	22.1 22.2 22.3 22.4 22.5	Description	400 401 401 402 402
22.	22.1 22.2 22.3 22.4 22.5 22.6	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration	400 400 401 402 402 404
22.	22.1 22.2 22.3 22.4 22.5 22.6 22.7	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration	400 401 401 402 402 404
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface.	400 401 401 402 402 404 405
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques Arbitration System I/O Configuration Register Write Protection	400 401 401 402 402 404 405
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC)	400 401 401 402 404 404 405 412
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics	400 401 401 402 404 404 405 412 412
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description	400 401 401 402 404 404 405 412 412 413
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2 23.3	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics Block Diagram.	400 401 402 402 404 405 412 412 413 414
23.	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2 23.3 23.4 23.5	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics Block Diagram Functional Description. Peripheral DMA Controller (PDC) User Interface	400 401 402 402 404 405 412 413 414 416
23.	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2 23.3 23.4 23.5	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics Block Diagram. Functional Description. Peripheral DMA Controller (PDC) User Interface	400 401 401 402 404 404 412 412 413 414 416
23.	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2 23.3 23.4 23.5 Cloc	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics Block Diagram. Functional Description. Peripheral DMA Controller (PDC) User Interface ck Generator Description	400 401 402 404 404 405 412 413 414 416 428
23.	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2 23.3 23.4 23.5 Cloc	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics Block Diagram Functional Description. Peripheral DMA Controller (PDC) User Interface ck Generator Description Embedded Characteristics	400 401 402 404 404 405 412 413 414 416 428 428
23.	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2 23.3 23.4 23.5 Cloc 24.1 24.2	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics Block Diagram Functional Description. Peripheral DMA Controller (PDC) User Interface ck Generator Description Embedded Characteristics Block Diagram Functional Description. Peripheral DMA Controller (PDC) User Interface ck Generator Description Embedded Characteristics Block Diagram.	400 401 402 404 405 412 413 414 416 428 428 429
23.	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 Peri 23.1 23.2 23.3 23.4 23.5 Cloc 24.1 24.2 24.3	Description Embedded Characteristics Master/Slave Management Memory Mapping. Special Bus Granting Techniques. Arbitration System I/O Configuration Register Write Protection Bus Matrix (MATRIX) User Interface. pheral DMA Controller (PDC) Description Embedded Characteristics Block Diagram Functional Description. Peripheral DMA Controller (PDC) User Interface ck Generator Description Embedded Characteristics	400 401 402 404 405 412 413 416 428 428 429 430



25.	Pow	er Management Controller (PMC)	436
	25.1	Description	436
	25.2	Embedded Characteristics	436
	25.3	Block Diagram	437
	25.4	Master Clock Controller	437
	25.5	Processor Clock Controller	438
	25.6	SysTick Clock	438
	25.7	Peripheral Clock Controller	438
	25.8	Asynchronous Partial Wake-up (SleepWalking)	438
	25.9	Free-Running Processor Clock	440
	25.10	Programmable Clock Output Controller	440
	25.11	Fast Startup	440
	25.12	Startup from Embedded Flash	442
	25.13	Main Clock Failure Detector	442
	25.14	Programming Sequence	443
	25.15	Clock Switching Details	445
	25.16	Register Write Protection	448
	25.17	Power Management Controller (PMC) User Interface	449
26.	Chip	Identifier (CHIPID)	479
	26.1	Description	479
	26.2	Embedded Characteristics	479
	26.3	Chip Identifier (CHIPID) User Interface	480
27.	Para	llel Input/Output Controller (PIO)	485
	27.1	Description	
	27.2	Embedded Characteristics	486
	27.3	Block Diagram	487
	27.4	Product Dependencies	487
	27.5	Functional Description	489
	27.6	Parallel Input/Output Controller (PIO) User Interface	499
28.	Seria	al Peripheral Interface (SPI)	
	28.1	Description	549
	28.2	Embedded Characteristics	549
	28.3	Block Diagram	550
	28.4	Application Block Diagram	550
	28.5	Signal Description	551
	28.6	Product Dependencies	551
	28.7	Functional Description	552
	28.8	Serial Peripheral Interface (SPI) User Interface	565
29.	Two-	wire Interface (TWIHS)	581
	29.1	Description	581
	29.2	Embedded Characteristics	581
	29.3	List of Abbreviations	582
	29.4	Block Diagram	582
	29.5	Product Dependencies	583
	29.6	Functional Description	584
	29.7	Two-wire Interface High Speed (TWIHS) User Interface	613
30.	Two-	wire Interface (TWI)	634



	30.1	Description	634
	30.2	Embedded Characteristics	634
	30.3	List of Abbreviations	635
	30.4	Block Diagram	635
	30.5	I/O Lines Description	635
	30.6	Product Dependencies	636
	30.7	Functional Description	636
	30.8	Two-wire Interface (TWI) User Interface	
31.	Inter	-IC Sound Controller (I2SC)	677
	31.1	Description	
	31.2	Embedded Characteristics	
	31.3	Block Diagram	
	31.4	I/O Lines Description	
	31.5	Product Dependencies	
	31.6	Functional Description.	
	31.7	I2SC Application Examples	
	31.8	Inter-IC Sound Controller (I2SC) User Interface	
32	Puls	e Density Modulation Interface Controller (PDMIC)	701
02 .	32.1	Description	
	32.1	Embedded Characteristics	
	32.3	Block Diagram	
	32.4	Signal Description	
	32.5	Product Dependencies	
	32.6	Functional Description.	
	32.7	Pulse Density Modulation Interface Controller (PDMIC) User Interface	
33.	Univ	ersal Synchronous Asynchronous Receiver Transmitter (USART)	723
.	33.1	Description	
	33.2	Embedded Characteristics	
	33.3	Block Diagram	
	33.4	I/O Lines Description.	
	33.5	Product Dependencies	
	33.6	Functional Description.	
	33.7	Universal Synchronous Asynchronous Receiver Transmitter (USART) User Interface	
24	Heis		
J4.	34.1	Persal Asynchronous Receiver Transmitter (UART)	
	34.1	Embedded Characteristics	
	34.2	Block Diagram	
	34.4	Product Dependencies	
	34.5	Functional Description.	
		Universal Asynchronous Receiver Transmitter (UART) User Interface	
	34.6	•	
35.		er Counter (TC)	
	35.1	Description	
	35.2	Embedded Characteristics	
	35.3	Block Diagram	
	35.4	Pin List	
	35.4 35.5	Pin List	



	35.7	Timer Counter (TC) User Interface	817
36.	Anal	og-to-Digital Converter (ADC)	843
	36.1	Description	
	36.2	Embedded Characteristics	
	36.3	Block Diagram	
	36.4	Signal Description	
	36.5	Product Dependencies	
	36.6	Functional Description	
	36.7	Analog-to-Digital (ADC) User Interface	
37.	Elec	trical Characteristics	884
	37.1	Absolute Maximum Ratings	
	37.2	Recommended Operating Conditions	884
	37.3	DC Characteristics	
	37.4	Power Consumption	890
	37.5	Oscillator Characteristics	895
	37.6	PLL Characteristics	901
	37.7	12-bit ADC Characteristics	902
	37.8	AC Characteristics.	905
38.	Mecl	hanical Characteristics	917
	38.1	49-lead WLCSP Package	917
	38.2	100-lead LQFP Package	919
	38.3	Soldering Profile	920
	38.4	Packaging Resources	920
39.	Mark	king	921
40.	Orde	ering Information	922
41.	Errat	ta	923
	41.1	Errata SAM G53 Rev A Parts	923
42.	Revi	sion History	925
Tab	le of	Contents	942

















Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

© 2015 Atmel Corporation. / Rev.: Atmel-11240F-ATARM-SAM-G53G-SAM-G53N-Datasheet_24-Jul-15.

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below:

MB9BF566NPMC-G-JNE2 MK11DN512AVLK5 MK22FX512AVLK12 MK60DN256VMC10 MK60DX256ZVMD10 MKE02Z32VLC4R
R7FS3A77C2A01CLK#AC1 SPC560B64L7C6E0X STM32F205ZGT6J STM32F412RGY6TR STM32F439ZGY6TR STM32F469IIH6
STM32F722VCT6 STM32L053C6T6 CG8360AM CP8363AT CP8570AT R7FS7G27H2A01CLK#AC0 CY8C4245LTI-DM405
CY8C4245PVS-482 MB9BF106NAPMC-G-JNE1 MB9BF122LPMC1-G-JNE2 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2
MB9BF218TBGL-GE1 MB9BF529TBGL-GE1 XMC4500-E144F1024 AC EFM32JG1B200F128GM48-C0 STM32F205RGT6W CP8347AT
XMC4402-F64K256 AB MK20DX256VLK10R STM32L151UCY6TR STM32L063C8T6 STM32F756ZGY6TR STM32F446VCT6
STM32F417VGT6TR STM32F358CCT6 STM32F302RBT7 MKE06Z64VLD4 MKE04Z128VLD4 MKE02Z16VLC2R
MK22FN1M0AVLK12R MK20DX256VLQ10R MAX32630IWG+T MAX32630ICQ+ SIM3L167-C-GQR STM32L053R6H6
STM32L052K8U6 STM32L052K8T7