### FM31L276/FM31L278



# 64-Kbit/256-Kbit Integrated Processor Companion with F-RAM

### Features

- 64-Kbit/256-Kbit ferroelectric random access memory (F-RAM)
   □ Logically organized as 8 K × 8 (FM31L276) / 32 K × 8 (FM31L278)
  - □ High-endurance 100 trillion (10<sup>14</sup>) read/writes
  - 151-year data retention (See the Data Retention and Endurance table)
  - □ NoDelay<sup>™</sup> writes
  - Advanced high-reliability ferroelectric process
- High Integration Device Replaces Multiple Parts
  - Serial nonvolatile memory
  - □ Real time clock (RTC)
  - Low voltage reset
  - Watchdog timer
  - □ Early power-fail warning/NMI
  - Two 16-bit event counter
  - □ Serial number with write-lock for security
- Real-time Clock/Calendar
  - □ Backup current at 2 V: 1.15 µA at +25 °C
  - Seconds through centuries in BCD format
  - Tracks leap years through 2099
  - Uses standard 32.768 kHz crystal (6 pF/12.5 pF)
  - Software calibration
  - □ Supports battery or capacitor backup
- Processor Companion
  - $\square$  Active-low reset output for  $V_{\text{DD}}$  and watchdog
  - Programmable low-V<sub>DD</sub> reset trip point
  - Manual reset filtered and debounced
  - Programmable watchdog timer
  - Dual Battery-backed event counter tracks system intrusions or other events
  - Comparator for power-fail interrupt
  - G4-bit programmable serial number with lock
- Fast 2-wire serial interface (I<sup>2</sup>C)
  - □ Up to 1-MHz frequency
  - □ Supports legacy timings for 100 kHz and 400 kHz
     □ RTC, Supervisor controlled via l<sup>2</sup>C interface
  - Device select pins for up to 4 memory devices
- Low power consumption
  - □ 1.5 mA active current at 1 MHz
     □ 120 µA standby current
- Operating voltage: V<sub>DD</sub> = 2.7 V to 3.6 V
- Industrial temperature: -40 °C to +85 °C
- 14-pin small outline integrated circuit (SOIC) package

- Restriction of hazardous substances (RoHS) compliant
- Underwriters laboratory (UL) recognized

### **Functional Overview**

The FM31L276/FM31L278 device integrates F-RAM memory with the most commonly needed functions for processor-based systems. Major features include nonvolatile memory, real time clock, low- $V_{DD}$  reset, watchdog timer, nonvolatile event counter, lockable 64-bit serial number area, and general purpose comparator that can be used for a power-fail (NMI) interrupt or any other purpose.

The FM31L276/FM31L278 is a 64-Kbit/256-Kbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. This memory is truly nonvolatile rather than battery backed. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by other nonvolatile memories. The FM31L276/FM31L278 is capable of supporting 10<sup>14</sup> read/write cycles, or 100 million times more write cycles than EEPROM.

The real time clock (RTC) provides time and date information in BCD format. It can be permanently powered from an external backup voltage source, either a battery or a capacitor. The timekeeper uses a common external 32.768 kHz crystal and provides a calibration mode that allows software adjustment of timekeeping accuracy.

The processor companion includes commonly needed CPU support functions. Supervisory functions include a reset output signal controlled by either a low  $V_{DD}$  condition or a watchdog timeout. RST goes active when  $V_{DD}$  drops below a programmable threshold and remains active for 100 ms after  $V_{DD}$  rises above the trip point. A programmable watchdog timer runs from 100 ms to 3 seconds. The watchdog timer is optional, but if enabled it will assert the reset signal for 100 ms if not restarted by the host before the timeout. A flag-bit indicates the source of the reset.

A comparator on PFI compares an external input pin to the onboard 1.2 V reference. This is useful for generating a power-fail interrupt (NMI) but can be used for any purpose. The family also includes a programmable 64-bit serial number that can be locked making it unalterable. Additionally it offers a dual battery-backed event counter that tracks the number of rising or falling edges detected on a dedicated input pin.


For a complete list of related documentation, click here.

Cypress Semiconductor Corporation Document Number: 001-86392 Rev. \*B 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised November 5, 2014



### Logic Block Diagram





## FM31L276/FM31L278

### Contents

Pinout	
Pin Definitions	. 4
Overview	. 5
Memory Architecture	. 5
Processor Companion	. 5
Processor Supervisor	. 5
Manual Reset	. 6
Reset Flags	. 6
Early Power Fail Comparator	
Event Counter	
Serial Number	
Real-time Clock Operation	
Backup Power	. 8
Trickle Charger	. 8
Calibration	
Crystal Oscillator	. 9
Layout Recommendations	
Register Map	
I2C Interface	19
STOP Condition (P)	19
START Condition (S)	
Data/Address Transfer	19
Acknowledge / No-acknowledge	19
Slave Address	
Addressing Overview - Memory	
Addressing Overview - RTC & Companion	
Data Transfer	
Memory Operation	
Memory Write Operation	

Memory Read Operation	21
RTC/Companion Write Operation	23
RTC/Companion Read Operation	23
Addressing FRAM Array in the FM31L276/FM31L278	
Family	23
Maximum Ratings	24
Operating Range	24
DC Electrical Characteristics	
Data Retention and Endurance	26
Capacitance	
Thermal Resistance	26
AC Test Loads and Waveforms	26
AC Test Conditions	26
Supervisor Timing	27
AC Switching Characteristics	28
Ordering Information	29
Ordering Code Definitions	29
Package Diagram	
Acronyms	31
Document Conventions	31
Units of Measure	31
Document History Page	32
Sales, Solutions, and Legal Information	33
Worldwide Sales and Design Support	33
Products	33
PSoC® Solutions	33
Cypress Developer Community	33
Technical Support	



### Pinout

#### Figure 1. 14-pin SOIC pinout 14 VDD +CNT2 2 13 SCL A0 🔲 3 12 SDA A1 🔤 4 11 X2 CAL/PFO 5 10 X1 9 🔲 PFI V<sub>SS</sub> \_\_\_\_ 7 8 VBAK

### **Pin Definitions**

Pin Name	I/O Type	Description
A1-A0	Input	<b>Device Select Address 1-0</b> . These pins are used to select one of up to 4 devices of the same type on the same I <sup>2</sup> C bus. To select the device, the address value on the three pins must match the corresponding bits contained in the slave address. The address pins are pulled down internally.
SDA	Input/Output	<b>Serial Data/Address</b> . This is a bi-directional pin for the I <sup>2</sup> C interface. It is open-drain and is intended to be wire-OR'd with other devices on the I <sup>2</sup> C bus. The input buffer incorporates a Schmitt trigger for noise immunity and the output driver includes slope control for falling edges. An external pull-up resistor is required.
SCL	Input	<b>Serial Clock</b> . The serial clock pin for the I <sup>2</sup> C interface. Data is clocked out of the device on the falling edge, and into the device on the rising edge. The SCL input also incorporates a Schmitt trigger input for noise immunity.
CNT1, CNT2	Input	<b>Event Counter Inputs</b> . These battery-backed inputs increment counters when an edge is detected on the corresponding CNT pin. The polarity is programmable. These pins should not be left floating. Tie to ground if these pins are not used.
X1, X2	Input/Output	32.768 kHz crystal connection. When using an external oscillator, apply the clock to X1 and a DC mid-level to X2. These pins should be left unconnected if RTC is not used.
RST	Input/Output	<b>Reset</b> . This active-low output is open drain with weak pull-up. It is also an input when used as a manual reset. This pin should be left floating if unused.
PFI	Input	Early Power-fail Input. Typically connected to an unregulated power supply to detect an early power failure. This pin must be tied to ground if unused.
CAL/PFO	Output	<b>Calibration/Early Power-fail Output</b> . In calibration mode, this pin supplies a 512 Hz square-wave output for clock calibration. In normal operation, this is the early power-fail output.
V <sub>BAK</sub>	Power supply	<b>Backup supply voltage</b> . Connected to a 3 V battery or a large value capacitor. If no backup supply is used, this pin should be tied to ground and the VBC bit should be cleared in the RTC register 0Bh. The trickle charger is UL recognized and ensures no excessive current when using a lithium battery.
V <sub>SS</sub>	Power supply	Ground for the device. Must be connected to the ground of the system.
V <sub>DD</sub>	Power supply	Power supply input to the device.



### Overview

The FM31L276/FM31L278 device combines a serial nonvolatile RAM with a real time clock (RTC) and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, a comparator used for early power-fail warning, nonvolatile event counters, and a 64-bit serial number. The FM31L276/FM31L278 integrates these complementary but distinct functions under a common interface in a single package. The product is organized as two logical devices. The first is a memory and the second is the companion which includes all the remaining functions. From the system perspective they appear to be two separate devices with unique IDs on the serial bus.

The memory is organized as a standalone nonvolatile  $I^2C$  memory using standard device ID value. The real time clock and supervisor functions are accessed with a separate  $I^2C$  device ID. This allows clock/calendar data to be read while maintaining the most recently used memory address. The clock and supervisor functions are controlled by 25 special function registers. The RTC and event counter circuits are maintained by the power source on the V<sub>BAK</sub> pin, allowing them to operate from battery or backup capacitor power when V<sub>DD</sub> drops below a set threshold. Each functional block is described below.

#### **Memory Architecture**

The FM31L276/FM31L278 device is available in memory size 64-Kbit/256-Kbit. The device uses two-byte addressing for the memory portion of the chip. This makes the device software compatible with its standalone memory counterparts, but makes them compatible within the entire family.

The memory array is logically organized as  $8,192 \times 8$  bits /  $32,768 \times 8$  bits and is accessed using an industry-standard I<sup>2</sup>C interface. The memory is based on F-RAM technology. Therefore it can be treated as RAM and is read or written at the speed of the I<sup>2</sup>C bus with no delays for write operations. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies. The I<sup>2</sup>C protocol is described on page 19.

The memory array can be write-protected by software. Two bits in the processor companion area (WP1, WP0 in register 0Bh) control the protection setting. Based on the setting, the protected addresses cannot be written and the  $I^2C$  interface will not acknowledge any data to protected addresses. The special function registers containing these bits are described in detail below.

#### Table 1. Block Memory Write Protection

WP1	WP0	Protected Address Range
0	0	None
0	1	Bottom 1/4
1	0	Bottom 1/2
1	1	Full array

### **Processor Companion**

In addition to nonvolatile RAM, the FM31L276/FM31L278 incorporates a real time clock and highly integrated processor companion. The companion includes a low- $V_{DD}$  reset, a programmable watchdog timer, a battery-backed event counters, a comparator for early power-fail detection or other purposes, and a 64-bit serial number.

#### **Processor Supervisor**


Supervisors provide a host processor two basic functions: detection of power supply fault conditions and a watchdog timer software lockup condition. to escape а The FM31L276/FM31L278 has a reset pin (RST) to drive a processor reset input during power faults, power-up, and software lockups. It is an open drain output with a weak internal pull-up to  $V_{DD}$ . This allows other reset sources to be wire-OR'd to the RST pin. When  $V_{DD}$  is above the programmed trip point,  $\overline{RST}$  output is pulled weakly to  $V_{DD}$ . If  $V_{DD}$  drops below the reset trip point voltage level (V<sub>TP</sub>), the RST pin will be driven LOW. It will remain LOW until  $V_{DD}$  falls too low for circuit operation which is the  $V_{RST}$  level. When V<sub>DD</sub> rises again above V<sub>TP</sub>, RST continues to drive LOW for at least 100 ms (t<sub>RPU</sub>) to ensure a robust system reset at a reliable V<sub>DD</sub> level. After t<sub>RPU</sub> has been met, the RST pin will return to the weak HIGH state. While RST is asserted, serial bus activity is locked out even if a transaction occurred as V<sub>DD</sub> dropped below V<sub>TP</sub>. A memory operation started while V<sub>DD</sub> is above V<sub>TP</sub> will be completed internally.

Table 1 below shows how bit VTP controls the trip point of the low-V<sub>DD</sub> reset. They are located in register 0Bh, bits 1 and 0. The reset pin will drive LOW when V<sub>DD</sub> is below the selected V<sub>TP</sub> voltage, and the I<sup>2</sup>C interface and F-RAM array will be locked out. Note that the bit 1 location is a don't care. Figure 2 illustrates the reset operation in response to a low V<sub>DD</sub>.

#### Table 2. VTP setting

VTP Setting	VTP
2.6 V	0
2.9 V	1

Figure 2. Low V<sub>DD</sub> Reset



A watchdog timer can also be used to drive an active reset signal. The watchdog is a free-running programmable timer. The timeout period can be software programmed from 100 ms to 3 seconds in 100 ms increments via a 5-bit nonvolatile register. All programmed settings are minimum values and vary with




temperature according to the operating specifications. The watchdog has two additional controls associated with its operation, a watchdog enable bit (WDE) and timer restart bits (WR). Both the enable bit must be set and the watchdog must timeout in order to drive  $\overrightarrow{RST}$  active. If a reset event occurs, the timer will automatically restart on the rising edge of the reset pulse. If WDE = '0', the watchdog timer runs but a watchdog fault will not cause  $\overrightarrow{RST}$  to be asserted LOW. The WTR flag will be set, indicating a watchdog fault. This setting is useful during software development if the developer does not want  $\overrightarrow{RST}$  to drive. Note that setting the maximum timeout setting (11111b) disables the counter to save power. The second control is a nibble that restarts the timer preventing a reset. The timer should be restarted after changing the timeout value.

The watchdog timeout value is located in register 0Ah, bits 4:0, and the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 09h. Writing this pattern will also cause the timer to load new timeout values. Writing other patterns to this address will not affect its operation. Note the watchdog timer is free-running. Prior to enabling it, users should restart the timer as described above. This assures that the full timeout period will be set immediately after enabling. The watchdog is disabled when  $V_{DD}$  is below  $V_{TP}$ . The following table summarizes the watchdog bits. A block diagram follows.

Watchdog Timeout	WDT(4:0)	0Ah, bits 4:0
Watchdog Enable	WDE	0Ah, bit 7
Watchdog Restart	WR(3:0)	09h, bits 3:0


Figure 3. Watchdog Timer



#### Manual Reset

The RST is a bi-directional signal allowing the FM31L276/FM31L278 to filter and de-bounce a manual reset

switch. The  $\overline{RST}$  input detects an external low condition and responds by driving the  $\overline{RST}$  signal LOW for 100 ms. Figure 4. Manual Reset



**Note** The internal weak pull-up eliminates the need for additional external components.


#### **Reset Flags**

In case of a reset condition, a flag bit will be set to indicate the source of the reset. A low- $V_{DD}$  reset is indicated by the POR flag, register 09h bit 6. A watchdog reset is indicated by the WTR flag, register 09h bit 7. Note that the flags are internally set in response to reset sources, but they must be cleared by the user. When the register is read, it is possible that both flags are set if both have occurred since the user last cleared them.

#### **Early Power Fail Comparator**

An early power fail warning can be provided to the processor well before  $V_{DD}$  drops out of spec. The comparator is used to create a power fail interrupt (NMI). This can be accomplished by connecting the PFI pin to the unregulated power supply via a resistor divider. An application circuit is shown below.

#### Figure 5. Comparator as a Power-Fail Warning



The voltage on the PFI input pin is compared to an onboard 1.2 V reference. When the PFI input voltage drops below this threshold, the comparator will drive the CAL/PFO pin to a LOW state. The comparator has 100 mV (max) of hysteresis to reduce noise sensitivity, only for a rising PFI signal. For a falling PFI edge, there is no hysteresis.



The comparator is a general purpose device and its application is not limited to the NMI function.


The comparator is not integrated into the special function registers except as it shares its output pin with the CAL output. When the RTC calibration mode is invoked by setting the CAL bit (register 00h, bit 2), the CAL/PFO output pin will be driven with a 512 Hz square wave and the comparator will be ignored. Since most users only invoke the calibration mode during production, this should have no impact on system operations using the comparator.

**Note** The maximum voltage on the comparator input PFI is limited to 3.75 V under normal operating conditions.

#### **Event Counter**

The FM31L276/FM31L278 offers the user two battery-backed event counters. Input pins CNT1 and CNT2 are programmable edge detectors. Each clocks a 16-bit counter. When an edge occurs, the counters will increment their respective registers. Counter 1 is located in registers 0Dh and 0Eh, Counter 2 is located in registers 0Fh and 10h. These register values can be read anytime V<sub>DD</sub> is above V<sub>TP</sub>, and they will be incremented as long as a valid V<sub>BAK</sub> power source is provided. To read, set the RC bit register 0Ch bit 3 to 1. This takes a snapshot of all four counter bytes allowing a stable value even if a count occurs during the read. The registers can be written by software allowing the counters to be cleared or initialized by the system. Counts are blocked during a write operation. The two counters can be cascaded to create a single 32-bit counter by setting the CC control bit (register 0Ch, bit 2). When cascaded, the CNT1 input will cause the counter to increment. CNT2 is not used in this mode and should be tied to ground.

#### Figure 6. Event Counter



The control bits for event counting are located in register 0Ch. Counter 1 Polarity is bit C1P, bit 0; Counter 2 Polarity is C2P, bit 1; the Cascade Control is CC, bit 2; and the Read Counter bit is RC, bit 3.

The polarity bits must be set prior to setting the counter value(s). If a polarity bit is changed, the counter may inadvertently

increment. If the counter pins are not being used, tie them to ground.

#### Serial Number

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via the device ID for the Processor Companion. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. However, once the lock bit is set, the values cannot be altered and the lock cannot be removed. Once locked the serial number registers can still be read by the system.

The serial number is located in registers 11h to 18h. The lock bit is SNL (register 0Bh, bit 7). Setting the SNL bit to a '1' disables writes to the serial number registers, and the SNL bit cannot be cleared.

### **Real-time Clock Operation**

The real-time clock (RTC) is a timekeeping device that can be battery or capacitor backed for permanently-powered operation. It offers a software calibration feature that allows high accuracy.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1 Hz). Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, day-of-the-week, date, months, and years. A block diagram (Figure 7) illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h described below. Changing the R bit from '0' to '1' transfers timekeeping information from the core into holding registers that can be read by the user. If a timekeeper update is pending when R is set, then the core will be updated prior to loading the user registers. The registers are frozen and will not be updated again until the R bit is cleared to '0'. R is used for reading the time.

Setting the W bit to '1' locks the user registers. Clearing it to '0' causes the values in the user registers to be loaded into the timekeeper core. W bit is used for writing new time values. Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.







Figure 7. Real-time Clock Core Block Diagram

#### **Backup Power**

The real-time clock/calendar is intended to be permanently powered. When the primary system power fails, the voltage on the  $V_{DD}$  pin will drop. When  $V_{DD}$  is less than 2.5 V, the RTC (and event counters) will switch to the backup power supply on  $V_{BAK}$ . The clock operates at extremely low current in order to maximize battery or capacitor life. However, an advantage of combining a clock function with F-RAM memory is that data is not lost regardless of the backup power source.

The I<sub>BAK</sub> current varies with temperature and voltage (see DC Electrical Characteristics table). The following graph shows I<sub>BAK</sub> as a function of V<sub>BAK</sub>. These curves are useful for calculating backup time when a capacitor is used as the V<sub>BAK</sub> source.


#### Figure 8. IBAK vs. VBAK Voltage



The minimum V<sub>BAK</sub> voltage varies linearly with temperature. The user can expect the minimum V<sub>BAK</sub> voltage to be 1.23 V at +85 °C and 1.90 V at -40 °C. The tested limit is 1.55 V at +25 °C.

Note The minimum V\_{BAK} voltage has been characterized at -40 °C and +85 °C but is not 100% tested.

#### Figure 9. V<sub>BAK</sub>(min.) vs Temperature



#### Trickle Charger

To facilitate capacitor backup the V<sub>BAK</sub> pin can optionally provide a trickle charge current. When the VBC bit (register 0Bh, bit 2) is set to '1', the V<sub>BAK</sub> pin will source approximately 80  $\mu$ A until V<sub>BAK</sub> reaches V<sub>DD</sub>. This charges the capacitor to V<sub>DD</sub> without an external diode and resistor charger. There is a Fast Charge mode which is enabled by the FC bit (register 0Bh, bit 5). In this mode the trickle charger current is set to approximately 1 mA, allowing a large backup capacitor to charge more quickly.



In the case where no battery is used, the  $V_{BAK}$  pin should be tied to  $V_{SS}$ . Be sure to turn off the trickle charger (VBC = '0'), otherwise charger current will be shunted to ground from  $V_{DD}$ .

**Note** Systems using lithium batteries should clear the VBC bit to '0' to prevent battery charging. The  $V_{BAK}$  circuitry includes an internal 1 K $\Omega$  series resistor as a safety element. The trickle charger is UL Recognized.

#### Calibration

When the CAL bit in the register 00h is set to '1', the clock enters calibration mode. In calibration mode, the CAL/PFO output pin is dedicated to the calibration function and the power fail output is temporarily unavailable. Calibration operates by applying a digital correction to the counter based on the frequency error. In this mode, the CAL/PFO pin is driven with a 512 Hz (nominal) square wave. Any measured deviation from 512 Hz translates into a timekeeping error. The user converts the measured error in ppm and writes the appropriate correction value to the calibration register. The correction factors are listed in the table below. Positive ppm errors require a negative adjustment that removes pulses. Negative ppm errors require a positive correction that adds pulses. Positive ppm adjustments have the CALS (sign) bit set to '1', whereas negative ppm adjustments have CALS = '0'. After calibration, the clock will have a maximum error of ±2.17 ppm or ±0.09 minutes per month at the calibrated temperature.


The calibration setting is stored in F-RAM so it is not lost should the backup source fail. It is accessed with bits CAL(4:0) in register 01h. This value can be written only when the CAL bit is set to a '1'. To exit the calibration mode, the user must clear the CAL bit to a '0'. When the CAL bit is '0', the CAL/PFO pin will revert to the power fail output function.

#### **Crystal Oscillator**

The crystal oscillator is designed to use a 6 pF/12.5 pF crystal without the need for external components, such as loading capacitors. The FM31L276/FM31L278 device has built-in loading capacitors that are optimized for use with 6 pF crystals, but which work well with 12.5 pF crystals. For either crystal, no additional external loading capacitors are required nor suggested.

If a 32.768 kHz crystal is not used, an external oscillator may be connected to the FM31L276/FM31L278. Apply the oscillator to the X1 pin. Its high and low voltage levels can be driven rail-to-rail or amplitudes as low as approximately 500 mV p-p. To ensure proper operation, a DC bias must be applied to the X2 pin. It should be centered between the high and low levels on the X1 pin. This can be accomplished with a voltage divider.

#### Figure 10. External Oscillator




In the example, R1 and R2 are chosen such that the X2 voltage is centered around the X1 oscillator drive levels. If you wish to avoid the DC current, you may choose to drive X1 with an external clock and X2 with an inverted clock using a CMOS inverter.




### Layout Recommendations

The X1 and X2 crystal pins employ very high impedance circuits and the oscillator connected to these pins can be upset by noise or extra loading. To reduce RTC clock errors from signal switching noise, a guard ring must be placed around these pads and the guard ring grounded. SDA and SCL traces should be routed away from the X1 / X2 pads. The X1 and X2 trace lengths should be less than 5 mm. The use of a ground plane on the backside or inner board layer is preferred. See layout example. Red is the top layer, green is the bottom layer.



Layout for Surface Mount Crystal (red = top layer, green = bottom layer)

### Figure 11. Layout Recommendations



Layout for Through Hole Crystal (red = top layer, green = bottom layer)



### Table 3. Digital Calibration Adjustments

	Positive Cali	bration for slow c	locks: Calibra	tion will achie	eve ±2.17 PPM after calibration
	Measured Fre	quency Range	Error Rar	nge (PPM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	511.9989	0	2.17	000000
1	511.9989	511.9967	2.18	6.51	100001
2	511.9967	511.9944	6.52	10.85	100010
3	511.9944	511.9922	10.86	15.19	100011
4	511.9922	511.9900	15.20	19.53	100100
5	511.9900	511.9878	19.54	23.87	100101
6	511.9878	511.9856	23.88	28.21	100110
7	511.9856	511.9833	28.22	32.55	100111
8	511.9833	511.9811	32.56	36.89	101000
9	511.9811	511.9789	36.90	41.23	101001
10	511.9789	511.9767	41.24	45.57	101010
11	511.9767	511.9744	45.58	49.91	101011
12	511.9744	511.9722	49.92	54.25	101100
13	511.9722	511.9700	54.26	58.59	101101
14	511.9700	511.9678	58.60	62.93	101110
15	511.9678	511.9656	62.94	67.27	101111
16	511.9656	511.9633	67.28	71.61	110000
17	511.9633	511.9611	71.62	75.95	110001
18	511.9611	511.9589	75.96	80.29	110010
19	511.9589	511.9567	80.30	84.63	110011
20	511.9567	511.9544	84.64	88.97	110100
21	511.9544	511.9522	88.98	93.31	110101
22	511.9522	511.9500	93.32	97.65	110110
23	511.9500	511.9478	97.66	101.99	110111
24	511.9478	511.9456	102.00	106.33	111000
25	511.9456	511.9433	106.34	110.67	111001
26	511.9433	511.9411	110.68	115.01	111010
27	511.9411	511.9389	115.02	119.35	111011
28	511.9389	511.9367	119.36	123.69	111100
29	511.9367	511.9344	123.70	128.03	111101
30	511.9344	511.9322	128.04	132.37	111110
31	511.9322	511.9300	132.38	136.71	111111



#### Table 3. Digital Calibration Adjustments (continued)

	Negative Cal	ibration for fast c	locks: Calibra	tion will achie	eve ±2.17 PPM after calibration
	Measured Fre	quency Range	Error Rar	ige (PPM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	512.0011	0	2.17	000000
1	512.0011	512.0033	2.18	6.51	000001
2	512.0033	512.0056	6.52	10.85	000010
3	512.0056	512.0078	10.86	15.19	000011
4	512.0078	512.0100	15.20	19.53	000100
5	512.0100	512.0122	19.54	23.87	000101
6	512.0122	512.0144	23.88	28.21	000110
7	512.0144	512.0167	28.22	32.55	000111
8	512.0167	512.0189	32.56	36.89	001000
9	512.0189	512.0211	36.90	41.23	001001
10	512.0211	512.0233	41.24	45.57	001010
11	512.0233	512.0256	45.58	49.91	001011
12	512.0256	512.0278	49.92	54.25	001100
13	512.0278	512.0300	54.26	58.59	001101
14	512.0300	512.0322	58.60	62.93	001110
15	512.0322	512.0344	62.94	67.27	001111
16	512.0344	512.0367	67.28	71.61	010000
17	512.0367	512.0389	71.62	75.95	010001
18	512.0389	512.0411	75.96	80.29	010010
19	512.0411	512.0433	80.30	84.63	010011
20	512.0433	512.0456	84.64	88.97	010100
21	512.0456	512.0478	88.98	93.31	010101
22	512.0478	512.0500	93.32	97.65	010110
23	512.0500	512.0522	97.66	101.99	010111
24	512.0522	512.0544	102.00	106.33	011000
25	512.0544	512.0567	106.34	110.67	011001
26	512.0567	512.0589	110.68	115.01	011010
27	512.0589	512.0611	115.02	119.35	011011
28	512.0611	512.0633	119.36	123.69	011100
29	512.0633	512.0656	123.70	128.03	011101
30	512.0656	512.0678	128.04	132.37	011110
31	512.0678	512.0700	132.38	136.71	011111





### **Register Map**

The RTC and processor companion functions are accessed via 25 special function registers, which are mapped to a separate I<sup>2</sup>C device ID. The interface protocol is described on page 19. The registers contain timekeeping data, control bits, and information flags. A description of each register follows the summary table. Table 4. Register Map Summary Table

Nonvolatile = Battery-backed =

Address				Da	ata				Function	Range
Audress	D7	D6	D5	D4	D3	D2	D1	D0	Function	Range
18h		Serial Number Byte 7					Serial Number 7	FFh		
17h		Serial Number Byte 6						Serial Number 6	FFh	
16h				Serial Num	nber Byte 5				Serial Number 5	FFh
15h				Serial Num	nber Byte 4				Serial Number 4	FFh
14h				Serial Num	nber Byte 3				Serial Number 3	FFh
13h				Serial Num	nber Byte 2				Serial Number 2	FFh
12h				Serial Num	nber Byte 1				Serial Number 1	FFh
11h				Serial Num	nber Byte 0				Serial Number 0	FFh
10h				Counter	r 2 MSB				Event Counter 2 MSB	FFh
0Fh				Counte	er 2 LSB				Event Counter 2 LSB	FFh
0Eh				Counte	r 1 MSB				Event Counter 1 MSB	FFh
0Dh				Counte	er 1 LSB				Event Counter 1 LSB	FFh
0Ch					RC	CC	C2P	C1P	Event Count Control	
0Bh	SNL	-	FC	WP1	WP0	VBC	-	VTP	Companion Control	
0Ah	WDE	-	-	WDT4	WDT3	WDT2	WDT1	WDT0	Watchdog Control	
09h	WTR	POR	LB	-	WR3	WR2	WR1	WR0	Watchdog Restart/Flags	
08h		10 y	ears			yea	ars		Years	00-99
07h	0	0	0	10 months		mor	nths		Month	01-12
06h	0	0	10 0	date		da	ate		Date	01-31
05h	0	0	0	0	0		day		Day	01-07
04h	0	0	10 h	ours		ho	urs		Hours	00-23
03h	0		10 minutes	;		min	utes		Minutes	00-59
02h	0	·	10 seconds	6		seco	onds		Seconds	00-59
01h	OSCEN	reserved	CALS	CAL4	CAL3	CAL2	CAL1	CAL0	CAL Control	
00h I	reserved	CF	reserved	reserved	reserved	CAL	W	R	RTC Control	

Note When the device is first powered up and programmed, all timekeeping registers must be written because the battery-backed register values cannot be guaranteed. The table below shows the default values of the non-volatile registers. All other register values should be treated as unknown.

#### Table 5. Default Register Values

Address	Hex Value	Address	Hex Value
18h	0x00	0Ah	0x1F
17h	0x00	08h	0x00
16h	0x00	07h	0x01
15h	0x00	06h	0x01
14h	0x00	05h	0x01
13h	0x00	04h	0x00
12h	0x00	03h	0x01
11h	0x00	02h	0x00
0Bh	0x00	01h	0x80



#### Table 6. Register Description

Address	Description									
18h				Serial Num	ber Byte 7					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.63	SN.62	SN.61	SN.60	SN.59	SN.58	SN.57	SN.56		
	Upper byte of the serial number. Read/write when SNL = '0', read-only when SNL = '1'. Nonvolatile.									
17h	Serial Number Byte 6									
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.55	SN.54	SN.53	SN.52	SN.51	SN.50	SN.49	SN.48		
16h	Byte 6 of the	serial number.	Read/write wh	en SNL = '0', r	ead-only when	SNL = '1'. Noi	nvolatile.			
				Serial Num	ber Byte 5					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.47	SN.46	SN.45	SN.44	SN.43	SN.42	SN.41	SN.40		
	Byte 5 of the	serial number.	Read/write wh	ien SNL = '0', r	ead-only when	SNL = '1'. Noi	nvolatile.			
15h		-		Serial Num	ber Byte 4					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.39	SN.38	SN.37	SN.36	SN.35	SN.34	SN.33	SN.32		
	Byte 4 of the	Byte 4 of the serial number. Read/write when SNL = '0', read-only when SNL = '1'. Nonvolatile.								
14h	Serial Number Byte 3									
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.31	SN.30	SN.29	SN.28	SN.27	SN.26	SN.25	SN.24		
	Byte 3 of the	serial number.	Read/write wh	ien SNL = '0', r	ead-only when	SNL = '1'. Noi	nvolatile.			
13h				Serial Num	ber Byte 2					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.23	SN.22	SN.21	SN.20	SN.19	SN.18	SN.17	SN.16		
	Byte 2 of the	serial number.	Read/write wh	en SNL = '0', r	ead-only when	SNL = '1'. Noi	nvolatile.			
12h				Serial Num	ber Byte 1					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.15	SN.14	SN.13	SN.12	SN.11	SN.10	SN.9	SN.8		
	Byte 1 of the	serial number.	Read/write wh	en SNL = '0', r	ead-only when	SNL = '1'. Noi	nvolatile.			
11h				Serial Num	ber Byte 0					
	D7	D6	D5	D4	D3	D2	D1	D0		
	SN.7	SN.6	SN.5	SN.4	SN.3	SN.2	SN.1	SN.0		
	LSB of the se	erial number. R	ead/write wher	n SNL = '0', rea	id-only when S	NL = '1'. Nonv	olatile.			
10h		1		Counter	r 2 MSB	[				
	D7	D6	D5	D4	D3	D2	D1	D0		
	C2.15	C2.14	C2.13	C2.12	C2.11	C2.10	C2.9	C2.8		
	Event Counte	er 2 MSB. Incre	ements on over	flows from Cou	unter 2 LSB. Ba	attery-backed,	read/write.			



 Table 6. Register Description (continued)

Address	Description													
0Fh				Counte	r 2 LSB									
	D7	D6	D5	D4	D3	D2	D1	D0						
	C2.7	C2.6	C2.5	C2.4	C2.3	C2.2	C2.1	C2.0						
			ments on progr ked, read/write.	-	event on CNT2	input or overfl	ows from Cou	nter 1 MSB						
0Eh	Counter 1 MSB													
	D7	D6	D5	D4	D3	D2	D1	D0						
	C1.15	C1.14	C1.13	C1.12	C1.11	C1.10	C1.9	C1.8						
	Event Counte	er 1MSB. Incre	ments on overf	lows from Cou	nter 1 LSB. Ba	ttery-backed, r	ead/write.							
0Dh				Counte	r 1 LSB									
	D7	D6	D5	D4	D3	D2	D1	D0						
	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0						
	Event Counte	er 1 LSB. Incre	ments on progi	rammed edge	event on CNT1	input. Batterv	-backed. read/	write.						
0Ch				-	ter Control	<u> </u>								
	D7	D6	D5	D4	D3	D2	D1	D0						
	-	-	-	-	RC	СС	C2P	C1P						
RC	Road Countr	r Sotting this I	bit to '1' takes a	spanshat of th										
		-	nt events. The F	-		-	ig the system t							
CC	by C1P and registers of C	C2P respectiv Counter 2 repre	vely. When CC	c = '1', the consignificant 16-	unters are cas bits of the cou	scaded to crea	ite one 32-bit	Counter Cascade. When CC = '0', the event counters operate independently according to the edge programmed by C1P and C2P respectively. When CC = '1', the counters are cascaded to create one 32-bit counter. The registers of Counter 2 represent the most significant 16-bits of the counter and CNT1 is the controlling input. Bi C2P is don't care when CC = '1'. Battery-backed, read/write.						
C2P	CNT2 detects falling edges when C2P = '0', rising edges when C2P = '1'. C2P is "don't care" when CC = '1'. The value of Event Counter 2 may inadvertently increment if C2P is changed. Battery-backed, read/write.													
C1P	value of Ever	nt Counter 2 m s falling edges		y increment if C ', rising edges	C2P is changed when C1P = '1	d. Battery-back	ed, read/write.							
	value of Ever	nt Counter 2 m s falling edges	ay inadvertently when C1P = '0	y increment if C ', rising edges	C2P is changed when C1P = '1 d, read/write.	d. Battery-back	ed, read/write.							
	value of Ever	nt Counter 2 m s falling edges	ay inadvertently when C1P = '0	y increment if C ', rising edges Battery-backe	C2P is changed when C1P = '1 d, read/write.	d. Battery-back	ed, read/write.							
C1P 0Bh	value of Ever CNT1 detects inadvertently	nt Counter 2 m s falling edges increment if C	ay inadvertently when C1P = '0 1P is changed.	y increment if C ', rising edges Battery-backe <b>Companic</b>	C2P is changed when C1P = '1 d, read/write. on Control	d. Battery-back	ed, read/write. Event Counte	r 1 may						
	value of Ever CNT1 detects inadvertently D7 SNL Serial Number	nt Counter 2 m s falling edges increment if C D6 - er Lock: Setting	ay inadvertently when C1P = '0 1P is changed. <b>D5</b>	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0	d. Battery-back I'. The value of D2 VBC	ed, read/write. Event Counte D1 VTP1	r 1 may <b>D0</b> VTP0						
0Bh SNL	Value of Ever CNT1 detects inadvertently D7 SNL Serial Numbe cleared once	nt Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non	ay inadvertently when C1P = '0 1P is changed. <b>D5</b> FC g to a '1' make	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite.	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si	d. Battery-back i'. The value of <b>D2</b> VBC NL permanent	ed, read/write. Event Counte D1 VTP1 y read-only. S	r 1 may D0 VTP0 NL cannot b						
0Bh SNL	value of Ever CNT1 detects inadvertently D7 SNL Serial Number cleared once Fast Charges	t Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non Setting FC t	ay inadvertently when C1P = '0 1P is changed. <b>D5</b> FC g to a '1' make volatile, read/w	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite. = '1') causes	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si a ~1 mA trickl	d. Battery-back i'. The value of <b>D2</b> VBC NL permanent	ed, read/write. Event Counte D1 VTP1 y read-only. S	r 1 may D0 VTP0 NL cannot b						
0Bh SNL FC	value of Ever CNT1 detects inadvertently D7 SNL Serial Numbe cleared once Fast Charges Clearing VBC	nt Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non Setting FC to C to '0' disables	ay inadvertently when C1P = '0 1P is changed. D5 FC g to a '1' make volatile, read/w o '1' (and VBC s the charge cu	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite. = '1') causes rrent. Nonvolat	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si a ~1 mA trickliie, read/write.	d. Battery-back '. The value of D2 VBC NL permanent le charge curre	ed, read/write. Event Counte D1 VTP1 y read-only. S ent to be supp	r 1 may D0 VTP0 NL cannot b						
0Bh SNL FC	value of Ever CNT1 detects inadvertently D7 SNL Serial Numbe cleared once Fast Charges Clearing VBC	t Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non Setting FC to C to '0' disables These bits cor	ay inadvertently when C1P = '0 1P is changed. D5 FC g to a '1' make volatile, read/w o '1' (and VBC the charge cu	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite. = '1') causes rrent. Nonvolat rotection of the	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si a ~1 mA trickliie, read/write.	d. Battery-back '. The value of D2 VBC NL permanent le charge curre	ed, read/write. Event Counte D1 VTP1 y read-only. S ent to be supp	r 1 may D0 VTP0 NL cannot b						
0Bh SNL FC	value of Ever CNT1 detects inadvertently D7 SNL Serial Numbe cleared once Fast Charges Clearing VBC	t Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non Setting FC to C to '0' disables These bits cor	ay inadvertently when C1P = '0 1P is changed. D5 FC g to a '1' make volatile, read/w o '1' (and VBC s the charge cu	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite. = '1') causes rrent. Nonvolat	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si a ~1 mA trickliie, read/write.	d. Battery-back '. The value of D2 VBC NL permanent le charge curre	ed, read/write. Event Counte D1 VTP1 y read-only. S ent to be supp	r 1 may D0 VTP0 NL cannot b						
0Bh SNL FC	value of Ever CNT1 detects inadvertently D7 SNL Serial Numbe cleared once Fast Charges Clearing VBC Write Protect. Write protect a None	t Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non Setting FC to C to '0' disables These bits cor	ay inadvertently when C1P = '0 1P is changed. <b>D5</b> FC g to a '1' make volatile, read/w o '1' (and VBC s the charge cu htrol the write p WP1	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite. = '1') causes rrent. Nonvolat rotection of the WP0	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si a ~1 mA trickli ile, read/write.	d. Battery-back '. The value of D2 VBC NL permanent le charge curre	ed, read/write. Event Counte D1 VTP1 y read-only. S ent to be supp	r 1 may D0 VTP0 NL cannot b						
0Bh	value of Ever CNT1 detects inadvertently D7 SNL Serial Numbe cleared once Fast Charge: Clearing VBC Write Protect. Write protect a None Bottom 1/4	t Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non Setting FC to C to '0' disables These bits cor	ay inadvertently when C1P = '0 1P is changed. <b>D5</b> FC g to a '1' make volatile, read/w o '1' (and VBC s the charge cu htrol the write p WP1	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite. = '1') causes rrent. Nonvolat rotection of the WP0	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si a ~1 mA trickli ile, read/write.	d. Battery-back '. The value of D2 VBC NL permanent le charge curre	ed, read/write. Event Counte D1 VTP1 y read-only. S ent to be supp	r 1 may D0 VTP0 NL cannot b						
0Bh SNL FC	value of Ever CNT1 detects inadvertently D7 SNL Serial Numbe cleared once Fast Charges Clearing VBC Write Protect. Write protect a None	t Counter 2 m s falling edges increment if C D6 - er Lock: Setting set to '1'. Non Setting FC to C to '0' disables These bits cor	ay inadvertently when C1P = '0 1P is changed. <b>D5</b> FC g to a '1' make volatile, read/w o '1' (and VBC s the charge cu htrol the write p WP1	y increment if C ', rising edges Battery-backe Companic D4 WP1 s registers 11h rite. = '1') causes rrent. Nonvolat rotection of the <u>WP0</u> 0 1	C2P is changed when C1P = '1 d, read/write. on Control D3 WP0 to 18h and Si a ~1 mA trickli ile, read/write.	d. Battery-back '. The value of D2 VBC NL permanent le charge curre	ed, read/write. Event Counte D1 VTP1 y read-only. S ent to be supp	r 1 may D0 VTP0 NL cannot b						



#### Table 6. Register Description (continued)

Address				Descr	iption					
VTP	VTP Select. T	hese bits contr	ol the reset trip	point for the lo	ow V <sub>DD</sub> reset fu	unction. Nonvo	latile, read/writ	e.		
	Trip Volatge	VTP								
	2.60 V 0									
	2.90 V 1									
0Ah				Watchdo	g Control					
	D7	D6	D5	D4	D3	D2	D1	D0		
	WDE	-	-	WDT4	WDT3	WDT2	WDT1	WDT0		
WDE	the timer runs free-running, timeout interv	s but has no ef users should r val occurs. Nor	DE = '1', a wate fect on RST, he restart the time hvolatile, read/v	owever the WT r using WR(3:0 vrite.	R flag will be se ) prior to settin	et when a fault g WDE = '1'. T	occurs. Note a his assures a f	s the timer is full watchdog		
WDT(4:0)	-		s the minimum e timer is resta	-				-		
	Watchdog	g Timeout	WDT4	WDT3	WDT2	WDT1	WDT0			
	Invalid - def	ault 100 ms	0	0	0	0	0			
	100	ms	0	0	0	0	1			
	200	ms	0	0	0	1	0			
	300	ms	0	0	0	1	1			
	-									
	2000	) ms	1	0	1	0	0			
	2100	) ms	1	0	1	0	1			
	2200	) ms	1	0	1	1	0			
	-									
	-									
	2900		1	1	1	0	1			
	3000 Disable		1	1	1	1	0			
09h	Disable	Counter	1	Natchdog Res	tart and Elage	1	1			
0.911	D7	D6	D5	D4	D3	, D2	D1	D0		
	WTR	POR	LB	-	WR3	WR2	WR1	WR0		
WTR	Watchdog Tir by the user. N	mer Reset Flag Note that both	g: When a watc WTR and POF backed. Read	R could be set	It occurs, the V if both reset so	VTR bit will be ources have or	set to '1'. It mu	ist be cleared		
POR	by the user.	Note that both	n the RST pin is WTR and POF backed. Read	R could be set	if both reset so	ources have or				
LB	counters, this	bit will be set	r up, if the V <sub>BA</sub> to '1'. The usei iser can clear b	r should clear it						



#### Table 6. Register Description (continued)

Address				Descr	iption						
WR(3:0)	not affect this	s operation. Wr	a pattern 1010b iting any patter R, and LB flags	n other than 10	010b to WR(3:0	0) has no effec	t on the timer.	This allows			
08h	Timekeeping – Years										
	D7	D6	D5	D4	D3	D2	D1	D0			
	10 year.3	10 year.2	10 year.1	10 year.0	Year.3	Year.2	Year.1	Year.0			
						-	D1       D         Year.1       Yea         rears; upper nibble contair       is 0-99. Battery-backed,         D1       D1         2       Month.1         Month.1       Mon         erates from 0 to 9; upper r         er is 1-12. Battery-backed         D1       D         D1       D         a ring counter that counts r         r is not integrated with the				
07h	Timekeeping – Months										
	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	0	10 Month	Month.3	Month.2	Month.1	Month.0			
		-									
06h	Timekeeping – Date of the month										
	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	10 date.1	10 date.0	Date.3	Date.2	Date.1	Date.0			
05h	upper nibble contains the upper digit and operates from 0 to 3. The range for the register is 1-31. Battery-backed, read/write. Timekeeping – Day of the week										
	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	0	0	0	Day.2		Day.0			
	1 to 7 then re			-	-	the week is a ri	D1       I         Month.1       Mo         tes from 0 to 9; upper         s 1-12. Battery-backe         D1       I         Date.1       Da         jit and operates from 0         ster is 1-31. Battery-backe         D1       I         Day.1       Da         ing counter that count         not integrated with the         D1       I         Hours.1       Ho         git and operates from         or the register is 0-23.         D1       I         Min.1       M	t counts from			
04h				Timekeepi	ng – Hours						
	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	10 hours.1	10 hours.0	Hours.3	Hours.2	Hours.1	Hours.0			
	upper nibble	Contains the BCD value of hours in 24-hour format. Lower nibble contains the lower digit and operates from 0 to 9; upper nibble (two bits) contains the upper digit and operates from 0 to 2. The range for the register is 0-23. Battery-backed, read/write.									
03h				Timekeepin	g – Minutes						
	D7	D6	D5	D4	D3	D2	D1	D0			
	0	10 min.2	10 min.1	10 min.0	Min.3	Min.2	Min.1	Min.0			
		Contains the BCD value of minutes. Lower nibble contains the lower digit and operates from 0 to 9; upper nibble contains the upper minutes digit and operates from 0 to 5. The range for the register is 0-59. Battery-backed,									



 Table 6. Register Description (continued)

	Description									
02h				Timekeepin	g - Seconds					
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	10 sec.2	10 sec.1	10 sec.0	Seconds.3	Seconds.2	Seconds.1	Seconds.0		
			seconds. Lowe operates from							
01h	contains the upper digit and operates from 0 to 5. The range for the register is 0-59. Battery-backed, read/write. CAL/Control									
	D7	D6	D5	D4	D3	D2	D1	D0		
	OSCEN	Reserved	CALS	CAL.4	CAL.3	CAL.2	CAL.1	CAL.0		
OSCEN	oscillator can	Oscillator Enable. When set to '1', the oscillator is halted. When set to '0', the oscillator runs. Disabling the oscillator can save battery power during storage. On a power-up without battery, this bit is set to '1'. Battery-backed, read/write. Reserved bits. Do not use. Should remain set to '0'. Calibration Sign: Determines if the calibration adjustment is applied as an addition to or as a subtraction from the time-base. This bit can be written only when CAL = '1'. Nonvolatile, read/write. Calibration Setting: These five bits control the calibration of the clock. These bits can be written only when CAL =								
Reserved	Reserved bits	s. Do not use.	Should remain	set to '0'.						
CALS		•					r as a subtract	ion from the		
CAL(4:0)		etting: These fi le, read/write.	ve bits control	the calibration	of the clock. T	nese bits can b	e written only	when CAL =		
00h	RTC Control									
	D7	D6	D5	D4	D3	D2	D1	D0		
	01									
	Reserved	CF	Reserved	Reserved	Reserved	CAL	W	R		
CF	Reserved Century Over indicates a ne	flow Flag. This ew century, su nation as need	Reserved bit is set to a ' ch as going fro led. This bit is o	1' when the va m 1999 to 200	lues in the yea 0 or 2099 to 21	rs register ove 00. The user s	rflows from 99 hould record th	R to 00. This ne new		
CF	Reserved Century Over indicates a ne century inforr Battery-backe Calibration S	flow Flag. This ew century, su nation as neec ed. etting. When s	bit is set to a ' ch as going from	1' when the va m 1999 to 2000 cleared to '0' w ock enters cali	lues in the yea 0 or 2099 to 21 hen the Flag re bration mode.	rs register ove 00. The user s egister is read. When CAL is s	rflows from 99 hould record tl It is read-only set to '0', the c	R to 00. This ne new for the user. lock operates		
	Reserved Century Over indicates a ne century inforr Battery-backe Calibration S normally, and Write Time.	flow Flag. This ew century, su- nation as neec ed. etting. When s the CAL/PFO Setting the W es. Resetting	bit is set to a ' ch as going fron led. This bit is c et to '1', the clo	1' when the va m 1999 to 2000 cleared to '0' w ock enters cali ed by the powe res the clock. 0' causes the	lues in the yea 0 or 2099 to 21 hen the Flag re bration mode. The isometart r fail comparate The user can contents of th	rs register ove 00. The user s egister is read. When CAL is s or. Battery-bac then write the ne time registe	rflows from 99 hould record to It is read-only set to '0', the c ked, read/write timekeeping	R to 00. This ne new for the user. lock operates e. registers with		
CAL	Reserved Century Over indicates a ne century inforr Battery-backe Calibration S normally, and Write Time. Updated valu timekeeping of Read Time. S The user can	flow Flag. This ew century, su- nation as need ed. etting. When s the CAL/PFO Setting the W les. Resetting counters and r Setting the R bi then read the	bit is set to a ' ch as going fron led. This bit is c et to '1', the clo pin is controlle bit to '1' freez the W bit to '	1' when the va m 1999 to 2000 cleared to '0' w ock enters calil ed by the powe res the clock. 0' causes the k. Battery-back static image o rerns over char	lues in the yea 0 or 2099 to 21 hen the Flag re bration mode. The user can contents of the contents of the timekeeping values can	rs register ove 00. The user s egister is read. When CAL is s or. Battery-bac then write the ne time register ng core and pla ausing system	rflows from 99 hould record to It is read-only set to '0', the c ked, read/write timekeeping ers to be trans ace it into the u errors. The R	R to 00. This ne new for the user. lock operates e. registers with ferred to the user registers. pit going from		



## I<sup>2</sup>C Interface

The FM31L276/FM31L278 employs an industry standard  $I^2C$  bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually. Although monolithic, it appears to the system software to be two separate products. One is a memory device. It has a Slave Address (Slave ID = 1010b) that operates the same as a stand-alone memory device. The second device is a real-time clock and processor companion which have a unique Slave Address (Slave ID = 1101b).

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM31L276/FM31L278 is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions including START, STOP, data bit, or acknowledge. Figure 12 and Figure 13 illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the electrical specifications section.


#### **STOP Condition (P)**

A STOP condition is indicated when the bus master drives SDA from LOW to HIGH while the SCL signal is HIGH. All operations using the FM31L276/FM31L278 should end with a STOP condition. If an operation is in progress when a STOP is asserted, the operation will be aborted. The master must have control of SDA in order to assert a STOP condition.

#### **START Condition (S)**


A START condition is indicated when the bus master drives SDA from HIGH to LOW while the SCL signal is HIGH. All commands should be preceded by a START condition. An operation in progress can be aborted by asserting a START condition at any time. Aborting an operation using the START condition will ready the FM31L276/FM31L278 for a new operation.

If during operation the power supply drops below the specified  $V_{TP}$  minimum, any I<sup>2</sup>C transaction in progress will be aborted and the system should issue a START condition prior to performing another operation.



#### Figure 12. START and STOP Conditions

#### Figure 13. Data Transfer on the I<sup>2</sup>C Bus



#### Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is HIGH. Except under the three conditions described above, the SDA signal should not change while SCL is HIGH.

#### Acknowledge / No-acknowledge

The acknowledge takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal LOW to acknowledge receipt of


the byte. If the receiver does not drive SDA LOW, the condition is a no-acknowledge and the operation is aborted.

The receiver would fail to acknowledge for two distinct reasons. First is that a byte transfer fails. In this case, the no-acknowledge ceases the current operation so that the device can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not acknowledge to deliberately end an operation. For example, during a read



operation, the FM31L276/FM31L278 will continue to place data onto the bus as long as the receiver sends acknowledges (and clocks). When a read operation is complete and no more data is needed, the receiver must not acknowledge the last byte. If the receiver acknowledges the last byte, this will cause the FM31L276/FM31L278 to attempt to drive the bus on the next clock while the master is sending a new command such as STOP.



#### Figure 14. Acknowledge on the I<sup>2</sup>C Bus


#### Slave Address

The first byte that the FM31L276/FM31L278 expects after a START condition is the slave address. As shown in Figure 15 and Figure 16, the slave address contains the device type or slave ID, the device select address bits, and a bit that specifies if the transaction is a read or a write.


The FM31L276/FM31L278 has two Slave Addresses (Slave IDs) associated with two logical devices. Bits 7-4 are the device type (slave ID) and should be set to 1010b for the memory device. The other logical device within the FM31L276/FM31L278 is the real-time clock and companion. Bits 7-4 are the device type (slave ID) and should be set to 1101b for the RTC and companion. A bus transaction with this slave address will not affect the memory in any way. The figures below illustrate the two Slave Addresses.

Bits 2-1 are the device select address bits. They must match the corresponding value on the external address pins to select the device. Up to four FM31L276/FM31L278 devices can reside on the same I<sup>2</sup>C bus by assigning a different address to each. Bit 0 is the read/write bit (R/W). R/W = '1' indicates a read operation and R/W = '0' indicates a write operation.

#### Figure 15. Memory Slave Device Address



#### Figure 16. Companion Slave Device Address



#### Addressing Overview - Memory

After the FM31L276/FM31L278 (as receiver) acknowledges the slave address, the master can place the memory address on the bus for a write operation. The address requires two bytes. The complete 15-bit address is latched internally. Each access causes the latched address value to be incremented automatically. The current address is the value that is held in the latch; either a newly written value or the address following the last access. The current address will be held for as long as  $V_{DD} > V_{TP}$  or until a new value is written. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the acknowledge, the FM31L276/FM31L278 increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address (7FFFh) is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

#### Addressing Overview - RTC & Companion

The RTC and Processor Companion operate in a similar manner to the memory, except that it uses only one byte of address. Addresses 00h to 18h correspond to special function registers. Attempting to load addresses above 18h is an illegal condition; the FM31L276/FM31L278 will return a NACK and abort the I<sup>2</sup>C transaction.

#### **Data Transfer**

After the address bytes have been transmitted, data transfer between the bus master and the FM31L276/FM31L278 can begin. For a read operation the FM31L276/FM31L278 will place 8 data bits on the bus then wait for an acknowledge from the master. If the acknowledge occurs, the FM31L276/FM31L278 will transfer the next sequential byte. If the acknowledge is not sent, the FM31L276/FM31L278 will end the read operation. For



a write operation, the FM31L276/FM31L278 will accept 8 data bits from the master then send an acknowledge. All data transfer occurs MSB (most significant bit) first.

### **Memory Operation**

The FM31L276/FM31L278 is designed to operate in a manner very similar to other I<sup>2</sup>C interface memory products. The major differences result from the higher performance write capability of F-RAM technology. These improvements result in some differences between the FM31L276/FM31L278 and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

The memory address for FM31L276 range from 0x0000 to 0x1FFFF, and for FM31L278, they range from 0x0000 to 0x7FFF. Memory functionality is described with respect to FM31L278 in the following sections.

#### **Memory Write Operation**


All writes begin with a slave address, then a memory address. The bus master indicates a write operation by setting the LSB of the slave address (R/W bit) to a '0'. After addressing, the bus

master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 7FFFh to 0000h.

Unlike other nonvolatile memory technologies, there is no effective write delay with F-RAM. Since the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory cycle occurs in less time than a single bus clock. Therefore, any operation including read or write can occur immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a ready condition.

Internally, an actual memory write occurs after the 8th data bit is transferred. It will be complete before the acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using START or STOP condition prior to the 8th data bit. The FM31L276/FM31L278 uses no page buffering.

Figure 17 and Figure 18 below illustrate a single-byte and multiple-byte write cycles.



#### Figure 17. Single-Byte Write

#### **Memory Read Operation**

There are two basic types of read operations. They are current address read and selective address read. In a current address read, the FM31L276/FM31L278 uses the internal address latch to supply the address. In a selective read, the user performs a procedure to set the address to a specific value.

#### Current Address & Sequential Read

As mentioned above the FM31L276/FM31L278 uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a

starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to a '1'. This indicates that a read operation is requested. After receiving the complete slave address, the FM31L276/FM31L278 will begin shifting out data from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current




address read with multiple byte transfers. After each byte the internal address counter will be incremented.

**Note** Each time the bus master acknowledges a byte, this indicates that the FM31L276/FM31L278 should read out the next sequential byte.

There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM31L276/FM31L278 attempts to read out additional data onto the bus. The four valid methods are:

- 1. The bus master issues a no-acknowledge in the 9th clock cycle and a STOP in the 10th clock cycle. This is illustrated in the diagrams below. This is preferred.
- 2. The bus master issues a no-acknowledge in the 9th clock cycle and a START in the 10th.
- 3. The bus master issues a STOP in the 9th clock cycle.
- 4. The bus master issues a START in the 9th clock cycle.

If the internal address reaches 7FFFh, it will wrap around to 0000h on the next read cycle. Figure 19 and Figure 20 below show the proper operation for current address reads.







Figure 20. Sequential Read




#### Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB ( $R/\overline{W}$ ) set to '0'. This specifies a write

operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM31L276/FM31L278 acknowledges the address, the bus master issues a START condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a '1'. The operation is now a current address read.








#### **RTC/Companion Write Operation**

All RTC and Companion writes operate in a similar manner to memory writes. The distinction is that a different device ID is used and only one byte address is needed instead of two byte address. Figure 22 illustrates a single byte write to this device.

**Note** Although not required, it is recommended that A5-A7 in the register address byte are zeros in order to preserve compatibility with future devices.



## Figure 22. Single Byte Write

#### **RTC/Companion Read Operation**

As with writes, a read operation begins with the Slave Address. To perform a register read, the bus master supplies a Slave Address with the LSB set to '1'. This indicates that a read operation is requested. After receiving the complete Slave Address, the FM31L276/FM31L278 will begin shifting data out from the current register address on the next clock. Auto-increment operates for the special function registers as with the memory address. A current address read for the registers look exactly like the memory except that the device ID is different.

The FM31L276/FM31L278 contains two separate address registers, one for the memory address and the other for the register address. This allows the contents of one address

register to be modified without affecting the current address of the other register. For example, this would allow an interrupted read to the memory while still providing fast access to an RTC register. A subsequent memory read will then continue from the memory address where it previously left off, without requiring the load of a new memory address. However, a write sequence always requires an address to be supplied.

# Addressing FRAM Array in the FM31L276/FM31L278 Family

The FM31L276/FM31L278 family includes 64-Kbit and 256-Kbit memory densities. The following 2-byte address field is shown for each density.

Part Number			1 <sup>s</sup>	<sup>st</sup> Addre	ess Byte	)					2 <sup>nc</sup>	<sup>d</sup> Addr	ess By	/te		
FM31L276	Х	Х	Х	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
FM31L278	Х	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature55 °C to +125 °C
Maximum junction temperature
Supply voltage on $V_{DD}$ relative to $V_{SS}$ 1.0 V to +5.0 V
Input voltage –1.0 V to +5.0 V and V <sub>IN</sub> < V <sub>DD</sub> + 1.0 V
Backup supply voltage1.0 V to +4.5 V
DC voltage applied to outputs in High-Z state0.5 V to $V_{\text{DD}}$ + 0.5 V
Transient voltage (< 20 ns) on any pin to ground potential2.0 V to $V_{DD}$ + 2.0 V
Package power dissipation capability ( $T_A = 25 \text{ °C}$ )1.0 W

Surface mount lead soldering temperature (3 seconds)+260 °C
DC output current (1 output at a time, 1s duration)
Electrostatic Discharge Voltage Human Body Model (AEC-Q100-002 Rev. D)
Charged Device Model (AEC-Q100-011 Rev. B) 1.25 kV
Machine Model (AEC-Q100-003 Rev. E)
Latch-up current> ±100 mA
<b>Note</b> PFI input voltage must not exceed 4.5 V. The "V <sub>IN</sub> < $V_{DD}$ +1.0 V" restriction does not apply to the SCL and SDA inputs which do not employ a diode to V <sub>DD</sub> .

### Operating Range

Range	Ambient Temperature (T <sub>A</sub> )	V <sub>DD</sub>
Industrial	–40 °C to +85 °C	2.7 V to 3.6 V

### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test 0	Conditions	Min	<b>Typ</b> <sup>[1]</sup>	Мах	Unit
V <sub>DD</sub> <sup>[2]</sup>	Power supply			2.7	-	3.6	V
I <sub>DD</sub>	Average V <sub>DD</sub> current		f <sub>SCL</sub> = 100 kHz	-	-	500	μΑ
		$V_{DD} - 0.3 V$ and $V_{SS}$ , other inputs $V_{SS}$ or	f <sub>SCL</sub> = 400 kHz	_	-	900	μA
		V <sub>DD</sub> – 0.3 V.	f <sub>SCL</sub> = 1 MHz	_	—	3.6 500	μA
I <sub>SB</sub>	V <sub>DD</sub> standby current	SCL = SDA = $V_{DD}$ . All other inputs $V_{SS}$ or $V_{DD}$ . Stop command issued.		-	_	120	μA
V <sub>BAK</sub> <sup>[3]</sup>	RTC backup voltage		T <sub>A</sub> = +25 °C to +85 °C	1.55	_	3.75	V
			$T_A = -40 \text{ °C to } +25 \text{ °C}$	1.90	-	3.75	V
I <sub>BAK</sub>	RTC backup current	$V_{BAK}$ = 3.0 V, $V_{DD}$ <	$T_A = +25 \text{ °C}, V_{BAK} = 3.0 \text{ V}$	_	-	1.4	μΑ
		2.4 V, oscillator	$T_{A} = +85 \text{ °C}, V_{BAK} = 3.0 \text{ V}$	_	-	2.1	μΑ
		at V <sub>BAK</sub> .	$T_A = +25 \text{ °C}, V_{BAK} = 2.0 \text{ V}$	_	-	1.15	μΑ
			$T_A = +85 \text{ °C}, V_{BAK} = 2.0 \text{ V}$	-	-	1.75	μA
I <sub>BAKTC</sub> <sup>[4]</sup>	Trickle charge current		Fast Charge Off (FC = '0')	50	-	120	μΑ
	with $V_{BAK} = 0 V$		Fast Charge On (FC = '1')	200	-	2500	μΑ

#### Notes

- 1. Typical values are at 25 °C,  $V_{DD} = V_{DD}(typ)$ . Not 100% tested.
- 2. Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified.
- 3. The V<sub>BAK</sub> trickle charger automatically regulates the maximum voltage on this pin for capacitor backup applications.
- 4.  $V_{BAK}$  will source current when trickle charge is enabled (VBC bit = '1'),  $V_{DD} > V_{BAK}$ , and  $V_{BAK} < V_{BAK}$  max.





### DC Electrical Characteristics (continued)

#### Over the Operating Range

Parameter	Description	Test	Conditions	Min	Тур [1]	Max	Unit
V <sub>TP1</sub>	V <sub>DD</sub> trip point voltage, VTP = 0	RST is asserted activ	e when $V_{DD} < V_{TP}$	2.55	2.60	2.70	V
V <sub>TP2</sub>	V <sub>DD</sub> trip point voltage, VTP = 1	RST is asserted activ	e when $V_{DD} < V_{TP}$ .	2.85	2.90	3.00	V
V <sub>RST</sub> <sup>[5]</sup>	V <sub>DD</sub> for valid RST	$I_{OL}$ = 80 $\mu$ A at V <sub>OL</sub>	V <sub>BAK</sub> > V <sub>BAK</sub> min	0	-	-	V
			V <sub>BAK</sub> < V <sub>BAK</sub> min	1.6	-	-	V
ILI	Input leakage current	<u>V<sub>SS</sub></u> ≤V <sub>IN</sub> ≤V <sub>DD.</sub> Does RST, or X2	-	-	±1	μA	
I <sub>LO</sub>	Output leakage current	$V_{SS} \leq V_{OUT} \leq V_{DD}$ . Do	es not apply to RST, X1, or X2	-	_	±1	μA
V <sub>IL</sub> <sup>[6]</sup>	Input LOW voltage		All inputs except as listed below	- 0.3	-	0.3 × V <sub>DD</sub>	V
		CNT1, CNT2 battery-backed (V <sub>DD</sub> < 2.5 V)	- 0.3	-	0.5	V	
			CNT1, CNT2 (V <sub>DD</sub> > 2.5 V)	- 0.3	_	0.8	V
V <sub>IH</sub>	Input HIGH voltage		All inputs except as listed below	$0.7 \times V_{DD}$	-	V <sub>DD</sub> + 0.3	V
			CNT1, CNT2 battery-backed (V <sub>DD</sub> < 2.5 V)	V <sub>BAK</sub> – 0.5	-	V <sub>BAK</sub> + 0.3	V
			CNT1, CNT2 (V <sub>DD</sub> > 2.5 V)	$0.7 \times V_{DD}$	_	V <sub>DD</sub> + 0.3	V
			PFI (comparator input)	-	-	3.75	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -2 mA		2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 3 mA		-	_	0.4	V
R <sub>RST</sub>	Pull-up resistance for RST inactive			50	-	400	kΩ
R <sub>in</sub>	Input resistance (A1-A0)	For V <sub>IN</sub> = V <sub>IL</sub> (Max <sub>)</sub>		20	_	-	kΩ
		For V <sub>IN</sub> = V <sub>IH</sub> (Min)		1	_	_	MΩ
V <sub>PFI</sub>	Power fail input reference voltage			1.175	1.20	1.225	V
V <sub>HYS</sub>	Power fail input (PFI) hysteresis (rising)			-	-	100	mV

#### Notes

The minimum V<sub>DD</sub> to guarantee the level of RST remains a valid V<sub>OL</sub> level.
 Includes RST input detection of external reset condition to trigger driving of RST signal by FM31L276/FM31L278.



### **Data Retention and Endurance**

Parameter	Description	Test condition	Min	Max	Unit
T <sub>DR</sub>	Data retention	T <sub>A</sub> = 85 °C	10	_	Years
		T <sub>A</sub> = 75 °C	38	_	
		T <sub>A</sub> = 65 °C	151	_	
NV <sub>C</sub>	Endurance	Over operating temperature	10 <sup>14</sup>	_	Cycles

### Capacitance


Parameter [7]	Description	Test Conditions	Тур	Max	Unit
C <sub>IO</sub>	Input/Output pin capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{DD} = V_{DD}(typ)$	_	8	pF
C <sub>XTL</sub> <sup>[8]</sup>	X1, X2 crystal pin capacitance		12	_	pF

### **Thermal Resistance**

Parameter	Description	Test Conditions	14-pin SOIC	Unit
$\Theta_{JA}$	(junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal	80	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)	impedance, per EIA / JESD51.	29	°C/W

### **AC Test Loads and Waveforms**





### **AC Test Conditions**

Input pulse levels	10% and 90% of V <sub>DD</sub>
Input rise and fall times	10 ns
Input and output timing reference leve	ls0.5 × V <sub>DD</sub>
Output load capacitance	100 pF

#### Notes

8. The crystal attached to the X1/X2 pins must be rated as 6 pF/12.5 pF.

<sup>7.</sup> This parameter is characterized and not 100% tested.




### **Supervisor Timing**

#### Over the Operating Range

Parameter	Description	Min	Max	Units
t <sub>RPU</sub>	$\overline{\text{RST}}$ active (LOW) after $V_{\text{DD}} > V_{\text{TP}}$	100	200	ms
t <sub>RNR</sub> <sup>[9]</sup>	$\overline{\text{RST}}$ response time to $V_{\text{DD}} < V_{\text{TP}}$ (noise filter)	10	25	μS
t <sub>VR</sub> <sup>[9, 10]</sup>	V <sub>DD</sub> power-up ramp rate	50	-	μs/V
t <sub>VF</sub> <sup>[9, 10]</sup>	V <sub>DD</sub> power-down ramp rate	100	-	μs/V
t <sub>WDP</sub> <sup>[11]</sup>	Pulse width of RST for watchdog reset	100	200	ms
t <sub>WDOG</sub> <sup>[11]</sup>	Timeout of watchdog	t <sub>DOG</sub>	2 × t <sub>DOG</sub>	ms
f <sub>CNT</sub>	Frequency of event counters	0	10	MHz

### Figure 24. RST Timing



- Notes 9. This parameter is characterized and not 100% tested.
- 10. Slope measured at any point on V<sub>DD</sub> waveform.
- 11.  $t_{DOG}$  is the programmed time in register in register 0Ah,  $V_{DD} > V_{TP}$  and  $t_{RPU}$  satisfied.




### **AC Switching Characteristics**

#### Over the Operating Range

Parameter <sup>[12]</sup>	Alt. Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
f <sub>SCL</sub>		SCL clock frequency		100	0	400	0	1000	kHz
t <sub>SU; STA</sub>		Start condition setup for repeated Start	4.7	-	0.6	-	0.25	-	μS
t <sub>HD;STA</sub>		Start condition hold time	4.0	-	0.6	-	0.25	-	μS
t <sub>LOW</sub>		Clock LOW period	4.7	-	1.3	-	0.6	-	μS
t <sub>HIGH</sub>		Clock HIGH period	4.0	-	0.6	-	0.4	-	μS
t <sub>SU;DAT</sub>	t <sub>SU;DATA</sub>	Data in setup	250	-	100	-	100	-	ns
t <sub>HD;DAT</sub>	t <sub>HD;DATA</sub>	Data in hold	0	_	0	_	0	-	ns
t <sub>DH</sub>		Data output hold (from SCL @ V <sub>IL</sub> )	0	_	0	_	0	-	ns
t <sub>R</sub> <sup>[13]</sup>	t <sub>r</sub>	Input rise time	-	1000	-	300	_	300	ns
t <sub>F</sub> <sup>[13]</sup>	t <sub>f</sub>	Input fall time	-	300	-	300	_	100	ns
t <sub>SU;STO</sub>		STOP condition setup	4	_	0.6		0.25	_	μS
t <sub>AA</sub>	t <sub>VD;DATA</sub>	SCL LOW to SDA Data Out Valid	-	3		0.9	_	0.55	μS
t <sub>BUF</sub>		Bus free before new transmission	4.7	-	1.3	-	0.5	-	μS
t <sub>SP</sub>		Noise suppression time constant on SCL, SDA	-	50		50	-	50	ns

### Figure 25. Read Bus Timing Diagram



#### Notes

Test conditions assume a signal transition time of 10 ns or less, timing reference levels of 0.5 x V<sub>DD</sub>, input pulse levels of 10% to 90% of V<sub>DD</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 100 pF load capacitance shown in page 26.

13. This parameter is characterized and not 100% tested.




### **Ordering Information**

Ordering Code	Package Diagram	Package Type	Operating Range
FM31L276-G	51-85067	14-pin SOIC	Industrial
FM31L276-GTR	51-85067	14-pin SOIC	
FM31L278-G	51-85067	14-pin SOIC	
FM31L278-GTR	51-85067	14-pin SOIC	

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.


#### **Ordering Code Definitions**






### Package Diagram

Figure 27. 14-pin SOIC (150 Mils) Package Outline, 51-85067





51-85067 \*D





### Acronyms

Acronym	Description
EEPROM	Electrically Erasable Programmable Read-Only Memory
EIA	Electronic Industries Alliance
F-RAM	Ferroelectric Random Access Memory
l <sup>2</sup> C	Inter-Integrated Circuit
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JESD	JEDEC Standards
LSB	Least Significant Bit
MSB	Most Significant Bit
NMI	Non Maskable interrupt
RoHS	Restriction of Hazardous Substances
SOIC	Small Outline Integrated Circuit

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
kHz	kilohertz
kΩ	kilohm
Mbit	megabit
MHz	megahertz
μΑ	microampere
μF	microfarad
μS	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



### **Document History Page**

Document Title: FM31L276/FM31L278, 64-Kbit/256-Kbit Integrated Processor Companion with F-RAM Document Number: 001-86392

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3916894	GVCH	02/28/2013	New spec
*A	4333096	GVCH	05/05/2014	Converted to Cypress standard format Crystal Oscillator: Added use of 6 pF crystal Updated Maximum Ratings table - Removed Moisture Sensitivity Level (MSL) - Added junction temperature and latch up current Updated Data Retention and Endurance table Changed C <sub>XTL</sub> parameter typ value from 25 pF to 12 pF. Added Thermal Resistance table Removed Package Marking Scheme (top mark)
*В	4562106	GVCH	11/05/2014	Added related documentation hyperlink in page 1.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

### PSoC<sup>®</sup> Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

#### Document Number: 001-86392 Rev. \*B

Revised November 5, 2014

All products and company names mentioned in this document may be the trademarks of their respective holders.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for F-RAM category:

Click to view products by Cypress manufacturer:

Other Similar products are found below :

CY15B128Q-SXA FM22LD16-55-BG FM24C64B-GTR FM25V02-DG CY15B104Q-PZXI CY15B128Q-SXE CG8867AF CY15B256Q-SXE CY15B104QN-50SXI FM25640B-G FM25640B-GTR FM25V02A-DGQ FM28V100-TGTR FM24CL64B-DGTR CY15E064Q-SXE FM24V05-GTR CY15B064J-SXE CY15B104Q-LHXIT CY15B104Q-SXIT FM24V01A-GTR FM28V020-T28G FM25W256-GTR CY15B016Q-SXE CY15B064J-SXET FM16W08-SGTR FM18W08-SGTR FM24V02A-GTR FM24W256-GTR FM25V02A-DGTR FM28V020-SGTR CY15B102N-ZS60XA CY15B102N-ZS60XE CY15B102QN-50SXE CY15B102Q-SXE CY15B104QI-20LPXC CY15B104QI-20LPXCES CY15B104QSN-108LPXI CY15B104QSN-108SXI CY15B104Q-SXI CY15V104QI-20LPXC CY15B108QI-20LPXC CY15B108QI-20LPXI CY15B108QN-20LPXC CY15B108QN-40SXI CY15B256J-SXA CY15V104QN-50SXI CY15V104QSN-108LPXI CY15V104QSN-108SXI CY15B108QN-40LPXI CY15V108QI-20LPXI